{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540989956751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540989956760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 07:45:56 2018 " "Processing started: Wed Oct 31 07:45:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540989956760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989956760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accelerometer -c accelerometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off accelerometer -c accelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989956760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540989958318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540989958319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/accelerometer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/accelerometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accelerometer-rtl " "Found design unit 1: accelerometer-rtl" {  } { { "synthesis/accelerometer.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971643 ""} { "Info" "ISGN_ENTITY_NAME" "1 accelerometer " "Found entity 1: accelerometer" {  } { { "synthesis/accelerometer.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_irq_mapper " "Found entity 1: accelerometer_irq_mapper" {  } { { "synthesis/submodules/accelerometer_irq_mapper.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0 " "Found entity 1: accelerometer_mm_interconnect_0" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: accelerometer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: accelerometer_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: accelerometer_mm_interconnect_0_rsp_mux_001" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971802 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_rsp_mux " "Found entity 1: accelerometer_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_rsp_demux_003 " "Found entity 1: accelerometer_mm_interconnect_0_rsp_demux_003" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_rsp_demux " "Found entity 1: accelerometer_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_cmd_mux_003 " "Found entity 1: accelerometer_mm_interconnect_0_cmd_mux_003" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_cmd_mux " "Found entity 1: accelerometer_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: accelerometer_mm_interconnect_0_cmd_demux_001" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_cmd_demux " "Found entity 1: accelerometer_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971919 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971919 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971919 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971919 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989971935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989971960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989971997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989971997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972026 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accelerometer_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accelerometer_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_router_005_default_decode " "Found entity 1: accelerometer_mm_interconnect_0_router_005_default_decode" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972056 ""} { "Info" "ISGN_ENTITY_NAME" "2 accelerometer_mm_interconnect_0_router_005 " "Found entity 2: accelerometer_mm_interconnect_0_router_005" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accelerometer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accelerometer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_router_003_default_decode " "Found entity 1: accelerometer_mm_interconnect_0_router_003_default_decode" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972070 ""} { "Info" "ISGN_ENTITY_NAME" "2 accelerometer_mm_interconnect_0_router_003 " "Found entity 2: accelerometer_mm_interconnect_0_router_003" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accelerometer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accelerometer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_router_002_default_decode " "Found entity 1: accelerometer_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972085 ""} { "Info" "ISGN_ENTITY_NAME" "2 accelerometer_mm_interconnect_0_router_002 " "Found entity 2: accelerometer_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accelerometer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accelerometer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_router_001_default_decode " "Found entity 1: accelerometer_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972101 ""} { "Info" "ISGN_ENTITY_NAME" "2 accelerometer_mm_interconnect_0_router_001 " "Found entity 2: accelerometer_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accelerometer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accelerometer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at accelerometer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540989972109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_mm_interconnect_0_router_default_decode " "Found entity 1: accelerometer_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972116 ""} { "Info" "ISGN_ENTITY_NAME" "2 accelerometer_mm_interconnect_0_router " "Found entity 2: accelerometer_mm_interconnect_0_router" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_timer_0 " "Found entity 1: accelerometer_timer_0" {  } { { "synthesis/submodules/accelerometer_timer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_sysid_qsys_0 " "Found entity 1: accelerometer_sysid_qsys_0" {  } { { "synthesis/submodules/accelerometer_sysid_qsys_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_onchip_memory2_0 " "Found entity 1: accelerometer_onchip_memory2_0" {  } { { "synthesis/submodules/accelerometer_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_nios2_gen2_0 " "Found entity 1: accelerometer_nios2_gen2_0" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989972198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989972198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: accelerometer_nios2_gen2_0_cpu_ic_data_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "2 accelerometer_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: accelerometer_nios2_gen2_0_cpu_ic_tag_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "3 accelerometer_nios2_gen2_0_cpu_bht_module " "Found entity 3: accelerometer_nios2_gen2_0_cpu_bht_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "4 accelerometer_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: accelerometer_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "5 accelerometer_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: accelerometer_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "6 accelerometer_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: accelerometer_nios2_gen2_0_cpu_dc_tag_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "7 accelerometer_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: accelerometer_nios2_gen2_0_cpu_dc_data_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "8 accelerometer_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: accelerometer_nios2_gen2_0_cpu_dc_victim_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "9 accelerometer_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: accelerometer_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "10 accelerometer_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: accelerometer_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "11 accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "12 accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "13 accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "14 accelerometer_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: accelerometer_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "15 accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "16 accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "17 accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "18 accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "19 accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "20 accelerometer_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: accelerometer_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "21 accelerometer_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: accelerometer_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "22 accelerometer_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: accelerometer_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "23 accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "24 accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "25 accelerometer_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: accelerometer_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "26 accelerometer_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: accelerometer_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""} { "Info" "ISGN_ENTITY_NAME" "27 accelerometer_nios2_gen2_0_cpu " "Found entity 27: accelerometer_nios2_gen2_0_cpu" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989973849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989973867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: accelerometer_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989973883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989973899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_nios2_gen2_0_cpu_mult_cell " "Found entity 1: accelerometer_nios2_gen2_0_cpu_mult_cell" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989973912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_nios2_gen2_0_cpu_test_bench " "Found entity 1: accelerometer_nios2_gen2_0_cpu_test_bench" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989973931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/accelerometer_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_jtag_uart_0_sim_scfifo_w " "Found entity 1: accelerometer_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973970 ""} { "Info" "ISGN_ENTITY_NAME" "2 accelerometer_jtag_uart_0_scfifo_w " "Found entity 2: accelerometer_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973970 ""} { "Info" "ISGN_ENTITY_NAME" "3 accelerometer_jtag_uart_0_sim_scfifo_r " "Found entity 3: accelerometer_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973970 ""} { "Info" "ISGN_ENTITY_NAME" "4 accelerometer_jtag_uart_0_scfifo_r " "Found entity 4: accelerometer_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973970 ""} { "Info" "ISGN_ENTITY_NAME" "5 accelerometer_jtag_uart_0 " "Found entity 5: accelerometer_jtag_uart_0" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989973970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989973985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989973985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989974001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989974001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989974015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989974015 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989974031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989974031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accelerometer_accelerometer_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accelerometer_accelerometer_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_accelerometer_spi_0 " "Found entity 1: accelerometer_accelerometer_spi_0" {  } { { "synthesis/submodules/accelerometer_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_accelerometer_spi_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989974046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989974046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file accelerometer_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accelerometer_de10-hardware " "Found design unit 1: accelerometer_de10-hardware" {  } { { "accelerometer_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/accelerometer_de10.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989974058 ""} { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_de10 " "Found entity 1: accelerometer_de10" {  } { { "accelerometer_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/accelerometer_de10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989974058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989974058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accelerometer_de10 " "Elaborating entity \"accelerometer_de10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540989974369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer accelerometer:u0 " "Elaborating entity \"accelerometer\" for hierarchy \"accelerometer:u0\"" {  } { { "accelerometer_de10.vhdl" "u0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/accelerometer_de10.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_accelerometer_spi_0 accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0 " "Elaborating entity \"accelerometer_accelerometer_spi_0\" for hierarchy \"accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\"" {  } { { "synthesis/accelerometer.vhd" "accelerometer_spi_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accelerometer_accelerometer_spi_0.v(226) " "Verilog HDL assignment warning at accelerometer_accelerometer_spi_0.v(226): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accelerometer_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_accelerometer_spi_0.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540989974443 "|accelerometer_de10|accelerometer:u0|accelerometer_accelerometer_spi_0:accelerometer_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 accelerometer_accelerometer_spi_0.v(241) " "Verilog HDL assignment warning at accelerometer_accelerometer_spi_0.v(241): truncated value with size 8 to match size of target (6)" {  } { { "synthesis/submodules/accelerometer_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_accelerometer_spi_0.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540989974443 "|accelerometer_de10|accelerometer:u0|accelerometer_accelerometer_spi_0:accelerometer_spi_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "synthesis/submodules/accelerometer_accelerometer_spi_0.v" "Auto_Init_Controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_accelerometer_spi_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540989974490 "|accelerometer_de10|accelerometer:u0|accelerometer_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "synthesis/submodules/accelerometer_accelerometer_spi_0.v" "Auto_Init_Accelerometer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_accelerometer_spi_0.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "synthesis/submodules/accelerometer_accelerometer_spi_0.v" "Serial_Bus_Controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_accelerometer_spi_0.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540989974541 "|accelerometer_de10|accelerometer:u0|accelerometer_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"accelerometer:u0\|accelerometer_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540989974581 "|accelerometer_de10|accelerometer:u0|accelerometer_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_jtag_uart_0 accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"accelerometer_jtag_uart_0\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/accelerometer.vhd" "jtag_uart_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_jtag_uart_0_scfifo_w accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w " "Elaborating entity \"accelerometer_jtag_uart_0_scfifo_w\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "the_accelerometer_jtag_uart_0_scfifo_w" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989974655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "wfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989975155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989975174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989975175 ""}  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540989975175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989975301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989975301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989975312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989975393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989975393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989975406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989975474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989975474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989975492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989975635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989975635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989975658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989975792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989975792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989975810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989975969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989975969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_w:the_accelerometer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989975987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_jtag_uart_0_scfifo_r accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_r:the_accelerometer_jtag_uart_0_scfifo_r " "Elaborating entity \"accelerometer_jtag_uart_0_scfifo_r\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|accelerometer_jtag_uart_0_scfifo_r:the_accelerometer_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "the_accelerometer_jtag_uart_0_scfifo_r" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989976056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "accelerometer_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989976876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989976932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989976932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989976932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989976932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989976932 ""}  } { { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540989976932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989977238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accelerometer:u0\|accelerometer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accelerometer_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989977565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"accelerometer_nios2_gen2_0\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesis/accelerometer.vhd" "nios2_gen2_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989977687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0.v" "cpu" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989977789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_test_bench accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_test_bench:the_accelerometer_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_test_bench\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_test_bench:the_accelerometer_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989978691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_ic_data_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_data_module:accelerometer_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_data_module:accelerometer_nios2_gen2_0_cpu_ic_data\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989978794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_data_module:accelerometer_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_data_module:accelerometer_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989979024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989979208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989979208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_data_module:accelerometer_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_data_module:accelerometer_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989979218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_ic_tag_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_tag_module:accelerometer_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_tag_module:accelerometer_nios2_gen2_0_cpu_ic_tag\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989979353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_tag_module:accelerometer_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_tag_module:accelerometer_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989979403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_1lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989979583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989979583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_tag_module:accelerometer_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_ic_tag_module:accelerometer_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989979594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_bht_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_bht_module:accelerometer_nios2_gen2_0_cpu_bht " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_bht_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_bht_module:accelerometer_nios2_gen2_0_cpu_bht\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_bht" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989979722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_bht_module:accelerometer_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_bht_module:accelerometer_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989979751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989979927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989979927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_bht_module:accelerometer_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_bht_module:accelerometer_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989979939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_register_bank_a_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_register_bank_a_module:accelerometer_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_register_bank_a_module:accelerometer_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989980053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_register_bank_a_module:accelerometer_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_register_bank_a_module:accelerometer_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989980103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989980289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989980289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_register_bank_a_module:accelerometer_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_register_bank_a_module:accelerometer_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989980301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_register_bank_b_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_register_bank_b_module:accelerometer_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_register_bank_b_module:accelerometer_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989980439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_mult_cell accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989980541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989980664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989980831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989980831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989980864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989981129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989981266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989981356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989981417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989981577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989982066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989982135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989982298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989982480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989982534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989982593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989982770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989983992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989984340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989984410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989984549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989984619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989984782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989984942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_dc_tag_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_tag_module:accelerometer_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_tag_module:accelerometer_nios2_gen2_0_cpu_dc_tag\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989989610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_tag_module:accelerometer_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_tag_module:accelerometer_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989989653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989989745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989989745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_tag_module:accelerometer_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_tag_module:accelerometer_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989989749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_dc_data_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_data_module:accelerometer_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_data_module:accelerometer_nios2_gen2_0_cpu_dc_data\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989989812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_data_module:accelerometer_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_data_module:accelerometer_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989989838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989989932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989989932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_data_module:accelerometer_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_data_module:accelerometer_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989989937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_dc_victim_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_victim_module:accelerometer_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_victim_module:accelerometer_nios2_gen2_0_cpu_dc_victim\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_victim_module:accelerometer_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_victim_module:accelerometer_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989990133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989990133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_victim_module:accelerometer_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_dc_victim_module:accelerometer_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_debug accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_debug:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_debug:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_debug:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_debug:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_break accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_break:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_break:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_td_mode accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace\|accelerometer_nios2_gen2_0_cpu_nios2_oci_td_mode:accelerometer_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_dtrace\|accelerometer_nios2_gen2_0_cpu_nios2_oci_td_mode:accelerometer_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo\|accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo\|accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo\|accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_pib accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_pib:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_pib:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989990989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_oci_im accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_im:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_oci_im:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg:the_accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg:the_accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_nios2_ocimem accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_ocimem:the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_ocimem:the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_ocimem:the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem\|accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module:accelerometer_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_ocimem:the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem\|accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module:accelerometer_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "accelerometer_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_ocimem:the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem\|accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module:accelerometer_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_ocimem:the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem\|accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module:accelerometer_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989991344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989991344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_ocimem:the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem\|accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module:accelerometer_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_nios2_ocimem:the_accelerometer_nios2_gen2_0_cpu_nios2_ocimem\|accelerometer_nios2_gen2_0_cpu_ociram_sp_ram_module:accelerometer_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_debug_slave_tck accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|accelerometer_nios2_gen2_0_cpu_debug_slave_tck:the_accelerometer_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|accelerometer_nios2_gen2_0_cpu_debug_slave_tck:the_accelerometer_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_accelerometer_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk:the_accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk:the_accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_accelerometer_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accelerometer_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accelerometer_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" "accelerometer_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accelerometer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accelerometer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accelerometer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accelerometer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accelerometer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci\|accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper:the_accelerometer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accelerometer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_onchip_memory2_0 accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"accelerometer_onchip_memory2_0\" for hierarchy \"accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/accelerometer.vhd" "onchip_memory2_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accelerometer_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file accelerometer_onchip_memory2_0.hex " "Parameter \"init_file\" = \"accelerometer_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540989991714 ""}  } { { "synthesis/submodules/accelerometer_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540989991714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5h1 " "Found entity 1: altsyncram_s5h1" {  } { { "db/altsyncram_s5h1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_s5h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989991812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989991812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5h1 accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s5h1:auto_generated " "Elaborating entity \"altsyncram_s5h1\" for hierarchy \"accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989991817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989992817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989992817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s5h1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s5h1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_s5h1.tdf" "decode3" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_s5h1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989992823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540989992895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540989992895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s5h1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"accelerometer:u0\|accelerometer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s5h1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_s5h1.tdf" "mux2" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/altsyncram_s5h1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989992902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_sysid_qsys_0 accelerometer:u0\|accelerometer_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"accelerometer_sysid_qsys_0\" for hierarchy \"accelerometer:u0\|accelerometer_sysid_qsys_0:sysid_qsys_0\"" {  } { { "synthesis/accelerometer.vhd" "sysid_qsys_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_timer_0 accelerometer:u0\|accelerometer_timer_0:timer_0 " "Elaborating entity \"accelerometer_timer_0\" for hierarchy \"accelerometer:u0\|accelerometer_timer_0:timer_0\"" {  } { { "synthesis/accelerometer.vhd" "timer_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"accelerometer_mm_interconnect_0\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "synthesis/accelerometer.vhd" "mm_interconnect_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989993992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router:router " "Elaborating entity \"accelerometer_mm_interconnect_0_router\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router:router\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "router" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_default_decode accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router:router\|accelerometer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"accelerometer_mm_interconnect_0_router_default_decode\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router:router\|accelerometer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_001 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"accelerometer_mm_interconnect_0_router_001\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_001:router_001\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "router_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_001_default_decode accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_001:router_001\|accelerometer_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"accelerometer_mm_interconnect_0_router_001_default_decode\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_001:router_001\|accelerometer_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_002 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"accelerometer_mm_interconnect_0_router_002\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_002:router_002\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "router_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_002_default_decode accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_002:router_002\|accelerometer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"accelerometer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_002:router_002\|accelerometer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_003 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"accelerometer_mm_interconnect_0_router_003\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_003:router_003\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "router_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_003_default_decode accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_003:router_003\|accelerometer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"accelerometer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_003:router_003\|accelerometer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_005 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"accelerometer_mm_interconnect_0_router_005\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_005:router_005\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "router_005" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_router_005_default_decode accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_005:router_005\|accelerometer_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"accelerometer_mm_interconnect_0_router_005_default_decode\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_router_005:router_005\|accelerometer_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_cmd_demux accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"accelerometer_mm_interconnect_0_cmd_demux\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_cmd_demux_001 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"accelerometer_mm_interconnect_0_cmd_demux_001\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_cmd_mux accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"accelerometer_mm_interconnect_0_cmd_mux\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_cmd_mux_003 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"accelerometer_mm_interconnect_0_cmd_mux_003\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_rsp_demux accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"accelerometer_mm_interconnect_0_rsp_demux\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_rsp_demux_003 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"accelerometer_mm_interconnect_0_rsp_demux_003\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_rsp_mux accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"accelerometer_mm_interconnect_0_rsp_mux\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_rsp_mux_001 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"accelerometer_mm_interconnect_0_rsp_mux_001\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540989994802 "|accelerometer_de10|accelerometer:u0|accelerometer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540989994803 "|accelerometer_de10|accelerometer:u0|accelerometer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540989994803 "|accelerometer_de10|accelerometer:u0|accelerometer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_avalon_st_adapter accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"accelerometer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|accelerometer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_avalon_st_adapter_001 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"accelerometer_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"accelerometer:u0\|accelerometer_mm_interconnect_0:mm_interconnect_0\|accelerometer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|accelerometer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer_irq_mapper accelerometer:u0\|accelerometer_irq_mapper:irq_mapper " "Elaborating entity \"accelerometer_irq_mapper\" for hierarchy \"accelerometer:u0\|accelerometer_irq_mapper:irq_mapper\"" {  } { { "synthesis/accelerometer.vhd" "irq_mapper" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller accelerometer:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"accelerometer:u0\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/accelerometer.vhd" "rst_controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/accelerometer.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989994989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer accelerometer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"accelerometer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989995004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer accelerometer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"accelerometer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540989995017 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "the_accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1540989996180 "|accelerometer_de10|accelerometer:u0|accelerometer_nios2_gen2_0:nios2_gen2_0|accelerometer_nios2_gen2_0_cpu:cpu|accelerometer_nios2_gen2_0_cpu_nios2_oci:the_accelerometer_nios2_gen2_0_cpu_nios2_oci|accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace:the_accelerometer_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540989997065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.31.07:46:41 Progress: Loading sld02c89be1/alt_sld_fab_wrapper_hw.tcl " "2018.10.31.07:46:41 Progress: Loading sld02c89be1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990001992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990005230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990005431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990008066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990008242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990008422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990008621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990008626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990008627 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1540990009337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld02c89be1/alt_sld_fab.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/ip/sld02c89be1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990009664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990009664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990009793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990009793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990009808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990009808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990009893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990009893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990010003 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990010003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990010003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990010095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990010095 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540990016000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540990016000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540990016000 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540990016000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540990016117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016117 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540990016117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990016186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990016186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540990016240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"accelerometer:u0\|accelerometer_nios2_gen2_0:nios2_gen2_0\|accelerometer_nios2_gen2_0_cpu:cpu\|accelerometer_nios2_gen2_0_cpu_mult_cell:the_accelerometer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540990016240 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540990016240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540990016315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990016315 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1540990017651 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1540990017651 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1540990017705 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1540990017705 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1540990017705 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1540990017705 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1540990017705 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540990017723 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "synthesis/submodules/accelerometer_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_jtag_uart_0.v" 352 -1 0 } } { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 7658 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 5910 -1 0 } } { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 7667 -1 0 } } { "synthesis/submodules/accelerometer_timer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_timer_0.v" 167 -1 0 } } { "synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/synthesis/submodules/accelerometer_nios2_gen2_0_cpu.v" 5829 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540990017942 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1540990017942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540990020475 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540990023533 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540990023838 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540990024248 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1540990024248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540990024479 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1540990024962 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1540990024962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/output_files/accelerometer.map.smsg " "Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/output_files/accelerometer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990025582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540990029531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540990029531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT\[0\] " "No output dependent on input pin \"G_SENSOR_INT\[0\]\"" {  } { { "accelerometer_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/accelerometer_de10.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540990030100 "|accelerometer_de10|G_SENSOR_INT[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540990030100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4788 " "Implemented 4788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540990030101 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540990030101 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1540990030101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4408 " "Implemented 4408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540990030101 ""} { "Info" "ICUT_CUT_TM_RAMS" "363 " "Implemented 363 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540990030101 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1540990030101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540990030101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 206 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 206 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540990030178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 07:47:10 2018 " "Processing ended: Wed Oct 31 07:47:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540990030178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540990030178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540990030178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540990030178 ""}
