Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Sep 29 14:00:12 2015
| Host         : Austin-MBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    16 |
| Minimum Number of register sites lost to control set restrictions |    73 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------+------------------+------------------+----------------+
|            Clock Signal           |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------------------+------------------+------------------+----------------+
|  sequencer_map/led151_out         |                                        |                  |                1 |              1 |
|  logic_map/FLAG_an_reg/G0         |                                        |                  |                1 |              1 |
|  sequencer_map/flag_0_reg_i_2_n_0 |                                        |                  |                1 |              2 |
|  sequencer_map/LED7_reg_i_2_n_0   |                                        |                  |                1 |              2 |
|  CLK_OUT_SLOW_BUFG                | sequencer_map/counter_for_logic0       | BTNC_IBUF        |                2 |              3 |
|  sequencer_map/SEG[2]_6           |                                        |                  |                1 |              3 |
|  divider_map/O29[0]               |                                        |                  |                2 |              3 |
|  sequencer_map/E[0]               |                                        |                  |                4 |              4 |
|  CLK_OUT_SLOW_BUFG                | sequencer_map/state_counter[4]_i_1_n_0 | BTNC_IBUF        |                1 |              5 |
|  sequencer_map/SEG[2]_7[0]        |                                        |                  |                3 |              8 |
|  sequencer_map/SEG[2]_4[0]        |                                        |                  |                4 |             11 |
|  sequencer_map/SEG[2]_3[0]        |                                        |                  |                6 |             11 |
|  sequencer_map/SEG[2]_2[0]        |                                        |                  |                6 |             11 |
|  sequencer_map/SEG[2]_1[0]        |                                        |                  |                6 |             11 |
|  CLK_IN_IBUF_BUFG                 |                                        |                  |                7 |             27 |
|  CLK_OUT_SLOW_BUFG                | logic_map/review[0]_i_1_n_0            |                  |                8 |             32 |
+-----------------------------------+----------------------------------------+------------------+------------------+----------------+


