Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 11 20:45:46 2023
| Host         : LAPTOP-7J576QMB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                 9217        0.060        0.000                      0                 9217        4.500        0.000                       0                  4658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.092        0.000                      0                 9217        0.060        0.000                      0                 9217        4.500        0.000                       0                  4658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 1.964ns (20.366%)  route 7.680ns (79.634%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.311    14.250    tetris/next_posx1
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124    14.374 r  tetris/posx[3]_i_1/O
                         net (fo=4, routed)           0.337    14.710    tetris/posx[3]_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  tetris/posx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.430    14.771    tetris/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  tetris/posx_reg[1]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X43Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.803    tetris/posx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 1.964ns (20.366%)  route 7.680ns (79.634%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.311    14.250    tetris/next_posx1
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124    14.374 r  tetris/posx[3]_i_1/O
                         net (fo=4, routed)           0.337    14.710    tetris/posx[3]_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  tetris/posx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.430    14.771    tetris/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  tetris/posx_reg[3]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X43Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.803    tetris/posx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 1.964ns (20.292%)  route 7.714ns (79.708%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.341    14.280    tetris/next_posx1
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  tetris/posy[4]_i_1/O
                         net (fo=5, routed)           0.341    14.745    tetris/posy[4]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  tetris/posy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.431    14.772    tetris/clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  tetris/posy_reg[0]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X42Y65         FDRE (Setup_fdre_C_CE)      -0.169    14.840    tetris/posy_reg[0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posy_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 1.964ns (20.292%)  route 7.714ns (79.708%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.341    14.280    tetris/next_posx1
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  tetris/posy[4]_i_1/O
                         net (fo=5, routed)           0.341    14.745    tetris/posy[4]_i_1_n_0
    SLICE_X42Y65         FDSE                                         r  tetris/posy_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.431    14.772    tetris/clk_IBUF_BUFG
    SLICE_X42Y65         FDSE                                         r  tetris/posy_reg[4]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X42Y65         FDSE (Setup_fdse_C_CE)      -0.169    14.840    tetris/posy_reg[4]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posx_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 1.964ns (20.331%)  route 7.696ns (79.669%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.311    14.250    tetris/next_posx1
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124    14.374 r  tetris/posx[3]_i_1/O
                         net (fo=4, routed)           0.353    14.727    tetris/posx[3]_i_1_n_0
    SLICE_X38Y66         FDSE                                         r  tetris/posx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.428    14.769    tetris/clk_IBUF_BUFG
    SLICE_X38Y66         FDSE                                         r  tetris/posx_reg[0]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X38Y66         FDSE (Setup_fdse_C_CE)      -0.169    14.823    tetris/posx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posx_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 1.964ns (20.331%)  route 7.696ns (79.669%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.311    14.250    tetris/next_posx1
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124    14.374 r  tetris/posx[3]_i_1/O
                         net (fo=4, routed)           0.353    14.727    tetris/posx[3]_i_1_n_0
    SLICE_X38Y66         FDSE                                         r  tetris/posx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.428    14.769    tetris/clk_IBUF_BUFG
    SLICE_X38Y66         FDSE                                         r  tetris/posx_reg[2]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X38Y66         FDSE (Setup_fdse_C_CE)      -0.169    14.823    tetris/posx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 1.964ns (20.590%)  route 7.575ns (79.410%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.341    14.280    tetris/next_posx1
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  tetris/posy[4]_i_1/O
                         net (fo=5, routed)           0.202    14.605    tetris/posy[4]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  tetris/posy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.430    14.771    tetris/clk_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  tetris/posy_reg[1]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169    14.839    tetris/posy_reg[1]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posy_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 1.964ns (20.590%)  route 7.575ns (79.410%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.341    14.280    tetris/next_posx1
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  tetris/posy[4]_i_1/O
                         net (fo=5, routed)           0.202    14.605    tetris/posy[4]_i_1_n_0
    SLICE_X42Y66         FDSE                                         r  tetris/posy_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.430    14.771    tetris/clk_IBUF_BUFG
    SLICE_X42Y66         FDSE                                         r  tetris/posy_reg[2]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y66         FDSE (Setup_fdse_C_CE)      -0.169    14.839    tetris/posy_reg[2]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 tetris/delay_eposx_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/posy_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 1.964ns (20.590%)  route 7.575ns (79.410%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.546     5.067    tetris/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  tetris/delay_eposx_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  tetris/delay_eposx_reg[3][0]/Q
                         net (fo=13, routed)          1.067     6.590    tetris/delay_eposx_reg[3]_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.714 f  tetris/stacking_array_hidden[9][15][1]_i_8/O
                         net (fo=98, routed)          0.868     7.582    tetris/reposx[0]
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.706 f  tetris/stacking_array_hidden[14][14][3]_i_6/O
                         net (fo=133, routed)         1.675     9.381    tetris/stacking_array_hidden[14][14][3]_i_6_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.505 f  tetris/angle[1]_i_1697/O
                         net (fo=1, routed)           0.402     9.908    tetris/angle[1]_i_1697_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  tetris/angle[1]_i_883/O
                         net (fo=1, routed)           0.964    10.996    tetris/angle[1]_i_883_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.120 f  tetris/angle[1]_i_275/O
                         net (fo=1, routed)           0.764    11.884    tetris/angle[1]_i_275_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.008 r  tetris/angle[1]_i_79/O
                         net (fo=1, routed)           0.735    12.743    tetris/angle[1]_i_79_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  tetris/angle[1]_i_27/O
                         net (fo=1, routed)           0.000    12.867    tetris/angle[1]_i_27_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.084 r  tetris/angle_reg[1]_i_11/O
                         net (fo=1, routed)           0.556    13.640    tetris/angle_reg[1]_i_11_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.299    13.939 f  tetris/angle[1]_i_4/O
                         net (fo=5, routed)           0.341    14.280    tetris/next_posx1
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  tetris/posy[4]_i_1/O
                         net (fo=5, routed)           0.202    14.605    tetris/posy[4]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  tetris/posy_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.430    14.771    tetris/clk_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  tetris/posy_reg[3]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.169    14.839    tetris/posy_reg[3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 tetris/angle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[15][19][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 1.741ns (18.714%)  route 7.562ns (81.286%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.545     5.066    tetris/clk_IBUF_BUFG
    SLICE_X40Y67         FDRE                                         r  tetris/angle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  tetris/angle_reg[1]/Q
                         net (fo=54, routed)          1.129     6.650    tetris/angle[1]
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  tetris/stacking_array_hidden[0][8][3]_i_8/O
                         net (fo=3, routed)           0.700     7.475    tetris/stacking_array_hidden[0][8][3]_i_8_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.124     7.599 r  tetris/stacking_array_hidden[0][8][3]_i_6/O
                         net (fo=92, routed)          1.294     8.893    tetris/stacking_array_hidden[0][8][3]_i_6_n_0
    SLICE_X54Y63         LUT3 (Prop_lut3_I2_O)        0.116     9.009 f  tetris/stacking_array_hidden[2][27][3]_i_6/O
                         net (fo=12, routed)          1.855    10.864    tetris/stacking_array_hidden[2][27][3]_i_6_n_0
    SLICE_X33Y86         LUT2 (Prop_lut2_I1_O)        0.354    11.218 f  tetris/stacking_array_hidden[2][19][3]_i_3/O
                         net (fo=10, routed)          0.828    12.046    tetris/stacking_array_hidden[2][19][3]_i_3_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.326    12.372 r  tetris/stacking_array_hidden[15][19][3]_i_3/O
                         net (fo=1, routed)           0.446    12.818    tetris/stacking_array_hidden[15][19][3]_i_3_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  tetris/stacking_array_hidden[15][19][3]_i_2/O
                         net (fo=8, routed)           0.970    13.912    tetris/stacking_array_hidden[15][19][3]_i_2_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I1_O)        0.117    14.029 r  tetris/stacking_array[15][19][3]_i_1/O
                         net (fo=1, routed)           0.340    14.369    tetris/stacking_array[15][19][3]_i_1_n_0
    SLICE_X31Y77         FDRE                                         r  tetris/stacking_array_reg[15][19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        1.421    14.762    tetris/clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  tetris/stacking_array_reg[15][19][3]/C
                         clock pessimism              0.187    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)       -0.251    14.662    tetris/stacking_array_reg[15][19][3]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -14.369    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 tetris/stacking_array_hidden_reg[12][15][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[12][15][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.384%)  route 0.233ns (55.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.564     1.447    tetris/clk_IBUF_BUFG
    SLICE_X32Y49         FDSE                                         r  tetris/stacking_array_hidden_reg[12][15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  tetris/stacking_array_hidden_reg[12][15][2]/Q
                         net (fo=4, routed)           0.233     1.821    tetris/stacking_array_hidden_reg_n_0_[12][15][2]
    SLICE_X32Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.866 r  tetris/stacking_array[12][15][2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    tetris/stacking_array[12][15][2]_i_1_n_0
    SLICE_X32Y50         FDSE                                         r  tetris/stacking_array_reg[12][15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.830     1.958    tetris/clk_IBUF_BUFG
    SLICE_X32Y50         FDSE                                         r  tetris/stacking_array_reg[12][15][2]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDSE (Hold_fdse_C_D)         0.092     1.806    tetris/stacking_array_reg[12][15][2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 tetris/stacking_array_hidden_reg[9][10][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[9][10][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.513%)  route 0.241ns (56.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.565     1.448    tetris/clk_IBUF_BUFG
    SLICE_X15Y50         FDSE                                         r  tetris/stacking_array_hidden_reg[9][10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  tetris/stacking_array_hidden_reg[9][10][3]/Q
                         net (fo=5, routed)           0.241     1.831    tetris/stacking_array_hidden_reg_n_0_[9][10][3]
    SLICE_X28Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.876 r  tetris/stacking_array[9][10][3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    tetris/stacking_array[9][10][3]_i_1_n_0
    SLICE_X28Y49         FDSE                                         r  tetris/stacking_array_reg[9][10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.834     1.961    tetris/clk_IBUF_BUFG
    SLICE_X28Y49         FDSE                                         r  tetris/stacking_array_reg[9][10][3]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X28Y49         FDSE (Hold_fdse_C_D)         0.092     1.809    tetris/stacking_array_reg[9][10][3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 tetris/next_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/next_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.857%)  route 0.275ns (66.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.553     1.436    tetris/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  tetris/next_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  tetris/next_reg[16]/Q
                         net (fo=8, routed)           0.275     1.853    tetris/Q[16]
    SLICE_X36Y23         FDRE                                         r  tetris/next_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.817     1.944    tetris/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  tetris/next_reg[20]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.070     1.765    tetris/next_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tetris/stacking_array_hidden_reg[4][8][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[4][8][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.870%)  route 0.258ns (58.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.562     1.445    tetris/clk_IBUF_BUFG
    SLICE_X36Y52         FDSE                                         r  tetris/stacking_array_hidden_reg[4][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  tetris/stacking_array_hidden_reg[4][8][3]/Q
                         net (fo=5, routed)           0.258     1.844    tetris/stacking_array_hidden_reg_n_0_[4][8][3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.889 r  tetris/stacking_array[4][8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.889    tetris/stacking_array[4][8][3]_i_1_n_0
    SLICE_X35Y50         FDSE                                         r  tetris/stacking_array_reg[4][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.829     1.957    tetris/clk_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  tetris/stacking_array_reg[4][8][3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y50         FDSE (Hold_fdse_C_D)         0.091     1.799    tetris/stacking_array_reg[4][8][3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tetris/stacking_array_hidden_reg[12][8][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[12][8][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.442%)  route 0.298ns (61.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.561     1.444    tetris/clk_IBUF_BUFG
    SLICE_X39Y54         FDSE                                         r  tetris/stacking_array_hidden_reg[12][8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  tetris/stacking_array_hidden_reg[12][8][2]/Q
                         net (fo=4, routed)           0.298     1.883    tetris/stacking_array_hidden_reg_n_0_[12][8][2]
    SLICE_X34Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.928 r  tetris/stacking_array[12][8][2]_i_1/O
                         net (fo=1, routed)           0.000     1.928    tetris/stacking_array[12][8][2]_i_1_n_0
    SLICE_X34Y58         FDSE                                         r  tetris/stacking_array_reg[12][8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.827     1.955    tetris/clk_IBUF_BUFG
    SLICE_X34Y58         FDSE                                         r  tetris/stacking_array_reg[12][8][2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y58         FDSE (Hold_fdse_C_D)         0.121     1.827    tetris/stacking_array_reg[12][8][2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tetris/stacking_array_hidden_reg[14][10][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[14][10][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.166%)  route 0.287ns (57.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.560     1.443    tetris/clk_IBUF_BUFG
    SLICE_X34Y53         FDSE                                         r  tetris/stacking_array_hidden_reg[14][10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  tetris/stacking_array_hidden_reg[14][10][2]/Q
                         net (fo=4, routed)           0.287     1.894    tetris/stacking_array_hidden_reg_n_0_[14][10][2]
    SLICE_X30Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.939 r  tetris/stacking_array[14][10][2]_i_1/O
                         net (fo=1, routed)           0.000     1.939    tetris/stacking_array[14][10][2]_i_1_n_0
    SLICE_X30Y49         FDSE                                         r  tetris/stacking_array_reg[14][10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.833     1.960    tetris/clk_IBUF_BUFG
    SLICE_X30Y49         FDSE                                         r  tetris/stacking_array_reg[14][10][2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDSE (Hold_fdse_C_D)         0.121     1.837    tetris/stacking_array_reg[14][10][2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tetris/next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.251%)  route 0.296ns (67.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.550     1.433    tetris/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  tetris/next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  tetris/next_reg[0]/Q
                         net (fo=10, routed)          0.296     1.870    tetris/Q[0]
    SLICE_X29Y22         FDRE                                         r  tetris/next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.820     1.947    tetris/clk_IBUF_BUFG
    SLICE_X29Y22         FDRE                                         r  tetris/next_reg[4]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.070     1.768    tetris/next_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tetris/stacking_array_hidden_reg[10][6][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[10][6][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.456%)  route 0.261ns (55.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.564     1.447    tetris/clk_IBUF_BUFG
    SLICE_X42Y49         FDSE                                         r  tetris/stacking_array_hidden_reg[10][6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDSE (Prop_fdse_C_Q)         0.164     1.611 r  tetris/stacking_array_hidden_reg[10][6][1]/Q
                         net (fo=4, routed)           0.261     1.872    tetris/stacking_array_hidden_reg_n_0_[10][6][1]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  tetris/stacking_array[10][6][1]_i_1/O
                         net (fo=1, routed)           0.000     1.917    tetris/stacking_array[10][6][1]_i_1_n_0
    SLICE_X43Y50         FDSE                                         r  tetris/stacking_array_reg[10][6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.832     1.959    tetris/clk_IBUF_BUFG
    SLICE_X43Y50         FDSE                                         r  tetris/stacking_array_reg[10][6][1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDSE (Hold_fdse_C_D)         0.091     1.806    tetris/stacking_array_reg[10][6][1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tetris/stacking_array_hidden_reg[15][8][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[15][8][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.945%)  route 0.267ns (56.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.561     1.444    tetris/clk_IBUF_BUFG
    SLICE_X38Y53         FDSE                                         r  tetris/stacking_array_hidden_reg[15][8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDSE (Prop_fdse_C_Q)         0.164     1.608 r  tetris/stacking_array_hidden_reg[15][8][1]/Q
                         net (fo=4, routed)           0.267     1.875    tetris/stacking_array_hidden_reg_n_0_[15][8][1]
    SLICE_X35Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.920 r  tetris/stacking_array[15][8][1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    tetris/stacking_array[15][8][1]_i_1_n_0
    SLICE_X35Y53         FDSE                                         r  tetris/stacking_array_reg[15][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.828     1.956    tetris/clk_IBUF_BUFG
    SLICE_X35Y53         FDSE                                         r  tetris/stacking_array_reg[15][8][1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y53         FDSE (Hold_fdse_C_D)         0.092     1.799    tetris/stacking_array_reg[15][8][1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 tetris/stacking_array_hidden_reg[9][23][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris/stacking_array_reg[9][23][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.058%)  route 0.300ns (58.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.559     1.442    tetris/clk_IBUF_BUFG
    SLICE_X38Y88         FDSE                                         r  tetris/stacking_array_hidden_reg[9][23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDSE (Prop_fdse_C_Q)         0.164     1.606 r  tetris/stacking_array_hidden_reg[9][23][0]/Q
                         net (fo=5, routed)           0.300     1.906    tetris/stacking_array_hidden_reg_n_0_[9][23][0]
    SLICE_X34Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.951 r  tetris/stacking_array[9][23][0]_i_1/O
                         net (fo=1, routed)           0.000     1.951    tetris/stacking_array[9][23][0]_i_1_n_0
    SLICE_X34Y92         FDSE                                         r  tetris/stacking_array_reg[9][23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4657, routed)        0.827     1.955    tetris/clk_IBUF_BUFG
    SLICE_X34Y92         FDSE                                         r  tetris/stacking_array_reg[9][23][0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y92         FDSE (Hold_fdse_C_D)         0.121     1.827    tetris/stacking_array_reg[9][23][0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y13   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y13   clk_wiz_0_inst/num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y87    keyboard/key_de/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y87    keyboard/key_de/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y87    keyboard/key_de/been_break_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y87    keyboard/key_de/been_extend_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y87    keyboard/key_de/been_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   tetris/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39   tetris/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   tetris/hold_block_counter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    tetris/stacking_array_reg[6][12][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    tetris/stacking_array_reg[6][12][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    tetris/stacking_array_reg[6][13][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    tetris/stacking_array_reg[6][13][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   tetris/FSM_sequential_state_reg[3]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   tetris/FSM_sequential_state_reg[3]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   tetris/FSM_sequential_state_reg[3]_rep__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   tetris/FSM_sequential_state_reg[3]_rep__2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   tetris/keyboard_state_delay_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   clk_wiz_0_inst/num_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y54   tetris/stacking_array_hidden_reg[10][8][0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y54   tetris/stacking_array_hidden_reg[10][8][1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   tetris/stacking_array_hidden_reg[11][0][0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   tetris/stacking_array_hidden_reg[11][0][1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   tetris/stacking_array_hidden_reg[11][0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   tetris/stacking_array_hidden_reg[11][0][3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   tetris/stacking_array_hidden_reg[11][10][0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   tetris/stacking_array_hidden_reg[11][10][1]/C



