// Seed: 2606147198
module module_0;
  always @(posedge id_1) if (id_1) id_1 = id_1#(.id_1(1)) / 1;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  always @(posedge id_3 or id_3) force id_1 = {1{1}};
  wire id_4;
  wire id_5;
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd77,
    parameter id_5 = 32'd99
);
  assign id_1 = id_1 == 1;
  module_0();
  wire id_2;
  tri1 id_3;
  defparam id_4.id_5 = {id_3{1}};
endmodule
