#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Mar 04 11:20:56 2015
# Process ID: 4896
# Log file: H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.runs/impl_1/Toplvl.vdi
# Journal file: H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Toplvl.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'PB[2]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'PB[2]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'PB[1]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'PB[1]'. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc:132]
Finished Parsing XDC File [H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.srcs/constrs_1/new/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 449.051 ; gain = 262.262
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 451.031 ; gain = 0.016
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 109a8f1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 109a8f1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 109a8f1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 868.887 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 109a8f1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 868.887 ; gain = 0.000
Implement Debug Cores | Checksum: 109a8f1ea
Logic Optimization | Checksum: 109a8f1ea

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 109a8f1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 868.887 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 868.887 ; gain = 419.836
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 868.887 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f16cef81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 29ce7806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 29ce7806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 29ce7806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 111ee2c89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 111ee2c89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 29ce7806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 868.887 ; gain = 0.000
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus SWtop are not locked:  'SWtop[11]'  'SWtop[10]'  'SWtop[9]'  'SWtop[8]' 
WARNING: [Place 30-12] An IO Bus SWtop with more than one IO standard is found. Components associated with this bus are: 
	SWtop[15] of IOStandard LVCMOS33
	SWtop[14] of IOStandard LVCMOS33
	SWtop[13] of IOStandard LVCMOS33
	SWtop[12] of IOStandard LVCMOS33
	SWtop[11] of IOStandard LVCMOS18
	SWtop[10] of IOStandard LVCMOS18
	SWtop[9] of IOStandard LVCMOS18
	SWtop[8] of IOStandard LVCMOS18
	SWtop[7] of IOStandard LVCMOS33
	SWtop[6] of IOStandard LVCMOS33
	SWtop[5] of IOStandard LVCMOS33
	SWtop[4] of IOStandard LVCMOS33
	SWtop[3] of IOStandard LVCMOS33
	SWtop[2] of IOStandard LVCMOS33
	SWtop[1] of IOStandard LVCMOS33
	SWtop[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 29ce7806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 29ce7806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: d16b8313

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b98b3796

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 256d969e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1fd1f2557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.624 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1c6772d8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.624 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1cfc86cd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.640 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1cfc86cd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.640 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1cfc86cd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1cfc86cd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1cfc86cd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1cfc86cd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 868.887 ; gain = 0.000

Phase 3 Global Placement

Phase 3.1 Run Budgeter
Phase 3.1 Run Budgeter | Checksum: 2750d83bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 868.887 ; gain = 0.000
Phase 3 Global Placement | Checksum: 239fb6335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 869.801 ; gain = 0.914

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 239fb6335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 869.801 ; gain = 0.914

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 203d2a1c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 872.152 ; gain = 3.266

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1e196570c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 872.152 ; gain = 3.266

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1eaa1f7f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 872.152 ; gain = 3.266

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 22c0bf733

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 872.152 ; gain = 3.266
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 2a2763c7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 2a2763c7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422
Phase 4 Detail Placement | Checksum: 2a2763c7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2a2763c7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.117. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1ef8ad8c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422
Phase 5.2 Post Placement Optimization | Checksum: 1ef8ad8c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1ef8ad8c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1ef8ad8c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422
Phase 5.4 Placer Reporting | Checksum: 1ef8ad8c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1331d6f75

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1331d6f75

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422
Ending Placer Task | Checksum: 11424d3ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 876.309 ; gain = 7.422
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 876.309 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 876.309 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1400dbaed

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1043.215 ; gain = 150.801

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1400dbaed

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1043.215 ; gain = 150.801
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: b286b436

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.863 ; gain = 159.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.07   | TNS=0      | WHS=-0.014 | THS=-0.038 |

Phase 2 Router Initialization | Checksum: b286b436

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12351419b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.88   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449
Phase 4 Rip-up And Reroute | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.98   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.98   | TNS=0      | WHS=0.242  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00870436 %
  Global Horizontal Routing Utilization  = 0.0108696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1270e4d10

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1270e4d10

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1270e4d10

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.98   | TNS=0      | WHS=0.242  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1270e4d10

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1270e4d10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.863 ; gain = 159.449
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1051.863 ; gain = 175.555
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1051.863 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/School/Spring2015/EECS443/project_5/proj_5/proj_5.runs/impl_1/Toplvl_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Mar 04 11:22:32 2015...
