Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Sun Nov 17 22:19:06 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tw1 pong_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock vga_driver/vga_clock/lscc_pll_inst/clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "vga_driver/vga_clock/lscc_pll_inst/clk"
=======================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk|             Target |          83.333 ns |         12.000 MHz 
                                            | Actual (all paths) |          24.422 ns |         40.947 MHz 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock                  |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          31.908 ns |         31.340 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 28.6501%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |   83.333 ns |   58.911 ns |   15   |   24.422 ns |  40.947 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |    7.892 ns |   16   |   31.908 ns |  31.340 MHz |       30       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/CE                  |    7.893 ns 
vga_driver/v_count__i2/D                 |   10.234 ns 
vga_driver/v_count__i3/D                 |   10.234 ns 
vga_driver/v_count__i9/D                 |   10.234 ns 
vga_driver/v_count__i8/D                 |   15.338 ns 
vga_driver/v_count__i7/D                 |   15.616 ns 
vga_driver/v_count__i6/D                 |   17.969 ns 
vga_driver/v_count__i5/D                 |   18.247 ns 
vga_driver/v_count__i4/D                 |   20.600 ns 
vga_driver/h_count_145__i9/D             |   20.641 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    3.466 ns |    1   |        ---- |        ---- |       30       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_hsync/DO0                 |    3.466 ns 
vga_driver/h_count_145__i0/D             |    5.991 ns 
vga_driver/vga_vsync/DO0                 |    5.991 ns 
vga_driver/h_count_145__i9/D             |    5.991 ns 
vga_driver/h_count_145__i8/D             |    5.991 ns 
vga_driver/h_count_145__i7/D             |    5.991 ns 
vga_driver/h_count_145__i6/D             |    5.991 ns 
vga_driver/h_count_145__i5/D             |    5.991 ns 
vga_driver/h_count_145__i4/D             |    5.991 ns 
vga_driver/h_count_145__i3/D             |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
vga_driver/vga_hsync/PADDO              |          No required time
vga_driver/vga_vsync/PADDO              |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
player_two_down                         |                     input
player_one_up                           |                     input
player_two_up                           |                     input
player_one_down                         |                     input
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
b                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
posy_i1                                 |                  No Clock
posy_i2                                 |                  No Clock
timer_147__i1                           |                  No Clock
timer_147__i2                           |                  No Clock
posy_i0                                 |                  No Clock
posy_i3                                 |                  No Clock
posy_i4                                 |                  No Clock
timer_147__i0                           |                  No Clock
posy_i5                                 |                  No Clock
posy_i6                                 |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       177
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i13/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 58.911 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          24.223
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             26.298

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n3550                                                     NET DELAY            0.000        13.500  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n1648                                                     NET DELAY            2.075        15.853  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n3553                                                     NET DELAY            0.000        16.131  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n1650                                                     NET DELAY            2.075        18.484  1       
timer_clock_144_add_4_11/CI0->timer_clock_144_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n3556                                                     NET DELAY            0.000        18.762  1       
timer_clock_144_add_4_11/CI1->timer_clock_144_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n1652                                                     NET DELAY            2.075        21.115  1       
timer_clock_144_add_4_13/CI0->timer_clock_144_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n3559                                                     NET DELAY            0.000        21.393  1       
timer_clock_144_add_4_13/CI1->timer_clock_144_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.671  2       
n1654                                                     NET DELAY            2.075        23.746  1       
timer_clock_144_add_4_15/D0->timer_clock_144_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        24.223  1       
n62_2                                                     NET DELAY            2.075        26.298  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i12/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.264 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          21.870
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             23.945

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n3550                                                     NET DELAY            0.000        13.500  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n1648                                                     NET DELAY            2.075        15.853  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n3553                                                     NET DELAY            0.000        16.131  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n1650                                                     NET DELAY            2.075        18.484  1       
timer_clock_144_add_4_11/CI0->timer_clock_144_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n3556                                                     NET DELAY            0.000        18.762  1       
timer_clock_144_add_4_11/CI1->timer_clock_144_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n1652                                                     NET DELAY            2.075        21.115  1       
timer_clock_144_add_4_13/CI0->timer_clock_144_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n3559                                                     NET DELAY            0.000        21.393  1       
timer_clock_144_add_4_13/D1->timer_clock_144_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.870  1       
n63                                                       NET DELAY            2.075        23.945  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i11/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 13
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.542 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          21.592
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             23.667

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n3550                                                     NET DELAY            0.000        13.500  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n1648                                                     NET DELAY            2.075        15.853  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n3553                                                     NET DELAY            0.000        16.131  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n1650                                                     NET DELAY            2.075        18.484  1       
timer_clock_144_add_4_11/CI0->timer_clock_144_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n3556                                                     NET DELAY            0.000        18.762  1       
timer_clock_144_add_4_11/CI1->timer_clock_144_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n1652                                                     NET DELAY            2.075        21.115  1       
timer_clock_144_add_4_13/D0->timer_clock_144_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.592  1       
n64                                                       NET DELAY            2.075        23.667  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i10/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 12
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 63.895 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          19.239
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             21.314

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n3550                                                     NET DELAY            0.000        13.500  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n1648                                                     NET DELAY            2.075        15.853  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n3553                                                     NET DELAY            0.000        16.131  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n1650                                                     NET DELAY            2.075        18.484  1       
timer_clock_144_add_4_11/CI0->timer_clock_144_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n3556                                                     NET DELAY            0.000        18.762  1       
timer_clock_144_add_4_11/D1->timer_clock_144_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        19.239  1       
n65                                                       NET DELAY            2.075        21.314  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i9/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.173 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          18.961
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             21.036

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n3550                                                     NET DELAY            0.000        13.500  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n1648                                                     NET DELAY            2.075        15.853  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n3553                                                     NET DELAY            0.000        16.131  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n1650                                                     NET DELAY            2.075        18.484  1       
timer_clock_144_add_4_11/D0->timer_clock_144_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.961  1       
n66                                                       NET DELAY            2.075        21.036  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.526 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          16.608
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.683

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n3550                                                     NET DELAY            0.000        13.500  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n1648                                                     NET DELAY            2.075        15.853  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n3553                                                     NET DELAY            0.000        16.131  1       
timer_clock_144_add_4_9/D1->timer_clock_144_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.608  1       
n67                                                       NET DELAY            2.075        18.683  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 9
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.804 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          16.330
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.405

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n3550                                                     NET DELAY            0.000        13.500  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n1648                                                     NET DELAY            2.075        15.853  1       
timer_clock_144_add_4_9/D0->timer_clock_144_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        16.330  1       
n68                                                       NET DELAY            2.075        18.405  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 8
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.157 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          13.977
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             16.052

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n3550                                                     NET DELAY            0.000        13.500  1       
timer_clock_144_add_4_7/D1->timer_clock_144_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        13.977  1       
n69                                                       NET DELAY            2.075        16.052  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 7
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.435 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          13.699
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             15.774

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n1642                                                     NET DELAY            2.075         7.960  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n3544                                                     NET DELAY            0.000         8.238  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n1644                                                     NET DELAY            2.075        10.591  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n3547                                                     NET DELAY            0.000        10.869  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n1646                                                     NET DELAY            2.075        13.222  1       
timer_clock_144_add_4_7/D0->timer_clock_144_add_4_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        13.699  1       
n70                                                       NET DELAY            2.075        15.774  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i1/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.460 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          13.674
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             15.749

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i1/CK   timer_clock_144__i2/CK}->timer_clock_144__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[1]                                            NET DELAY        2.075         5.541  1       
i1831_4_lut/D->i1831_4_lut/Z              SLICE           D0_TO_F0_DELAY   0.477         6.018  1       
n2648                                                     NET DELAY        2.075         8.093  1       
i1835_4_lut/A->i1835_4_lut/Z              SLICE           A0_TO_F0_DELAY   0.477         8.570  1       
n2652                                                     NET DELAY        2.075        10.645  1       
i2161_4_lut/B->i2161_4_lut/Z              SLICE           B0_TO_F0_DELAY   0.477        11.122  9       
n959                                                      NET DELAY        2.075        13.197  1       
i1_2_lut_adj_30/B->i1_2_lut_adj_30/Z      SLICE           B0_TO_F0_DELAY   0.477        13.674  1       
tick_N_30                                                 NET DELAY        2.075        15.749  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
30 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/vga_vsync/CE
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.892 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.187
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.913

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n1581                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n3508                                          NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n1583                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n3511                                          NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n1585                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  4       
vga_vsync_N_175[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i23_4_lut/B->vga_driver/i23_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n12_adj_491                                    NET DELAY            2.075        30.917  1       
vga_driver/i1_4_lut_adj_28/B->vga_driver/i1_4_lut_adj_28/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n5                                             NET DELAY            2.075        33.469  1       
vga_driver/i3_4_lut/A->vga_driver/i3_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
vga_driver/pll_clock_enable_1                             NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 15
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 10.233 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        29.368
------------------------------------------------------   ------
End-of-path arrival time( ns )                           33.668

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n1581                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n3508                                          NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n1583                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n3511                                          NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/D1->vga_driver/add_48_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        23.937  3       
vga_vsync_N_175[8]                                        NET DELAY            2.075        26.012  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        26.489  1       
n14                                                       NET DELAY            2.075        28.564  1       
i7_4_lut/B->i7_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.041  3       
n2420                                                     NET DELAY            2.075        31.116  1       
i454_3_lut/C->i454_3_lut/Z                SLICE           C0_TO_F0_DELAY       0.477        31.593  1       
n962                                                      NET DELAY            2.075        33.668  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 15
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 10.233 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        29.368
------------------------------------------------------   ------
End-of-path arrival time( ns )                           33.668

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n1581                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n3508                                          NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n1583                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n3511                                          NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/D1->vga_driver/add_48_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        23.937  3       
vga_vsync_N_175[8]                                        NET DELAY            2.075        26.012  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        26.489  1       
n14                                                       NET DELAY            2.075        28.564  1       
i7_4_lut/B->i7_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.041  3       
n2420                                                     NET DELAY            2.075        31.116  1       
vga_driver/i461_3_lut_4_lut/B->vga_driver/i461_3_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        31.593  1       
vga_driver/n969                                           NET DELAY            2.075        33.668  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 15
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 10.233 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        29.368
------------------------------------------------------   ------
End-of-path arrival time( ns )                           33.668

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n1581                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n3508                                          NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n1583                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n3511                                          NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/D1->vga_driver/add_48_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        23.937  3       
vga_vsync_N_175[8]                                        NET DELAY            2.075        26.012  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        26.489  1       
n14                                                       NET DELAY            2.075        28.564  1       
i7_4_lut/B->i7_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.041  3       
n2420                                                     NET DELAY            2.075        31.116  1       
vga_driver/i462_2_lut_3_lut/B->vga_driver/i462_2_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        31.593  1       
vga_driver/n970                                           NET DELAY            2.075        33.668  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 13
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.337 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        24.264
------------------------------------------------------   ------
End-of-path arrival time( ns )                           28.564

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n1581                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n3508                                          NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n1583                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n3511                                          NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/D1->vga_driver/add_48_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        23.937  3       
vga_vsync_N_175[8]                                        NET DELAY            2.075        26.012  1       
SLICE_70/A0->SLICE_70/F0                  SLICE           A0_TO_F0_DELAY       0.477        26.489  1       
vga_vsync_N_175[8]/sig_006/FeedThruLUT                    NET DELAY            2.075        28.564  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 12
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.615 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        23.986
------------------------------------------------------   ------
End-of-path arrival time( ns )                           28.286

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n1581                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n3508                                          NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n1583                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        23.659  3       
vga_vsync_N_175[7]                                        NET DELAY            2.075        25.734  1       
SLICE_68/A0->SLICE_68/F0                  SLICE           A0_TO_F0_DELAY       0.477        26.211  1       
vga_vsync_N_175[7]/sig_004/FeedThruLUT                    NET DELAY            2.075        28.286  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 11
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 17.968 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        21.633
------------------------------------------------------   ------
End-of-path arrival time( ns )                           25.933

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n1581                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n3508                                          NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/D1->vga_driver/add_48_add_5_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.306  3       
vga_vsync_N_175[6]                                        NET DELAY            2.075        23.381  1       
SLICE_67/A0->SLICE_67/F0                  SLICE           A0_TO_F0_DELAY       0.477        23.858  1       
vga_vsync_N_175[6]/sig_003/FeedThruLUT                    NET DELAY            2.075        25.933  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 10
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 18.246 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        21.355
------------------------------------------------------   ------
End-of-path arrival time( ns )                           25.655

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n1581                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/D0->vga_driver/add_48_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.028  3       
vga_vsync_N_175[5]                                        NET DELAY            2.075        23.103  1       
SLICE_66/A0->SLICE_66/F0                  SLICE           A0_TO_F0_DELAY       0.477        23.580  1       
vga_vsync_N_175[5]/sig_002/FeedThruLUT                    NET DELAY            2.075        25.655  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 9
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.599 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        19.002
------------------------------------------------------   ------
End-of-path arrival time( ns )                           23.302

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_145__i7/CK   vga_driver/h_count_145__i8/CK}->vga_driver/h_count_145__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY            2.075         7.766  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.795  7       
vga_driver/vga_hsync_N_159                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n1577                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n3502                                          NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n1579                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n3505                                          NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/D1->vga_driver/add_48_add_5_5/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.675  3       
vga_vsync_N_175[4]                                        NET DELAY            2.075        20.750  1       
SLICE_65/A0->SLICE_65/F0                  SLICE           A0_TO_F0_DELAY       0.477        21.227  1       
vga_vsync_N_175[4]/sig_001/FeedThruLUT                    NET DELAY            2.075        23.302  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i0/Q
Path End         : vga_driver/h_count_145__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.640 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        18.961
------------------------------------------------------   ------
End-of-path arrival time( ns )                           23.261

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_145__i0/CK->vga_driver/h_count_145__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  5       
vga_driver/h_count[0]                                     NET DELAY            2.075         7.766  1       
vga_driver/h_count_145_add_4_1/C1->vga_driver/h_count_145_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n1606                                          NET DELAY            2.075        10.185  1       
vga_driver/h_count_145_add_4_3/CI0->vga_driver/h_count_145_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n3661                                          NET DELAY            0.000        10.463  1       
vga_driver/h_count_145_add_4_3/CI1->vga_driver/h_count_145_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n1608                                          NET DELAY            2.075        12.816  1       
vga_driver/h_count_145_add_4_5/CI0->vga_driver/h_count_145_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n3664                                          NET DELAY            0.000        13.094  1       
vga_driver/h_count_145_add_4_5/CI1->vga_driver/h_count_145_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n1610                                          NET DELAY            2.075        15.447  1       
vga_driver/h_count_145_add_4_7/CI0->vga_driver/h_count_145_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n3667                                          NET DELAY            0.000        15.725  1       
vga_driver/h_count_145_add_4_7/CI1->vga_driver/h_count_145_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n1612                                          NET DELAY            2.075        18.078  1       
vga_driver/h_count_145_add_4_9/CI0->vga_driver/h_count_145_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.356  2       
vga_driver/n3670                                          NET DELAY            0.000        18.356  1       
vga_driver/h_count_145_add_4_9/CI1->vga_driver/h_count_145_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.634  2       
vga_driver/n1614                                          NET DELAY            2.075        20.709  1       
vga_driver/h_count_145_add_4_11/D0->vga_driver/h_count_145_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.186  1       
vga_driver/n45[9]                                         NET DELAY            2.075        23.261  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i0/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n75                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i1/Q
Path End         : timer_clock_144__i1/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i1/CK   timer_clock_144__i2/CK}->timer_clock_144__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[1]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_3/C0->timer_clock_144_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n74                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i2/Q
Path End         : timer_clock_144__i2/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i1/CK   timer_clock_144__i2/CK}->timer_clock_144__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[2]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_3/C1->timer_clock_144_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n73                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i3/Q
Path End         : timer_clock_144__i3/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i3/CK   timer_clock_144__i4/CK}->timer_clock_144__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[3]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_5/C0->timer_clock_144_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n72                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i4/Q
Path End         : timer_clock_144__i4/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i3/CK   timer_clock_144__i4/CK}->timer_clock_144__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[4]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_5/C1->timer_clock_144_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n71                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tick_c/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
tick_c/CK->tick_c/Q                       SLICE           CLK_TO_Q0_DELAY  1.391         3.466  23      
tick                                                      NET DELAY        2.075         5.541  1       
i1_2_lut_adj_30/A->i1_2_lut_adj_30/Z      SLICE           A0_TO_F0_DELAY   0.450         5.991  1       
tick_N_30                                                 NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i5/Q
Path End         : timer_clock_144__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i5/CK   timer_clock_144__i6/CK}->timer_clock_144__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[5]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_7/C0->timer_clock_144_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n70                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i6/Q
Path End         : timer_clock_144__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i5/CK   timer_clock_144__i6/CK}->timer_clock_144__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[6]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_7/C1->timer_clock_144_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n69                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i7/Q
Path End         : timer_clock_144__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i7/CK   timer_clock_144__i8/CK}->timer_clock_144__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[7]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_9/C0->timer_clock_144_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n68                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i8/Q
Path End         : timer_clock_144__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_144__i7/CK   timer_clock_144__i8/CK}->timer_clock_144__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[8]                                            NET DELAY        2.075         5.541  1       
timer_clock_144_add_4_9/C1->timer_clock_144_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n67                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
30 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i0/Q
Path End         : vga_driver/vga_hsync/DO0
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Master Clock Source Latency                            0.000
+ Source Clock Path Delay                                4.300
+ Data Path Delay                                        3.466
------------------------------------------------------   -----
End-of-path arrival time( ns )                           7.766

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_145__i0/CK->vga_driver/h_count_145__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  5       
vga_driver/h_count[0]                                     NET DELAY        2.075         7.766  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i0/Q
Path End         : vga_driver/h_count_145__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_145__i0/CK->vga_driver/h_count_145__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  5       
vga_driver/h_count[0]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_145_add_4_1/C1->vga_driver/h_count_145_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i1/Q
Path End         : vga_driver/h_count_145__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_145__i1/CK   vga_driver/h_count_145__i2/CK}->vga_driver/h_count_145__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  4       
h_count[1]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_145_add_4_3/C0->vga_driver/h_count_145_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i2/Q
Path End         : vga_driver/h_count_145__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_145__i1/CK   vga_driver/h_count_145__i2/CK}->vga_driver/h_count_145__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  4       
h_count[2]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_145_add_4_3/C1->vga_driver/h_count_145_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[2]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i3/Q
Path End         : vga_driver/h_count_145__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_145__i3/CK   vga_driver/h_count_145__i4/CK}->vga_driver/h_count_145__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  4       
h_count[3]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_145_add_4_5/C0->vga_driver/h_count_145_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[3]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i1/Q
Path End         : vga_driver/vga_hsync/CE
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_145__i1/CK   vga_driver/h_count_145__i2/CK}->vga_driver/h_count_145__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  4       
h_count[1]                                                NET DELAY        2.075         7.766  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/pll_clock_enable_2                             NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i4/Q
Path End         : vga_driver/h_count_145__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_145__i3/CK   vga_driver/h_count_145__i4/CK}->vga_driver/h_count_145__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  6       
vga_driver/h_count[4]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_145_add_4_5/C1->vga_driver/h_count_145_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[4]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i1/Q
Path End         : vga_driver/vga_vsync/DO0
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/v_count__i1/CK->vga_driver/v_count__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  3       
vga_driver/v_count[1]                                     NET DELAY        2.075         7.766  1       
vga_driver/add_48_add_5_3/B0->vga_driver/add_48_add_5_3/S0
                                          SLICE           B0_TO_F0_DELAY   0.450         8.216  4       
vga_vsync_N_175[1]                                        NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i5/Q
Path End         : vga_driver/h_count_145__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_145__i5/CK   vga_driver/h_count_145__i6/CK}->vga_driver/h_count_145__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  7       
vga_driver/h_count[5]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_145_add_4_7/C0->vga_driver/h_count_145_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[5]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i6/Q
Path End         : vga_driver/h_count_145__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_145__i5/CK   vga_driver/h_count_145__i6/CK}->vga_driver/h_count_145__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  7       
vga_driver/h_count[6]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_145_add_4_7/C1->vga_driver/h_count_145_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[6]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

