[
    {
        "": {
            "header": [
                "Total Design",
                "WNS (ns)",
                "TNS (ns)"
            ],
            "data": [
                [
                    "Setup",
                    "-1.78786",
                    "-26.4945"
                ],
                [
                    "Hold",
                    "Met",
                    "Met"
                ]
            ]
        }
    },
    {
        "": {
            "header": [
                "Intra-clock",
                "Constraint (ns)",
                "Path Delay (ns)",
                "WNS (ns)",
                "FMAX (MHz)"
            ],
            "data": [
                [
                    "clock1",
                    "2.5",
                    "1.40966",
                    "1.09034",
                    "709.391"
                ],
                [
                    "clock0",
                    "2.5",
                    "4.28786",
                    "-1.78786",
                    "233.216"
                ]
            ]
        }
    },
    {
        "": {
            "header": [
                "Inter-clock",
                "Constraint (ns)",
                "Path Delay (ns)",
                "WNS (ns)",
                "FMAX (MHz)"
            ],
            "data": [
                [
                    "clock0 to clock1",
                    "2.5",
                    "2.54651",
                    "-0.0465075",
                    "392.695"
                ],
                [
                    "clock1 to clock0",
                    "2.5",
                    "4.18062",
                    "-1.68062",
                    "239.199"
                ]
            ]
        }
    }
]