# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v failed with 3 errors.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v failed with 1 errors.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 2 failed with 4 errors.
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v failed with 2 errors.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v failed with 1 errors.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 2 failed with 3 errors.
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v failed with 1 errors.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v failed with 1 errors.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 2 failed with 2 errors.
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v failed with 1 errors.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v failed with 1 errors.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.WaveformGeneratorTB
# vsim -gui work.WaveformGeneratorTB 
# Start time: 21:07:33 on Apr 28,2023
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/cos File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 15
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/clk \
sim:/WaveformGeneratorTB/main/cnt \
sim:/WaveformGeneratorTB/main/full_wave_rectified_output \
sim:/WaveformGeneratorTB/main/half_wave_rectified_output \
sim:/WaveformGeneratorTB/main/reciprocal_output \
sim:/WaveformGeneratorTB/main/sine_output_MSB \
sim:/WaveformGeneratorTB/main/square_output \
sim:/WaveformGeneratorTB/main/triangle_output
run
run
run
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153703 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# WARNING: No extended dataflow license exists
run
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/cos File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 15
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153703 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/reciprocal_output
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/square_output
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine_output \
sim:/WaveformGeneratorTB/main/sine_output_MSB
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/cos File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 15
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine/cos_load_data \
sim:/WaveformGeneratorTB/main/sine/cos_output \
sim:/WaveformGeneratorTB/main/sine/cos_shift \
sim:/WaveformGeneratorTB/main/sine/sine_load_data \
sim:/WaveformGeneratorTB/main/sine/sine_output \
sim:/WaveformGeneratorTB/main/sine/sine_shift
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
run
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine/rst
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
run
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v failed with 2 errors.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 1 failed with 2 errors.
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v failed with 2 errors.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 1 failed with 2 errors.
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 14
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 10
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 10
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine/cos_load_data \
sim:/WaveformGeneratorTB/main/sine/cos_output \
sim:/WaveformGeneratorTB/main/sine/cos_shift \
sim:/WaveformGeneratorTB/main/sine/prev_cos_output \
sim:/WaveformGeneratorTB/main/sine/prev_sine_output \
sim:/WaveformGeneratorTB/main/sine/shifted_cos \
sim:/WaveformGeneratorTB/main/sine/shifted_sine \
sim:/WaveformGeneratorTB/main/sine/sine_load_data \
sim:/WaveformGeneratorTB/main/sine/sine_output \
sim:/WaveformGeneratorTB/main/sine/sine_shift
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 10
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'load_data'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/register.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine/sin File: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v Line: 10
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine_output \
sim:/WaveformGeneratorTB/main/sine_output_MSB
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine/cos_output
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine/sine_output
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'out'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 19
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine/out
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful with warnings.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
run -all
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful with warnings.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 20
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful with warnings.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 20
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'sine'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genFullWaveRectified.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/full_rectified File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'sine'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genHalfWaveRectified.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/half_rectified File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 19
# Warning in wave window restart: (vish-4014) No objects found matching '/WaveformGeneratorTB/main/sine_output_MSB'. 
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'sine'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genFullWaveRectified.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/full_rectified File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'sine'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genHalfWaveRectified.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/half_rectified File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 19
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
add wave -position insertpoint  \
sim:/WaveformGeneratorTB/main/sine_output
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genSinWave.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/sine File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'sine'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genFullWaveRectified.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/full_rectified File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'sine'. The port definition is at: C:/Users/Asus/source/dld-lab/ex3/code/genHalfWaveRectified.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /WaveformGeneratorTB/main/half_rectified File: C:/Users/Asus/source/dld-lab/ex3/code/WaveformGenerator.v Line: 19
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
# Compile of counter.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of register.v was successful.
# Compile of WaveformGenerator.v was successful.
# Compile of WaveformgeneratorTB.v was successful.
# 10 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WaveformGeneratorTB
# Loading work.WaveformGenerator
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# ** Note: $stop    : C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v(20)
#    Time: 153710 ns  Iteration: 0  Instance: /WaveformGeneratorTB
# Break in Module WaveformGeneratorTB at C:/Users/Asus/source/dld-lab/ex3/code/WaveformgeneratorTB.v line 20
