Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto b0a0ad6aad414b799fbdbbef35570ba1 --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_4 -L axi_utils_v2_0_0 -L c_reg_fd_v12_0_0 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_0 -L xbip_dsp48_addsub_v3_0_0 -L xbip_addsub_v3_0_0 -L c_addsub_v12_0_7 -L c_mux_bit_v12_0_0 -L c_shift_ram_v12_0_7 -L xbip_bram18k_v3_0_0 -L mult_gen_v12_0_9 -L cmpy_v6_0_9 -L floating_point_v7_0_10 -L xfft_v9_0_8 -L unisims_ver -L unimacro_ver -L secureip --snapshot realfft_rtl_tb_behav xil_defaultlib.realfft_rtl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package xbip_utils_v3_0_4.xbip_utils_v3_0_4_pkg
Compiling package xfft_v9_0_8.xfft_v9_0_8_viv_comp
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_0.axi_utils_v2_0_0_pkg
Compiling package mult_gen_v12_0_9.mult_gen_v12_0_9_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_9.cmpy_v6_0_9_pkg
Compiling package floating_point_v7_0_10.floating_point_v7_0_10_consts
Compiling package floating_point_v7_0_10.floating_point_v7_0_10_exp_table...
Compiling package floating_point_v7_0_10.floating_point_v7_0_10_pkg
Compiling package xfft_v9_0_8.pkg
Compiling package xfft_v9_0_8.xfft_v9_0_8_axi_pkg
Compiling package axi_utils_v2_0_0.global_util_pkg
Compiling package axi_utils_v2_0_0.axi_utils_comps
Compiling package xbip_pipe_v3_0_0.xbip_pipe_v3_0_0_viv_comp
Compiling package xbip_addsub_v3_0_0.xbip_addsub_v3_0_0_viv_comp
Compiling package c_addsub_v12_0_7.c_addsub_v12_0_7_pkg
Compiling package c_addsub_v12_0_7.c_addsub_v12_0_7_pkg_legacy
Compiling package c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_pkg
Compiling package c_mux_bit_v12_0_0.c_mux_bit_v12_0_0_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_8.half_sincos_tw_table
Compiling package mult_gen_v12_0_9.dsp_pkg
Compiling package xfft_v9_0_8.quarter_sin_tw_table
Compiling package xfft_v9_0_8.quarter2_sin_tw_table
Compiling architecture rtl of entity xil_defaultlib.hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V_core [\hls_real2xfft_Loop_sliding_win_...]
Compiling architecture behav of entity xil_defaultlib.hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V [\hls_real2xfft_Loop_sliding_win_...]
Compiling architecture behav of entity xil_defaultlib.hls_real2xfft_Loop_sliding_win_delay_proc [hls_real2xfft_loop_sliding_win_d...]
Compiling architecture behav of entity xil_defaultlib.hls_real2xfft_Loop_sliding_win_output_proc [hls_real2xfft_loop_sliding_win_o...]
Compiling architecture rtl of entity xil_defaultlib.hls_real2xfft_window_fn_coeff_tab1_0_rom [\hls_real2xfft_window_fn_coeff_t...]
Compiling architecture arch of entity xil_defaultlib.hls_real2xfft_window_fn_coeff_tab1_0 [\hls_real2xfft_window_fn_coeff_t...]
Compiling architecture rtl of entity xil_defaultlib.hls_real2xfft_window_fn_coeff_tab1_1_rom [\hls_real2xfft_window_fn_coeff_t...]
Compiling architecture arch of entity xil_defaultlib.hls_real2xfft_window_fn_coeff_tab1_1 [\hls_real2xfft_window_fn_coeff_t...]
Compiling architecture behav of entity xil_defaultlib.hls_real2xfft_mul_mul_16s_15ns_31_3_DSP48_0 [hls_real2xfft_mul_mul_16s_15ns_3...]
Compiling architecture arch of entity xil_defaultlib.hls_real2xfft_mul_mul_16s_15ns_31_3 [\hls_real2xfft_mul_mul_16s_15ns_...]
Compiling architecture behav of entity xil_defaultlib.hls_real2xfft_window_fn [hls_real2xfft_window_fn_default]
Compiling architecture behav of entity xil_defaultlib.hls_real2xfft_Loop_real2xfft_output_proc [hls_real2xfft_loop_real2xfft_out...]
Compiling architecture arch of entity xil_defaultlib.FIFO_hls_real2xfft_delayed_i_0_channel [\FIFO_hls_real2xfft_delayed_i_0_...]
Compiling architecture arch of entity xil_defaultlib.FIFO_hls_real2xfft_delayed_i_1_channel [\FIFO_hls_real2xfft_delayed_i_1_...]
Compiling architecture arch of entity xil_defaultlib.FIFO_hls_real2xfft_nodelay_i_0_channel [\FIFO_hls_real2xfft_nodelay_i_0_...]
Compiling architecture arch of entity xil_defaultlib.FIFO_hls_real2xfft_nodelay_i_1_channel [\FIFO_hls_real2xfft_nodelay_i_1_...]
Compiling architecture rtl of entity xil_defaultlib.FIFO_hls_real2xfft_data2window_1_channel_shiftReg [\FIFO_hls_real2xfft_data2window_...]
Compiling architecture rtl of entity xil_defaultlib.FIFO_hls_real2xfft_data2window_1_channel [\FIFO_hls_real2xfft_data2window_...]
Compiling architecture rtl of entity xil_defaultlib.FIFO_hls_real2xfft_data2window_0_channel_shiftReg [\FIFO_hls_real2xfft_data2window_...]
Compiling architecture rtl of entity xil_defaultlib.FIFO_hls_real2xfft_data2window_0_channel [\FIFO_hls_real2xfft_data2window_...]
Compiling architecture rtl of entity xil_defaultlib.FIFO_hls_real2xfft_windowed_0_channel_shiftReg [\FIFO_hls_real2xfft_windowed_0_c...]
Compiling architecture rtl of entity xil_defaultlib.FIFO_hls_real2xfft_windowed_0_channel [\FIFO_hls_real2xfft_windowed_0_c...]
Compiling architecture rtl of entity xil_defaultlib.FIFO_hls_real2xfft_windowed_1_channel_shiftReg [\FIFO_hls_real2xfft_windowed_1_c...]
Compiling architecture rtl of entity xil_defaultlib.FIFO_hls_real2xfft_windowed_1_channel [\FIFO_hls_real2xfft_windowed_1_c...]
Compiling architecture behav of entity xil_defaultlib.hls_real2xfft [hls_real2xfft_default]
Compiling architecture realfft_hls_real2xfft_0_0_arch of entity xil_defaultlib.RealFFT_hls_real2xfft_0_0 [realfft_hls_real2xfft_0_0_defaul...]
Compiling architecture rtl of entity xil_defaultlib.hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram [\hls_xfft2real_descramble_buf_0_...]
Compiling architecture arch of entity xil_defaultlib.hls_xfft2real_descramble_buf_0_M_real_V_memcore [\hls_xfft2real_descramble_buf_0_...]
Compiling architecture rtl of entity xil_defaultlib.hls_xfft2real_descramble_buf_0_M_real_V [\hls_xfft2real_descramble_buf_0_...]
Compiling architecture behav of entity xil_defaultlib.hls_xfft2real_Loop_realfft_be_buffer_proc [hls_xfft2real_loop_realfft_be_bu...]
Compiling architecture rtl of entity xil_defaultlib.hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0_rom [\hls_xfft2real_Loop_realfft_be_d...]
Compiling architecture arch of entity xil_defaultlib.hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0 [\hls_xfft2real_Loop_realfft_be_d...]
Compiling architecture rtl of entity xil_defaultlib.hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1_rom [\hls_xfft2real_Loop_realfft_be_d...]
Compiling architecture arch of entity xil_defaultlib.hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1 [\hls_xfft2real_Loop_realfft_be_d...]
Compiling architecture behav of entity xil_defaultlib.hls_xfft2real_mul_mul_16s_16s_31_3_DSP48_0 [hls_xfft2real_mul_mul_16s_16s_31...]
Compiling architecture arch of entity xil_defaultlib.hls_xfft2real_mul_mul_16s_16s_31_3 [\hls_xfft2real_mul_mul_16s_16s_3...]
Compiling architecture behav of entity xil_defaultlib.hls_xfft2real_mac_muladd_16s_16s_31s_31_3_DSP48_1 [hls_xfft2real_mac_muladd_16s_16s...]
Compiling architecture arch of entity xil_defaultlib.hls_xfft2real_mac_muladd_16s_16s_31s_31_3 [\hls_xfft2real_mac_muladd_16s_16...]
Compiling architecture behav of entity xil_defaultlib.hls_xfft2real_mac_mulsub_16s_16s_31s_31_3_DSP48_2 [hls_xfft2real_mac_mulsub_16s_16s...]
Compiling architecture arch of entity xil_defaultlib.hls_xfft2real_mac_mulsub_16s_16s_31s_31_3 [\hls_xfft2real_mac_mulsub_16s_16...]
Compiling architecture behav of entity xil_defaultlib.hls_xfft2real_Loop_realfft_be_descramble_pro [hls_xfft2real_loop_realfft_be_de...]
Compiling architecture behav of entity xil_defaultlib.hls_xfft2real [hls_xfft2real_default]
Compiling architecture realfft_hls_xfft2real_0_0_arch of entity xil_defaultlib.RealFFT_hls_xfft2real_0_0 [realfft_hls_xfft2real_0_0_defaul...]
Compiling architecture xilinx of entity axi_utils_v2_0_0.glb_srl_fifo [\glb_srl_fifo(11,16,true,false,1...]
Compiling architecture xilinx of entity axi_utils_v2_0_0.glb_ifx_slave [\glb_ifx_slave(11,16,true,false,...]
Compiling architecture synth of entity xfft_v9_0_8.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(11,1,0)\]
Compiling architecture xilinx of entity axi_utils_v2_0_0.glb_srl_fifo [\glb_srl_fifo(33,16,true,false,1...]
Compiling architecture xilinx of entity axi_utils_v2_0_0.glb_ifx_slave [\glb_ifx_slave(33,16,true,false,...]
Compiling architecture synth of entity xfft_v9_0_8.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(33,1,1)\]
Compiling architecture xilinx of entity axi_utils_v2_0_0.glb_srl_fifo [\glb_srl_fifo(33,16,true,true,14...]
Compiling architecture xilinx of entity axi_utils_v2_0_0.glb_ifx_master [\glb_ifx_master(33,16,14,14)\]
Compiling architecture synth of entity xfft_v9_0_8.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(33,1)\]
Compiling architecture synth of entity xfft_v9_0_8.axi_wrapper [\axi_wrapper(1,9,3,0,0,16,16,1,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.equ_rtl [\equ_rtl("zynq",1,0,9)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",0,1,9,0)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",0,2,9,0)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",16,9,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",16,1,1,0,0,1,0...]
Compiling architecture fd_v of entity unisim.FD [\FD('0')\]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",4,1,0,0,0,0,0)...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",16,1,0,0,0,0,0...]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",16,8,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",15,2,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",3,16,0,0,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",1,16,0,0,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",4,17,0,1,0,0,0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_8.mux_bus2 [\mux_bus2("zynq",17,1)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_delay_mux [\r22_delay_mux("zynq",4,17,0,"me...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_delay_mux [\r22_delay_mux("zynq",4,17,0,"me...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",5,8,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",-3,8,0,1,0,0,0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(18,1,0,false...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(1,0,"00000000000000000...]
Compiling architecture ramb18sdp_v of entity unisim.RAMB18SDP [\RAMB18SDP(1,"000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_8.dpm [\dpm("zynq",34,8,3,0)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_memory [\r22_memory("zynq",1,34,8,3,1,9,...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(18,"0","0"...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(18...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.adder_bypass [\adder_bypass("zynq",17,17,18,0,...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(18,"","",1...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(18...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.sub_byp [\sub_byp("zynq",17,17,18,0,0)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bfly_byp [\r22_bfly_byp("zynq",17,0,0,1)(1...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf [\r22_bf("zynq",9,0,0,16,1,8,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",1,17,0,1,0,0,0...]
Compiling architecture synth of entity xfft_v9_0_8.r22_twos_comp_mux [\r22_twos_comp_mux("zynq",18,tru...]
Compiling architecture synth of entity xfft_v9_0_8.r22_twos_comp_mux [\r22_twos_comp_mux("zynq",18,fal...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",0,1,0,0,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",1,1,0,0,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",4,18,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.mux_bus2 [\mux_bus2("zynq",18,1)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_delay_mux [\r22_delay_mux("zynq",4,18,0,"me...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_delay_mux [\r22_delay_mux("zynq",4,18,0,"me...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",5,7,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",-1,7,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.dpm [\dpm("zynq",36,7,3,0)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_memory [\r22_memory("zynq",1,36,7,3,1,9,...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(19,"0","0"...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(19...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.adder_bypass [\adder_bypass("zynq",18,18,19,0,...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(19,"","",1...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(19...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.sub_byp [\sub_byp("zynq",18,18,19,0,0)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bfly_byp [\r22_bfly_byp("zynq",18,0,0,0)(1...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf [\r22_bf("zynq",9,0,0,17,1,8,0,1,...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(9,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(9,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.adder [\adder("zynq",9,8,9,0,0,0,0,1)(1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111100000000111100001...]
Compiling architecture xilinx of entity xfft_v9_0_8.mux_bus4 [\mux_bus4("zynq",9,4,1,0,2)(1,4)...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_8.twgen_half_sincos [\twgen_half_sincos("zynq",8,17,1...]
Compiling architecture xilinx of entity xfft_v9_0_8.twiddle_gen [\twiddle_gen("zynq",1,8,17,1)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_tw_gen [\r22_tw_gen("zynq",7,1,17,1)(1,4...]
Compiling architecture xilinx of entity cmpy_v6_0_9.delay_line [\delay_line("zynq",false,1,0,18,...]
Compiling architecture xilinx of entity cmpy_v6_0_9.delay_line [\delay_line("zynq",false,1,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("zynq",false,1,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("zynq",false,1,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("zynq",false,1,0,43,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.op_resize [\op_resize(18,18,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0_9.dsp [\dsp("zynq",18,0,18,0,1,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0_9.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",18,18,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("zynq",false,1,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("zynq",false,1,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.op_resize [\op_resize(19,17,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0_9.dsp [\dsp("zynq",19,0,17,0,1,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0_9.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",19,17,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.dsp [\dsp("zynq",18,0,18,0,1,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0_9.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",18,18,...]
Compiling architecture xilinx of entity cmpy_v6_0_9.input_negation [\input_negation("zynq",18,17,1,1...]
Compiling architecture xilinx of entity cmpy_v6_0_9.delay_line [\delay_line("zynq",false,1,0,1,0...]
Compiling architecture xilinx of entity cmpy_v6_0_9.delay_line [\delay_line("zynq",false,1,0,26,...]
Compiling architecture xilinx of entity cmpy_v6_0_9.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"zynq",18,17,35,...]
Compiling architecture xilinx of entity cmpy_v6_0_9.cmpy_v6_0_9_synth [\cmpy_v6_0_9_synth(0,"zynq","ove...]
Compiling architecture xilinx of entity xfft_v9_0_8.cmpy [\cmpy("zynq",18,17,26,1,0,1,1,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.mux_bus4 [\mux_bus4("zynq",27,4,1,0,2)(1,4...]
Compiling architecture xilinx of entity xfft_v9_0_8.arith_shift3 [\arith_shift3("zynq",24)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",4,9,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",-3,18,0,1,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_pe [\r22_pe("zynq",8,16,17,16,10,2,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",0,3,9,0)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",0,4,9,0)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",16,7,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",16,6,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_delay_mux [\r22_delay_mux("zynq",4,17,0,"me...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_delay_mux [\r22_delay_mux("zynq",4,17,0,"me...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",5,6,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",-3,6,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture synth of entity xfft_v9_0_8.r22_srl_memory [\r22_srl_memory("zynq",34,62,30,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_memory [\r22_memory("zynq",0,34,6,1,1,9,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf [\r22_bf("zynq",9,0,0,16,0,6,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_delay_mux [\r22_delay_mux("zynq",4,18,0,"me...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_delay_mux [\r22_delay_mux("zynq",4,18,0,"me...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",5,5,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",-1,5,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture synth of entity xfft_v9_0_8.r22_srl_memory [\r22_srl_memory("zynq",36,30,14,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_memory [\r22_memory("zynq",0,36,5,1,1,9,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf [\r22_bf("zynq",9,0,0,17,0,6,0,1,...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(7,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(7,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.adder [\adder("zynq",7,6,7,0,0,0,0,1)(1...]
Compiling architecture xilinx of entity xfft_v9_0_8.mux_bus4 [\mux_bus4("zynq",7,4,1,0,2)(1,4)...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",2,16,0,0,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.twgen_distmem [\twgen_distmem(6,17,1)\]
Compiling architecture xilinx of entity xfft_v9_0_8.twiddle_gen [\twiddle_gen("zynq",0,6,17,1)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_tw_gen [\r22_tw_gen("zynq",5,0,17,1)(1,4...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",4,7,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",-4,18,0,1,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_pe [\r22_pe("zynq",6,16,17,16,8,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",0,5,9,0)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",0,6,9,0)(1,...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",40,5,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",40,1,1,0,0,1,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",19,1,0,0,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",40,1,0,0,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",40,4,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",39,2,0,1,0,0,0...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(17,"0","0"...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(17...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.adder [\adder("zynq",16,16,17,0,1,0,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",16,16,0,1,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.mux_bus2 [\mux_bus2("zynq",16,1)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",16,17,0,1,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf_sp [\r22_bf_sp("zynq",0,0,16,2,0,0)(...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(18...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.adder [\adder("zynq",18,18,18,0,1,0,0,1...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",2,1,0,0,0,0,0)...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",8,1,0,0,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",8,18,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf_sp [\r22_bf_sp("zynq",0,0,17,2,1,0)(...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",28,5,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",28,1,0,0,0,0,0...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(5,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(5,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.adder [\adder("zynq",5,4,5,0,0,0,0,1)(1...]
Compiling architecture xilinx of entity xfft_v9_0_8.mux_bus4 [\mux_bus4("zynq",5,4,1,0,2)(1,4)...]
Compiling architecture xilinx of entity xfft_v9_0_8.twgen_distmem [\twgen_distmem(4,17,1)\]
Compiling architecture xilinx of entity xfft_v9_0_8.twiddle_gen [\twiddle_gen("zynq",0,4,17,1)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_tw_gen [\r22_tw_gen("zynq",3,0,17,1)(1,4...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",18,5,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",-28,18,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_pe [\r22_pe("zynq",4,16,17,16,6,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",0,7,9,0)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",0,8,9,0)(1,...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",22,3,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",22,1,1,0,0,1,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",7,1,0,0,0,0,0)...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",22,1,0,0,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",22,2,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",21,2,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",4,16,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf_sp [\r22_bf_sp("zynq",0,0,16,1,0,0)(...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",2,18,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf_sp [\r22_bf_sp("zynq",0,0,17,1,1,0)(...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",10,3,0,1,0,0,0...]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",10,1,0,0,0,0,0...]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(3,"0","0",...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(3,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.adder [\adder("zynq",3,2,3,0,0,0,0,1)(1...]
Compiling architecture xilinx of entity xfft_v9_0_8.mux_bus4 [\mux_bus4("zynq",3,4,1,0,2)(1,4)...]
Compiling architecture xilinx of entity xfft_v9_0_8.twgen_distmem [\twgen_distmem(2,17,1)\]
Compiling architecture xilinx of entity xfft_v9_0_8.twiddle_gen [\twiddle_gen("zynq",0,2,17,1)(1,...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_tw_gen [\r22_tw_gen("zynq",1,0,17,1)(1,4...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",6,3,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",-10,18,0,1,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_pe [\r22_pe("zynq",2,16,17,16,4,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",3,1,1,0,0,1,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",1,2,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",4,2,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",1,16,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_bf_sp [\r22_bf_sp("zynq",0,0,16,0,0,0)(...]
Compiling architecture xilinx of entity xfft_v9_0_8.arith_shift1 [\arith_shift1("zynq",17)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",5,1,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",3,1,0,1,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",0,18,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_pe [\r22_pe("zynq",0,16,17,16,2,0,0,...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",0,1,1,0,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",3,16,1,0,0,1,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_busy [\r22_busy("zynq")(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",1,1,1,0,0,1,0)...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(4,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.logic_gate [\logic_gate("zynq",4,0,"0111",1)...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE('1','0','0','0')\]
Compiling architecture xilinx of entity xfft_v9_0_8.cnt_sat [\cnt_sat("zynq",8)(1,4)\]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(5,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.logic_gate [\logic_gate("zynq",5,0,"00110",1...]
Compiling architecture xilinx of entity xfft_v9_0_8.cnt_sat [\cnt_sat("zynq",25)(1,4)\]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(6,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.logic_gate [\logic_gate("zynq",6,0,"010100",...]
Compiling architecture xilinx of entity xfft_v9_0_8.cnt_sat [\cnt_sat("zynq",43)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.logic_gate [\logic_gate("zynq",5,0,"01100",1...]
Compiling architecture xilinx of entity xfft_v9_0_8.cnt_sat [\cnt_sat("zynq",19)(1,4)\]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(2,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.logic_gate [\logic_gate("zynq",2,0,"00",1)(1...]
Compiling architecture xilinx of entity xfft_v9_0_8.cnt_sat [\cnt_sat("zynq",3)(1,4)\]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(3,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture xilinx of entity xfft_v9_0_8.logic_gate [\logic_gate("zynq",3,0,"000",1)(...]
Compiling architecture xilinx of entity xfft_v9_0_8.cnt_sat [\cnt_sat("zynq",7)(1,4)\]
Compiling architecture structural of entity c_reg_fd_v12_0_0.c_reg_fd_v12_0_0_viv [\c_reg_fd_v12_0_0_viv(9,(others ...]
Compiling architecture rtl of entity c_addsub_v12_0_7.c_addsub_v12_0_7_lut6_legacy [\c_addsub_v12_0_7_lut6_legacy(9,...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_fabric_legacy [\c_addsub_v12_0_7_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_legacy [\c_addsub_v12_0_7_legacy("zynq",...]
Compiling architecture synth of entity c_addsub_v12_0_7.c_addsub_v12_0_7_viv [\c_addsub_v12_0_7_viv(0,"zynq",0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1001000000001001000000000...]
Compiling architecture xilinx of entity xfft_v9_0_8.equ_rtl [\equ_rtl("zynq",0,0,9)(1,4)\]
Compiling architecture xilinx of entity xfft_v9_0_8.cnt_tc_rtl_a [\cnt_tc_rtl_a("zynq",9,0)(1,4)\]
Compiling architecture struct of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_legacy [\c_shift_ram_v12_0_7_legacy("zyn...]
Compiling architecture synth of entity c_shift_ram_v12_0_7.c_shift_ram_v12_0_7_viv [\c_shift_ram_v12_0_7_viv("zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",3,1,0,0,0,0,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_flow_ctrl [\r22_flow_ctrl("zynq",16,16,40,2...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_8.r22_cnt_ctrl [\r22_cnt_ctrl("zynq",1,1,9,0)(1,...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",3,9,0,1,0,0,0)...]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",2,1,1,0,0,1,0)...]
Compiling architecture xilinx of entity xfft_v9_0_8.shift_ram [\shift_ram("zynq",3,16,0,1,0,0,0...]
Compiling architecture xilinx of entity xfft_v9_0_8.xfft_v9_0_8_d [\xfft_v9_0_8_d("zynq",9,1,0,0,2,...]
Compiling architecture synth of entity xfft_v9_0_8.xfft_v9_0_8_core [\xfft_v9_0_8_core("zynq",1,9,3,0...]
Compiling architecture synth of entity xfft_v9_0_8.xfft_v9_0_8_viv [\xfft_v9_0_8_viv("zynq",16,32,32...]
Compiling architecture xilinx of entity xfft_v9_0_8.xfft_v9_0_8 [\xfft_v9_0_8("zynq",16,32,32,1,1...]
Compiling architecture realfft_xfft_0_0_arch of entity xil_defaultlib.RealFFT_xfft_0_0 [realfft_xfft_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.xlconstant [\xlconstant("1",1)(0,0)\]
Compiling architecture realfft_xlconstant_0_0_arch of entity xil_defaultlib.RealFFT_xlconstant_0_0 [realfft_xlconstant_0_0_default]
Compiling architecture structure of entity xil_defaultlib.RealFFT [realfft_default]
Compiling architecture structure of entity xil_defaultlib.RealFFT_wrapper [realfft_wrapper_default]
Compiling module xil_defaultlib.realfft_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot realfft_rtl_tb_behav
