

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Thu Oct  2 21:24:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  0.874 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %position"   --->   Operation 3 'read' 'position_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln0 = muxlogic i32 %position_read"   --->   Operation 4 'muxlogic' 'muxLogicFIFOData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] ( I:0.87ns O:0.87ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %position_c5, i32 %position_read"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 0.87> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln0 = muxlogic i32 %position_read"   --->   Operation 7 'muxlogic' 'muxLogicFIFOData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] ( I:0.87ns O:0.87ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %position_c4, i32 %position_read"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 0.87> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 9 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ position]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ position_c4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ position_c5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface) [ 00]
position_read                 (read         ) [ 00]
muxLogicFIFOData_to_write_ln0 (muxlogic     ) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
muxLogicFIFOData_to_write_ln0 (muxlogic     ) [ 00]
write_ln0                     (write        ) [ 00]
ret_ln0                       (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="position">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="position"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="position_c4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="position_c4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="position_c5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="position_c5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="position_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="position_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="write_ln0_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln0_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="muxLogicFIFOData_to_write_ln0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="muxLogicFIFOData_to_write_ln0_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="22" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="24" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="26" pin="2"/><net_sink comp="32" pin=2"/></net>

<net id="45"><net_src comp="24" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="26" pin="2"/><net_sink comp="40" pin=2"/></net>

<net id="51"><net_src comp="26" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="26" pin="2"/><net_sink comp="52" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: position_c4 | {1 }
	Port: position_c5 | {1 }
 - Input state : 
	Port: entry_proc : position | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|   read   |       position_read_read_fu_26      |
|----------|-------------------------------------|
|   write  |        write_ln0_write_fu_32        |
|          |        write_ln0_write_fu_40        |
|----------|-------------------------------------|
| muxlogic | muxLogicFIFOData_to_write_ln0_fu_48 |
|          | muxLogicFIFOData_to_write_ln0_fu_52 |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
