m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/simulation/modelsim
vreg_file
!s110 1676039201
!i10b 1
!s100 >HNdjoKiceYe0^ZUTbZ1M2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IeW94CBiOBlRCmBe_H@MN?3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1675700890
8D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/reg_file.v
FD:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/reg_file.v
!i122 0
L0 4 33
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1676039201.000000
!s107 D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/reg_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg|D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/reg_file.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work {+incdir+D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg}
Z6 tCvgOpt 0
vreg_file_tb
!s110 1676039202
!i10b 1
!s100 NoG^PBBZ4ZP?^S@djkVXm0
R1
I9?a:QHShY=@CF72LC?E=N1
R2
R0
w1675965595
8D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/reg_file_tb.v
FD:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/reg_file_tb.v
!i122 1
L0 3 32
R3
r1
!s85 0
31
!s108 1676039202.000000
!s107 D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/reg_file_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg|D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/reg/reg_file_tb.v|
!i113 1
R4
R5
R6
