Analysis & Synthesis report for VexRiscv
Thu Dec 23 23:34:59 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|jtag_tap_fsm_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for VexRiscv_FullCfu:VexRiscv1
 18. Source assignments for VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache
 19. Source assignments for VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_u2n1:auto_generated
 20. Source assignments for VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_u2n1:auto_generated
 21. Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_83q1:auto_generated
 22. Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s5q1:auto_generated
 23. Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s5q1:auto_generated
 24. Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s5q1:auto_generated
 25. Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s5q1:auto_generated
 26. Source assignments for VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_m8q1:auto_generated
 27. Source assignments for VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_83q1:auto_generated
 28. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0
 29. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_1
 30. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0
 31. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0
 32. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0
 33. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0
 34. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0
 35. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0
 36. Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1"
 39. Port Connectivity Checks: "VexRiscv_FullCfu:VexRiscv1|StreamFork:streamFork_1"
 40. Port Connectivity Checks: "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"
 41. Port Connectivity Checks: "VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 23 23:34:58 2021           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; VexRiscv                                        ;
; Top-level Entity Name           ; VexRiscv                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1932                                            ;
; Total pins                      ; 386                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 73,216                                          ;
; Total DSP Blocks                ; 4                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VexRiscv           ; VexRiscv           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; VexRiscv.v                       ; yes             ; Auto-Found Verilog HDL File  ; /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v                              ;         ;
; Cfu.v                            ; yes             ; Auto-Found Verilog HDL File  ; /home/khyam/Downloads/qsys/test_cfu/Cfu.v                                   ;         ;
; VexRiscv_FullCfu.v               ; yes             ; Auto-Found Verilog HDL File  ; /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /tools/intelfpga_18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_u2n1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/khyam/Downloads/qsys/test_cfu/db/altsyncram_u2n1.tdf                  ;         ;
; db/altsyncram_83q1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/khyam/Downloads/qsys/test_cfu/db/altsyncram_83q1.tdf                  ;         ;
; db/altsyncram_s5q1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/khyam/Downloads/qsys/test_cfu/db/altsyncram_s5q1.tdf                  ;         ;
; db/altsyncram_m8q1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/khyam/Downloads/qsys/test_cfu/db/altsyncram_m8q1.tdf                  ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1586      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2329      ;
;     -- 7 input functions                    ; 17        ;
;     -- 6 input functions                    ; 479       ;
;     -- 5 input functions                    ; 457       ;
;     -- 4 input functions                    ; 414       ;
;     -- <=3 input functions                  ; 962       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1932      ;
;                                             ;           ;
; I/O pins                                    ; 386       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 73216     ;
;                                             ;           ;
; Total DSP Blocks                            ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2008      ;
; Total fan-out                               ; 20005     ;
; Average fan-out                             ; 3.84      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name      ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |VexRiscv                                        ; 2329 (1)            ; 1932 (0)                  ; 73216             ; 4          ; 386  ; 0            ; |VexRiscv                                                                                                                                ; VexRiscv         ; work         ;
;    |Cfu:Cfu|                                     ; 77 (77)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VexRiscv|Cfu:Cfu                                                                                                                        ; Cfu              ; work         ;
;    |VexRiscv_FullCfu:VexRiscv1|                  ; 2251 (2012)         ; 1932 (1512)               ; 73216             ; 4          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1                                                                                                     ; VexRiscv_FullCfu ; work         ;
;       |DataCache:dataCache_1|                    ; 129 (129)           ; 101 (101)                 ; 35584             ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1                                                                               ; DataCache        ; work         ;
;          |altsyncram:ways_0_data_symbol0_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s5q1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s5q1:auto_generated           ; altsyncram_s5q1  ; work         ;
;          |altsyncram:ways_0_data_symbol1_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s5q1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s5q1:auto_generated           ; altsyncram_s5q1  ; work         ;
;          |altsyncram:ways_0_data_symbol2_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s5q1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s5q1:auto_generated           ; altsyncram_s5q1  ; work         ;
;          |altsyncram:ways_0_data_symbol3_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_s5q1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s5q1:auto_generated           ; altsyncram_s5q1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                                                  ; altsyncram       ; work         ;
;             |altsyncram_83q1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_83q1:auto_generated                   ; altsyncram_83q1  ; work         ;
;       |InstructionCache:IBusCachedPlugin_cache|  ; 43 (43)             ; 104 (104)                 ; 35584             ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache                                                             ; InstructionCache ; work         ;
;          |altsyncram:banks_0_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0                                    ; altsyncram       ; work         ;
;             |altsyncram_m8q1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_m8q1:auto_generated     ; altsyncram_m8q1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_83q1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 2816              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_83q1:auto_generated ; altsyncram_83q1  ; work         ;
;       |JtagBridge:jtagBridge_1|                  ; 51 (47)             ; 135 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1                                                                             ; JtagBridge       ; work         ;
;          |FlowCCByToggle:flowCCByToggle_1|       ; 4 (4)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|FlowCCByToggle:flowCCByToggle_1                                             ; FlowCCByToggle   ; work         ;
;             |BufferCC:inputArea_target_buffercc| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|FlowCCByToggle:flowCCByToggle_1|BufferCC:inputArea_target_buffercc          ; BufferCC         ; work         ;
;       |StreamFork:streamFork_1|                  ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|StreamFork:streamFork_1                                                                             ; StreamFork       ; work         ;
;       |SystemDebugger:systemDebugger_1|          ; 13 (13)             ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1                                                                     ; SystemDebugger   ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_0|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0                                                              ; altsyncram       ; work         ;
;          |altsyncram_u2n1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_u2n1:auto_generated                               ; altsyncram_u2n1  ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_1|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_1                                                              ; altsyncram       ; work         ;
;          |altsyncram_u2n1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_u2n1:auto_generated                               ; altsyncram_u2n1  ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s5q1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s5q1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s5q1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s5q1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_83q1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_m8q1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_83q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None ;
; VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_u2n1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|jtag_tap_fsm_state                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; jtag_tap_fsm_state.1111 ; jtag_tap_fsm_state.1110 ; jtag_tap_fsm_state.1101 ; jtag_tap_fsm_state.1100 ; jtag_tap_fsm_state.1011 ; jtag_tap_fsm_state.1010 ; jtag_tap_fsm_state.1001 ; jtag_tap_fsm_state.1000 ; jtag_tap_fsm_state.0111 ; jtag_tap_fsm_state.0110 ; jtag_tap_fsm_state.0101 ; jtag_tap_fsm_state.0100 ; jtag_tap_fsm_state.0011 ; jtag_tap_fsm_state.0010 ; jtag_tap_fsm_state.0001 ; jtag_tap_fsm_state.0000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; jtag_tap_fsm_state.0000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; jtag_tap_fsm_state.0001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; jtag_tap_fsm_state.0010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1011 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1100 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1101 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1110 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1111 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[5]   ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[6]   ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[7]   ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]   ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]   ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[10]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[12]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[14]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[31]  ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0] ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1] ; yes                                                              ; yes                                        ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 30                                                  ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal                                                                                                    ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_s1_tightlyCoupledHit                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_s2_tightlyCoupledHit                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|dataCache_1_io_mem_cmd_rData_last                                       ; Stuck at VCC due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND[0]                         ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|system_rsp_payload_error                        ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|loader_waysAllocator[0]                           ; Stuck at VCC due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_mmuRsp_refilling                           ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_mmuRsp_exception                           ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_mmuRsp_allowWrite                          ; Stuck at VCC due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_mmuRsp_allowRead                           ; Stuck at VCC due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_mmuRsp_isPaging                            ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageA_wayInvalidate[0]                           ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_isPaging     ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_allowExecute ; Stuck at VCC due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_exception    ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_refilling    ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_wayInvalidate[0]                           ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|dataCache_1_io_mem_cmd_s2mPipe_rData_last                               ; Stuck at VCC due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_MUL_HH[33]                                          ; Lost fanout                                                                                                           ;
; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MUL_HH[33]                                            ; Lost fanout                                                                                                           ;
; VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_MUL_HH[32]                                          ; Lost fanout                                                                                                           ;
; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MUL_HH[32]                                            ; Lost fanout                                                                                                           ;
; VexRiscv_FullCfu:VexRiscv1|CsrPlugin_interrupt_code[0]                                             ; Merged with VexRiscv_FullCfu:VexRiscv1|CsrPlugin_interrupt_code[1]                                                    ;
; VexRiscv_FullCfu:VexRiscv1|CsrPlugin_interrupt_targetPrivilege[0,1]                                ; Merged with VexRiscv_FullCfu:VexRiscv1|CsrPlugin_interrupt_code[1]                                                    ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]         ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[5]  ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]         ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[6]  ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]         ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[7]  ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]         ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[8]  ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]         ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[9]  ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[10] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[11] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[12] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[13] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[14] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[15] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[16] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[17] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[18] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[19] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[20] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[21] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[22] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[23] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[24] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[25] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[26] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[27] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[28] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[29] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[30] ;
; VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]        ; Merged with VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[31] ;
; VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_MEMORY_WR                                           ; Merged with VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_request_wr                                        ;
; VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_INSTRUCTION[13]                                     ; Merged with VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_request_size[1]                                   ;
; VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_INSTRUCTION[12]                                     ; Merged with VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_request_size[0]                                   ;
; VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|jtag_tap_bypass                                 ; Merged with VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|_zz_io_input_payload_fragment_1                        ;
; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MEMORY_WR                                             ; Merged with VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageA_request_wr                                        ;
; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_INSTRUCTION[13]                                       ; Merged with VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageA_request_size[1]                                   ;
; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_INSTRUCTION[12]                                       ; Merged with VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageA_request_size[0]                                   ;
; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MUL_LH[33]                                            ; Merged with VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MUL_LH[32]                                                   ;
; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MUL_HL[33]                                            ; Merged with VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MUL_HL[32]                                                   ;
; VexRiscv_FullCfu:VexRiscv1|decode_to_execute_IS_RS2_SIGNED                                         ; Merged with VexRiscv_FullCfu:VexRiscv1|decode_to_execute_IS_RS1_SIGNED                                                ;
; VexRiscv_FullCfu:VexRiscv1|_zz_8                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|loader_killReg                                    ; Stuck at GND due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|CsrPlugin_interrupt_code[1]                                             ; Stuck at VCC due to stuck port data_in                                                                                ;
; VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|jtag_tap_fsm_state~2                            ; Lost fanout                                                                                                           ;
; VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|jtag_tap_fsm_state~3                            ; Lost fanout                                                                                                           ;
; VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|jtag_tap_fsm_state~4                            ; Lost fanout                                                                                                           ;
; VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|jtag_tap_fsm_state~5                            ; Lost fanout                                                                                                           ;
; VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_MUL_LOW[51]                                         ; Merged with VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_MUL_LOW[50]                                                ;
; VexRiscv_FullCfu:VexRiscv1|decode_to_execute_INSTRUCTION[12]                                       ; Merged with VexRiscv_FullCfu:VexRiscv1|decode_to_execute_ALU_BITWISE_CTRL[1]                                          ;
; VexRiscv_FullCfu:VexRiscv1|decode_to_execute_MEMORY_WR                                             ; Merged with VexRiscv_FullCfu:VexRiscv1|decode_to_execute_INSTRUCTION[5]                                               ;
; Total Number of Removed Registers = 72                                                             ;                                                                                                                       ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                     ;
+--------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+--------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; VexRiscv_FullCfu:VexRiscv1|dataCache_1_io_mem_cmd_rData_last             ; Stuck at VCC              ; VexRiscv_FullCfu:VexRiscv1|dataCache_1_io_mem_cmd_s2mPipe_rData_last     ;
;                                                                          ; due to stuck port data_in ;                                                                          ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageA_wayInvalidate[0] ; Stuck at GND              ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_wayInvalidate[0] ;
;                                                                          ; due to stuck port data_in ;                                                                          ;
; VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_MUL_HH[33]                ; Lost Fanouts              ; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MUL_HH[33]                  ;
; VexRiscv_FullCfu:VexRiscv1|memory_to_writeBack_MUL_HH[32]                ; Lost Fanouts              ; VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MUL_HH[32]                  ;
+--------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1932  ;
; Number of registers using Synchronous Clear  ; 166   ;
; Number of registers using Synchronous Load   ; 571   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1685  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; Register Name                                                                                   ; Megafunction                                                                         ; Type ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; VexRiscv_FullCfu:VexRiscv1|_zz_RegFilePlugin_regFile_port0[0..31]                               ; VexRiscv_FullCfu:VexRiscv1|RegFilePlugin_regFile_rtl_0                               ; RAM  ;
; VexRiscv_FullCfu:VexRiscv1|_zz_RegFilePlugin_regFile_port1[0..31]                               ; VexRiscv_FullCfu:VexRiscv1|RegFilePlugin_regFile_rtl_1                               ; RAM  ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|_zz_ways_0_tags_port0[0..21]                   ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_tags_rtl_0                   ; RAM  ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|_zz_ways_0_datasymbol_read[0..7]               ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0           ; RAM  ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_1[0..7]             ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0           ; RAM  ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_2[0..7]             ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0           ; RAM  ;
; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_3[0..7]             ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0           ; RAM  ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|_zz_banks_0_port1[0..31]     ; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0     ; RAM  ;
; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[0..21] ; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|jtag_tap_instruction[1]                          ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|_zz_jtag_tap_tdoDr_1[32]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DebugPlugin_busReadDataReg[24]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_minstret[0]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_minstret[40]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|execute_to_memory_SHIFT_RIGHT[16]                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|execute_to_memory_SHIFT_RIGHT[4]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_fetchPc_pcReg[0]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_fetchPc_pcReg[4]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_mepc[1]                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|_zz_jtag_tap_tdoDr[9]                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|_zz_jtag_tap_tdoDr[23]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_mie_MSIE                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_misa_extensions[6]                                             ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_misa_extensions[22]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|_zz_CsrPlugin_csrMapping_readDataInit[13]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|memory_DivPlugin_rs1[3]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[0]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_mtval[1]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|execute_to_memory_MEMORY_STORE_DATA_RF[25]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_mcause_exceptionCode[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_interrupt_code[3]                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1|dispatcher_counter[0]                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|memory_DivPlugin_div_counter_value[4]                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|stageB_flusher_counter[0]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|memory_DivPlugin_accumulator[10]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|execute_to_memory_SHIFT_RIGHT[1]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_mstatus_MPP[0]                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|decode_to_execute_RS2[1]                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|decode_to_execute_RS1[15]                                                ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|switch_Fetcher_l362[0]                                                   ;
; 9:1                ; 20 bits   ; 120 LEs       ; 100 LEs              ; 20 LEs                 ; Yes        ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_fetchPc_pcReg[23]                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|Mux30                                                                    ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|Mux120                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|Mux126                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|ShiftRight0                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|ShiftRight0                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|ShiftRight0                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|Mux91                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|Mux72                                                                    ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |VexRiscv|Cfu:Cfu|rsp_payload_outputs_0[31]                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |VexRiscv|Cfu:Cfu|rsp_payload_outputs_0[1]                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|_zz_CsrPlugin_csrMapping_writeDataSignal[4]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|_zz_memory_DivPlugin_div_result_3                                        ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|ShiftRight0                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|execute_BranchPlugin_branch_src2[14]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|execute_BranchPlugin_branch_src2[4]                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|Selector36                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|HazardSimplePlugin_writeBackWrites_payload_data[15]                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_iBusRsp_stages_0_input_payload[7]                       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|HazardSimplePlugin_writeBackWrites_payload_data[1]                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|_zz_decode_RS2_1[12]                                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |VexRiscv|VexRiscv_FullCfu:VexRiscv1|HazardSimplePlugin_writeBackWrites_payload_data[19]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1                                                  ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
+------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache ;
+-------------------+-------+------+--------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                     ;
+-------------------+-------+------+--------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[31]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[30]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[29]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[28]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[27]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[26]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[25]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[24]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[23]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[22]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[21]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[20]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[19]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[18]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[17]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[16]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[15]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[14]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[13]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[12]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[11]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[10]                                 ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[9]                                  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[8]                                  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[7]                                  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[6]                                  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[5]                                  ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[2]                                ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[0]                                ;
+-------------------+-------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_83q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s5q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s5q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s5q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s5q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_m8q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_83q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 22                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 22                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_83q1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s5q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s5q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s5q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s5q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_m8q1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 22                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 22                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_83q1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                               ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_1                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 22                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 22                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 22                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 22                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1"                                                      ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_mem_cmd_payload_address[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_address[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_size           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv_FullCfu:VexRiscv1|StreamFork:streamFork_1"                                                          ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_outputs_0_payload_uncached ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_payload_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_payload_mask     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_uncached ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_size     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1"                                                                ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_memory_mmuRsp_isPaging     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuRsp_allowRead    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_allowWrite   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_allowExecute ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_exception    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuRsp_refilling    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isUser           ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isWrite          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_keepMemRspData   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_exclusiveOk      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache"                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_prefetch_pc[1..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_data[31..25]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_data[14..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuRsp_isPaging     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuRsp_allowRead    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_allowWrite   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_allowExecute ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_exception    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuRsp_refilling    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_physicalAddress     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_decode_isUser             ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_mem_cmd_payload_size          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1932                        ;
;     ENA               ; 1095                        ;
;     ENA SCLR          ; 92                          ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 466                         ;
;     SCLR              ; 39                          ;
;     SCLR SLD          ; 3                           ;
;     SLD               ; 70                          ;
;     plain             ; 135                         ;
; arriav_lcell_comb     ; 2330                        ;
;     arith             ; 484                         ;
;         1 data inputs ; 228                         ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 76                          ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 1763                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 99                          ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 239                         ;
;         4 data inputs ; 412                         ;
;         5 data inputs ; 381                         ;
;         6 data inputs ; 479                         ;
;     shared            ; 66                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 24                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 386                         ;
; stratixv_ram_block    ; 172                         ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 4.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Dec 23 23:34:41 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VexRiscv -c VexRiscv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file VexRiscv.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VexRiscv File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 1
Info (12127): Elaborating entity "VexRiscv" for the top level hierarchy
Warning (12125): Using design file Cfu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Cfu File: /home/khyam/Downloads/qsys/test_cfu/Cfu.v Line: 17
Info (12128): Elaborating entity "Cfu" for hierarchy "Cfu:Cfu" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 94
Warning (10890): Verilog HDL Attribute warning at VexRiscv_FullCfu.v(626): overriding existing value for attribute "syn_keep" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
Warning (10890): Verilog HDL Attribute warning at VexRiscv_FullCfu.v(688): overriding existing value for attribute "syn_keep" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
Warning (10890): Verilog HDL Attribute warning at VexRiscv_FullCfu.v(758): overriding existing value for attribute "syn_keep" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
Warning (10335): Unrecognized synthesis attribute "ram_style" at VexRiscv_FullCfu.v(1660) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1660
Warning (10335): Unrecognized synthesis attribute "async_reg" at VexRiscv_FullCfu.v(6547) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6547
Warning (10335): Unrecognized synthesis attribute "async_reg" at VexRiscv_FullCfu.v(6548) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6548
Warning (10335): Unrecognized synthesis attribute "async_reg" at VexRiscv_FullCfu.v(6549) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6549
Warning (10335): Unrecognized synthesis attribute "ram_style" at VexRiscv_FullCfu.v(7112) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7112
Warning (10335): Unrecognized synthesis attribute "ram_style" at VexRiscv_FullCfu.v(7113) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7113
Warning (10335): Unrecognized synthesis attribute "ram_style" at VexRiscv_FullCfu.v(7114) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7114
Warning (10335): Unrecognized synthesis attribute "ram_style" at VexRiscv_FullCfu.v(7115) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7115
Warning (10335): Unrecognized synthesis attribute "ram_style" at VexRiscv_FullCfu.v(7116) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7116
Warning (10890): Verilog HDL Attribute warning at VexRiscv_FullCfu.v(7785): overriding existing value for attribute "syn_keep" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7785
Warning (10890): Verilog HDL Attribute warning at VexRiscv_FullCfu.v(7800): overriding existing value for attribute "syn_keep" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7800
Warning (10335): Unrecognized synthesis attribute "ram_style" at VexRiscv_FullCfu.v(7842) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7842
Warning (10335): Unrecognized synthesis attribute "ram_style" at VexRiscv_FullCfu.v(7843) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7843
Warning (10335): Unrecognized synthesis attribute "async_reg" at VexRiscv_FullCfu.v(8109) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 8109
Warning (10335): Unrecognized synthesis attribute "async_reg" at VexRiscv_FullCfu.v(8110) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 8110
Warning (12125): Using design file VexRiscv_FullCfu.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project
    Info (12023): Found entity 1: VexRiscv_FullCfu File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 69
    Info (12023): Found entity 2: SystemDebugger File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6437
    Info (12023): Found entity 3: JtagBridge File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6523
    Info (12023): Found entity 4: StreamFork File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6814
    Info (12023): Found entity 5: DataCache File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6903
    Info (12023): Found entity 6: InstructionCache File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7734
    Info (12023): Found entity 7: FlowCCByToggle File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 8038
    Info (12023): Found entity 8: BufferCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 8103
Info (12128): Elaborating entity "VexRiscv_FullCfu" for hierarchy "VexRiscv_FullCfu:VexRiscv1" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 176
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(522): object "writeBack_CfuPlugin_CFU_IN_FLIGHT" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 522
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(590): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 590
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(716): object "decode_arbitration_isMoving" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 716
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(717): object "decode_arbitration_isFiring" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 717
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(727): object "execute_arbitration_isMoving" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 727
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(728): object "execute_arbitration_isFiring" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 728
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(738): object "memory_arbitration_isMoving" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 738
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(739): object "memory_arbitration_isFiring" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 739
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(749): object "writeBack_arbitration_isMoving" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 749
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(751): object "lastStageInstruction" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 751
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(752): object "lastStagePc" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 752
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(753): object "lastStageIsValid" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 753
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(754): object "lastStageIsFiring" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 754
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(760): object "IBusCachedPlugin_decodePrediction_rsp_wasWrong" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 760
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(762): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 762
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(763): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 763
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(764): object "IBusCachedPlugin_pcValids_3" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 764
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(768): object "IBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 768
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(769): object "IBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 769
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(771): object "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 771
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(781): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 781
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(796): object "DBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 796
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(797): object "DBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 797
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(799): object "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 799
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(809): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 809
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(829): object "CsrPlugin_csrMapping_hazardFree" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 829
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(830): object "CsrPlugin_inWfi" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 830
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(834): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 834
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(835): object "CsrPlugin_exceptionPendings_1" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 835
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(836): object "CsrPlugin_exceptionPendings_2" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 836
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(837): object "CsrPlugin_exceptionPendings_3" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 837
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(839): object "contextSwitching" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 839
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(847): object "CsrPlugin_allowEbreakException" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 847
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(872): object "IBusCachedPlugin_fetchPc_corrected" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 872
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(890): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 890
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(951): object "iBus_cmd_payload_size" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 951
Warning (10858): Verilog HDL warning at VexRiscv_FullCfu.v(955): object _zz_IBusCachedPlugin_rspCounter used but never assigned File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 955
Warning (10858): Verilog HDL warning at VexRiscv_FullCfu.v(1003): object _zz_DBusCachedPlugin_rspCounter used but never assigned File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1003
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1167): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1167
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1182): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1182
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1201): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1201
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1255): object "DebugPlugin_secondCycle" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1255
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1527): object "dbus_axi_b_payload_resp" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1527
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1532): object "dbus_axi_r_payload_last" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1532
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1548): object "streamFork_1_io_outputs_0_thrown_payload_uncached" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1548
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1550): object "streamFork_1_io_outputs_0_thrown_payload_data" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1550
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1551): object "streamFork_1_io_outputs_0_thrown_payload_mask" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1551
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1553): object "streamFork_1_io_outputs_0_thrown_payload_last" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1553
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1557): object "streamFork_1_io_outputs_1_thrown_payload_wr" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1557
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1558): object "streamFork_1_io_outputs_1_thrown_payload_uncached" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1558
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1559): object "streamFork_1_io_outputs_1_thrown_payload_address" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1559
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1562): object "streamFork_1_io_outputs_1_thrown_payload_size" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1562
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1571): object "decode_CfuPlugin_CFU_INPUT_2_KIND_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1571
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1572): object "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1572
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1573): object "_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1573
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1574): object "_zz_decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1574
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1575): object "_zz_memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1575
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1576): object "_zz_memory_to_writeBack_ENV_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1576
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1577): object "_zz_execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1577
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1578): object "_zz_execute_to_memory_ENV_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1578
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1579): object "decode_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1579
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1580): object "_zz_decode_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1580
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1581): object "_zz_decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1581
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1582): object "_zz_decode_to_execute_ENV_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1582
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1583): object "_zz_decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1583
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1584): object "_zz_decode_to_execute_BRANCH_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1584
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1585): object "_zz_execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1585
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1586): object "_zz_execute_to_memory_SHIFT_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1586
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1587): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1587
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1588): object "_zz_decode_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1588
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1589): object "_zz_decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1589
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1590): object "_zz_decode_to_execute_SHIFT_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1590
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1591): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1591
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1592): object "_zz_decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1592
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1593): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1593
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1594): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1594
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1595): object "decode_SRC2_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1595
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1596): object "_zz_decode_SRC2_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1596
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1597): object "_zz_decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1597
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1598): object "_zz_decode_to_execute_SRC2_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1598
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1599): object "decode_ALU_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1599
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1600): object "_zz_decode_ALU_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1600
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1601): object "_zz_decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1601
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1602): object "_zz_decode_to_execute_ALU_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1602
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1603): object "decode_SRC1_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1603
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1604): object "_zz_decode_SRC1_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1604
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1605): object "_zz_decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1605
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1606): object "_zz_decode_to_execute_SRC1_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1606
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1607): object "execute_CfuPlugin_CFU_INPUT_2_KIND_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1607
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1608): object "_zz_execute_CfuPlugin_CFU_INPUT_2_KIND_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1608
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1609): object "memory_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1609
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1610): object "_zz_memory_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1610
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1611): object "execute_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1611
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1612): object "_zz_execute_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1612
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1613): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1613
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1614): object "_zz_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1614
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1615): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1615
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1616): object "_zz_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1616
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1617): object "memory_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1617
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1618): object "_zz_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1618
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1619): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1619
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1620): object "_zz_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1620
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1621): object "execute_SRC2_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1621
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1622): object "_zz_execute_SRC2_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1622
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1623): object "execute_SRC1_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1623
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1624): object "_zz_execute_SRC1_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1624
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1625): object "execute_ALU_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1625
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1626): object "_zz_execute_ALU_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1626
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1627): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1627
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1628): object "_zz_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1628
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1629): object "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1629
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1630): object "_zz_decode_ENV_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1630
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1631): object "_zz_decode_BRANCH_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1631
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1632): object "_zz_decode_SHIFT_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1632
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1633): object "_zz_decode_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1633
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1634): object "_zz_decode_SRC2_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1634
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1635): object "_zz_decode_ALU_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1635
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1636): object "_zz_decode_SRC1_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1636
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1637): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1637
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1638): object "_zz_decode_BRANCH_CTRL_1_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1638
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1639): object "_zz_decode_SRC1_CTRL_2_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1639
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1640): object "_zz_decode_ALU_CTRL_2_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1640
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1641): object "_zz_decode_SRC2_CTRL_2_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1641
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1642): object "_zz_decode_ALU_BITWISE_CTRL_2_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1642
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1643): object "_zz_decode_SHIFT_CTRL_2_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1643
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1644): object "_zz_decode_BRANCH_CTRL_2_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1644
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1645): object "_zz_decode_ENV_CTRL_2_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1645
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1646): object "_zz_decode_CfuPlugin_CFU_INPUT_2_KIND_8_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1646
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1647): object "decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1647
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1648): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1648
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1649): object "decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1649
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1650): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1650
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1651): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1651
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1652): object "execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1652
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1653): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1653
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1654): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1654
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1655): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1655
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1656): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1656
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(1657): object "decode_to_execute_CfuPlugin_CFU_INPUT_2_KIND_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1657
Info (10264): Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4124): all case item expressions in this case statement are onehot File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 4124
Info (10264): Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4138): all case item expressions in this case statement are onehot File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 4138
Info (10264): Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4919): all case item expressions in this case statement are onehot File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 4919
Info (10264): Verilog HDL Case Statement information at VexRiscv_FullCfu.v(4933): all case item expressions in this case statement are onehot File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 4933
Info (12128): Elaborating entity "InstructionCache" for hierarchy "VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 1993
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7797): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7797
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7799): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7799
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7829): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7829
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7831): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7831
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7832): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7832
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7836): object "decodeStage_mmuRsp_bypassTranslation" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7836
Info (12128): Elaborating entity "DataCache" for hierarchy "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 2055
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6976): object "haltCpu" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6976
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6985): object "tagsWriteLastCmd_valid" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6985
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6986): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6986
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6987): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6987
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6988): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6988
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6989): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6989
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6990): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6990
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7018): object "stage0_isAmo" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7018
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7025): object "stageA_isAmo" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7025
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7026): object "stageA_isLrsc" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7026
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7037): object "stageB_request_totalyConsistent" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7037
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7045): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7045
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7048): object "stageB_mmuRsp_bypassTranslation" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7048
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7050): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7050
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(7052): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 7052
Warning (10034): Output port "io_cpu_writeBack_exclusiveOk" at VexRiscv_FullCfu.v(6945) has no driver File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6945
Info (12128): Elaborating entity "StreamFork" for hierarchy "VexRiscv_FullCfu:VexRiscv1|StreamFork:streamFork_1" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 2086
Info (12128): Elaborating entity "JtagBridge" for hierarchy "VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 2102
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6572): object "jtag_tap_fsm_stateNext_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6572
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6573): object "jtag_tap_fsm_state_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6573
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_FullCfu.v(6574): object "_zz_jtag_tap_fsm_stateNext_string" assigned a value but never read File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6574
Info (10264): Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6662): all case item expressions in this case statement are onehot File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6662
Info (10264): Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6717): all case item expressions in this case statement are onehot File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6717
Warning (10230): Verilog HDL assignment warning at VexRiscv_FullCfu.v(6773): truncated value with size 5 to match size of target (4) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6773
Warning (10230): Verilog HDL assignment warning at VexRiscv_FullCfu.v(6779): truncated value with size 5 to match size of target (4) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6779
Info (10264): Verilog HDL Case Statement information at VexRiscv_FullCfu.v(6768): all case item expressions in this case statement are onehot File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6768
Warning (10230): Verilog HDL assignment warning at VexRiscv_FullCfu.v(6786): truncated value with size 33 to match size of target (32) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6786
Warning (10230): Verilog HDL assignment warning at VexRiscv_FullCfu.v(6802): truncated value with size 35 to match size of target (34) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6802
Info (12128): Elaborating entity "FlowCCByToggle" for hierarchy "VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|FlowCCByToggle:flowCCByToggle_1" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6589
Info (12128): Elaborating entity "BufferCC" for hierarchy "VexRiscv_FullCfu:VexRiscv1|JtagBridge:jtagBridge_1|FlowCCByToggle:flowCCByToggle_1|BufferCC:inputArea_target_buffercc" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 8068
Info (12128): Elaborating entity "SystemDebugger" for hierarchy "VexRiscv_FullCfu:VexRiscv1|SystemDebugger:systemDebugger_1" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 2122
Warning (10230): Verilog HDL assignment warning at VexRiscv_FullCfu.v(6513): truncated value with size 9 to match size of target (8) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6513
Warning (10230): Verilog HDL assignment warning at VexRiscv_FullCfu.v(6515): truncated value with size 68 to match size of target (67) File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 6515
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|RegFilePlugin_regFile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv_FullCfu:VexRiscv1|altsyncram:RegFilePlugin_regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf
    Info (12023): Found entity 1: altsyncram_u2n1 File: /home/khyam/Downloads/qsys/test_cfu/db/altsyncram_u2n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83q1.tdf
    Info (12023): Found entity 1: altsyncram_83q1 File: /home/khyam/Downloads/qsys/test_cfu/db/altsyncram_83q1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv_FullCfu:VexRiscv1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5q1.tdf
    Info (12023): Found entity 1: altsyncram_s5q1 File: /home/khyam/Downloads/qsys/test_cfu/db/altsyncram_s5q1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv_FullCfu:VexRiscv1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m8q1.tdf
    Info (12023): Found entity 1: altsyncram_m8q1 File: /home/khyam/Downloads/qsys/test_cfu/db/altsyncram_m8q1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "iBusAxi_ar_payload_addr[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 9
    Warning (13410): Pin "iBusAxi_ar_payload_addr[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 9
    Warning (13410): Pin "iBusAxi_ar_payload_addr[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 9
    Warning (13410): Pin "iBusAxi_ar_payload_addr[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 9
    Warning (13410): Pin "iBusAxi_ar_payload_addr[4]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 9
    Warning (13410): Pin "iBusAxi_ar_payload_id[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 10
    Warning (13410): Pin "iBusAxi_ar_payload_region[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 11
    Warning (13410): Pin "iBusAxi_ar_payload_region[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 11
    Warning (13410): Pin "iBusAxi_ar_payload_region[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 11
    Warning (13410): Pin "iBusAxi_ar_payload_region[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 11
    Warning (13410): Pin "iBusAxi_ar_payload_len[0]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 12
    Warning (13410): Pin "iBusAxi_ar_payload_len[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 12
    Warning (13410): Pin "iBusAxi_ar_payload_len[2]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 12
    Warning (13410): Pin "iBusAxi_ar_payload_len[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 12
    Warning (13410): Pin "iBusAxi_ar_payload_len[4]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 12
    Warning (13410): Pin "iBusAxi_ar_payload_len[5]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 12
    Warning (13410): Pin "iBusAxi_ar_payload_len[6]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 12
    Warning (13410): Pin "iBusAxi_ar_payload_len[7]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 12
    Warning (13410): Pin "iBusAxi_ar_payload_size[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 13
    Warning (13410): Pin "iBusAxi_ar_payload_size[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 13
    Warning (13410): Pin "iBusAxi_ar_payload_size[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 13
    Warning (13410): Pin "iBusAxi_ar_payload_burst[0]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 14
    Warning (13410): Pin "iBusAxi_ar_payload_burst[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 14
    Warning (13410): Pin "iBusAxi_ar_payload_lock[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 15
    Warning (13410): Pin "iBusAxi_ar_payload_cache[0]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 16
    Warning (13410): Pin "iBusAxi_ar_payload_cache[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 16
    Warning (13410): Pin "iBusAxi_ar_payload_cache[2]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 16
    Warning (13410): Pin "iBusAxi_ar_payload_cache[3]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 16
    Warning (13410): Pin "iBusAxi_ar_payload_qos[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 17
    Warning (13410): Pin "iBusAxi_ar_payload_qos[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 17
    Warning (13410): Pin "iBusAxi_ar_payload_qos[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 17
    Warning (13410): Pin "iBusAxi_ar_payload_qos[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 17
    Warning (13410): Pin "iBusAxi_ar_payload_prot[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 18
    Warning (13410): Pin "iBusAxi_ar_payload_prot[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 18
    Warning (13410): Pin "iBusAxi_ar_payload_prot[2]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 18
    Warning (13410): Pin "iBusAxi_r_ready" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 20
    Warning (13410): Pin "dBusAxi_aw_payload_id[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 28
    Warning (13410): Pin "dBusAxi_aw_payload_region[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 29
    Warning (13410): Pin "dBusAxi_aw_payload_region[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 29
    Warning (13410): Pin "dBusAxi_aw_payload_region[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 29
    Warning (13410): Pin "dBusAxi_aw_payload_region[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 29
    Warning (13410): Pin "dBusAxi_aw_payload_len[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 30
    Warning (13410): Pin "dBusAxi_aw_payload_len[4]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 30
    Warning (13410): Pin "dBusAxi_aw_payload_len[5]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 30
    Warning (13410): Pin "dBusAxi_aw_payload_len[6]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 30
    Warning (13410): Pin "dBusAxi_aw_payload_len[7]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 30
    Warning (13410): Pin "dBusAxi_aw_payload_size[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 31
    Warning (13410): Pin "dBusAxi_aw_payload_size[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 31
    Warning (13410): Pin "dBusAxi_aw_payload_size[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 31
    Warning (13410): Pin "dBusAxi_aw_payload_burst[0]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 32
    Warning (13410): Pin "dBusAxi_aw_payload_burst[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 32
    Warning (13410): Pin "dBusAxi_aw_payload_lock[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 33
    Warning (13410): Pin "dBusAxi_aw_payload_cache[0]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 34
    Warning (13410): Pin "dBusAxi_aw_payload_cache[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 34
    Warning (13410): Pin "dBusAxi_aw_payload_cache[2]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 34
    Warning (13410): Pin "dBusAxi_aw_payload_cache[3]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 34
    Warning (13410): Pin "dBusAxi_aw_payload_qos[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 35
    Warning (13410): Pin "dBusAxi_aw_payload_qos[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 35
    Warning (13410): Pin "dBusAxi_aw_payload_qos[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 35
    Warning (13410): Pin "dBusAxi_aw_payload_qos[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 35
    Warning (13410): Pin "dBusAxi_aw_payload_prot[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 36
    Warning (13410): Pin "dBusAxi_aw_payload_prot[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 36
    Warning (13410): Pin "dBusAxi_aw_payload_prot[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 36
    Warning (13410): Pin "dBusAxi_w_payload_last" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 41
    Warning (13410): Pin "dBusAxi_b_ready" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 43
    Warning (13410): Pin "dBusAxi_ar_payload_id[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 49
    Warning (13410): Pin "dBusAxi_ar_payload_region[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 50
    Warning (13410): Pin "dBusAxi_ar_payload_region[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 50
    Warning (13410): Pin "dBusAxi_ar_payload_region[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 50
    Warning (13410): Pin "dBusAxi_ar_payload_region[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 50
    Warning (13410): Pin "dBusAxi_ar_payload_len[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 51
    Warning (13410): Pin "dBusAxi_ar_payload_len[4]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 51
    Warning (13410): Pin "dBusAxi_ar_payload_len[5]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 51
    Warning (13410): Pin "dBusAxi_ar_payload_len[6]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 51
    Warning (13410): Pin "dBusAxi_ar_payload_len[7]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 51
    Warning (13410): Pin "dBusAxi_ar_payload_size[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 52
    Warning (13410): Pin "dBusAxi_ar_payload_size[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 52
    Warning (13410): Pin "dBusAxi_ar_payload_size[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 52
    Warning (13410): Pin "dBusAxi_ar_payload_burst[0]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 53
    Warning (13410): Pin "dBusAxi_ar_payload_burst[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 53
    Warning (13410): Pin "dBusAxi_ar_payload_lock[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 54
    Warning (13410): Pin "dBusAxi_ar_payload_cache[0]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 55
    Warning (13410): Pin "dBusAxi_ar_payload_cache[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 55
    Warning (13410): Pin "dBusAxi_ar_payload_cache[2]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 55
    Warning (13410): Pin "dBusAxi_ar_payload_cache[3]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 55
    Warning (13410): Pin "dBusAxi_ar_payload_qos[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 56
    Warning (13410): Pin "dBusAxi_ar_payload_qos[1]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 56
    Warning (13410): Pin "dBusAxi_ar_payload_qos[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 56
    Warning (13410): Pin "dBusAxi_ar_payload_qos[3]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 56
    Warning (13410): Pin "dBusAxi_ar_payload_prot[0]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 57
    Warning (13410): Pin "dBusAxi_ar_payload_prot[1]" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 57
    Warning (13410): Pin "dBusAxi_ar_payload_prot[2]" is stuck at GND File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 57
    Warning (13410): Pin "dBusAxi_r_ready" is stuck at VCC File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 59
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[30]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[11]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[8]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[8]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[11]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[30]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[29]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[28]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[7]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[7]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[28]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[29]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[27]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[26]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[6]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[6]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[26]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[27]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[25]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[24]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[5]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[5]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[24]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[25]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[31]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[31]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[13]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[12]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[12]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[13]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[10]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[9]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[9]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[10]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[4]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[4]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[22]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[22]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[23]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[23]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[19]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[19]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[21]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[21]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[20]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[20]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[3]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[3]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[18]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[18]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[2]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[2]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[15]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[14]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[0]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[0]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[14]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[15]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[17]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[16]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[1]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS1[1]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 626
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[16]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|execute_RS2[17]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 688
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
    Info (17048): Logic cell "VexRiscv_FullCfu:VexRiscv1|IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv_FullCfu.v Line: 758
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iBusAxi_r_payload_id[0]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 22
    Warning (15610): No output dependent on input pin "iBusAxi_r_payload_last" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 24
    Warning (15610): No output dependent on input pin "dBusAxi_b_payload_id[0]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 44
    Warning (15610): No output dependent on input pin "dBusAxi_b_payload_resp[0]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 45
    Warning (15610): No output dependent on input pin "dBusAxi_b_payload_resp[1]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 45
    Warning (15610): No output dependent on input pin "dBusAxi_r_payload_id[0]" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 61
    Warning (15610): No output dependent on input pin "dBusAxi_r_payload_last" File: /home/khyam/Downloads/qsys/test_cfu/VexRiscv.v Line: 63
Info (21057): Implemented 4158 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 154 input pins
    Info (21059): Implemented 232 output pins
    Info (21061): Implemented 3596 logic cells
    Info (21064): Implemented 172 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 294 warnings
    Info: Peak virtual memory: 1118 megabytes
    Info: Processing ended: Thu Dec 23 23:34:59 2021
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:31


