// Seed: 3702102532
`timescale 1ps / 1ps
module module_0 (
    input integer id_0,
    input logic   id_1
);
  assign id_2 = {id_1 == 1'b0{id_0}} == 1;
endmodule
`define pp_2 0
