

================================================================
== Vitis HLS Report for 'AxiStream2Axi'
================================================================
* Date:           Sun Jul 21 20:36:45 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1555211|  1555211|  15.552 ms|  15.552 ms|  1555211|  1555211|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%dout_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dout"   --->   Operation 10 'read' 'dout_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dout_1, i32 2, i32 63" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1379 = sext i62 %trunc_ln" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 12 'sext' 'sext_ln1379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln1379" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 13 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i64 1555200" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 14 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 15 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln1379 = call void @AxiStream2Axi_Pipeline_MMIterOutLoop2, i32 %gmem2, i62 %trunc_ln, i32 %ldata" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 16 'call' 'call_ln1379' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln1379 = call void @AxiStream2Axi_Pipeline_MMIterOutLoop2, i32 %gmem2, i62 %trunc_ln, i32 %ldata" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379]   --->   Operation 17 'call' 'call_ln1379' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 18 [5/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 18 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 19 [4/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 19 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 20 [3/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 20 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 21 [2/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 21 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_14, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 25 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln1386 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386]   --->   Operation 26 'ret' 'ret_ln1386' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	fifo read operation ('dout') on port 'dout' [5]  (3.634 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem2_addr', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379) [10]  (0.000 ns)
	bus request operation ('empty', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379) on port 'gmem2' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379) [11]  (7.300 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) on port 'gmem2' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) [14]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) on port 'gmem2' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) [14]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) on port 'gmem2' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) [14]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) on port 'gmem2' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) [14]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) on port 'gmem2' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1386) [14]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
