PPA Report for hierarchical_reset_dist.v (Module: hierarchical_reset_dist)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 10
IO Count: 15
Cell Count: 41

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1082.25 MHz
Reg-to-Reg Critical Path Delay: 0.791 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
