Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu May 26 12:43:06 2016
| Host         : YasuraLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file embv_p1300c_wrapper_timing_summary_routed.rpt -rpx embv_p1300c_wrapper_timing_summary_routed.rpx
| Design       : embv_p1300c_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.601   -14295.335                   4474                61118       -0.543       -1.834                     20                60890        0.264        0.000                       0                 25003  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_fpga_0                            {0.000 6.499}        12.999          76.929          
clk_fpga_1                            {0.000 3.500}        7.000           142.857         
clk_fpga_2                            {0.000 2.500}        5.000           200.000         
embv_p1300c_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_embv_p1300c_clk_wiz_0_0    {0.000 4.630}        9.259           108.000         
    vita_clk_div4_l_n_3               {0.000 18.519}       37.037          27.000          
  clkfbout_embv_p1300c_clk_wiz_0_0    {0.000 12.500}       25.000          40.000          
vita_ser_clk                          {0.000 1.851}        3.703           270.051         
  CLKDIV_c_0                          {0.000 7.406}        18.515          54.010          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                  2.075        0.000                      0                 8559        0.071        0.000                      0                 8559        5.249        0.000                       0                  4135  
clk_fpga_1                                 -2.094     -460.879                    855                43831        0.052        0.000                      0                43831        2.250        0.000                       0                 17903  
clk_fpga_2                                                                                                                                                                              0.264        0.000                       0                     2  
embv_p1300c_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_embv_p1300c_clk_wiz_0_0          2.598        0.000                      0                 1179        0.057        0.000                      0                 1179        3.650        0.000                       0                   740  
    vita_clk_div4_l_n_3                    27.629        0.000                      0                 3287        0.106        0.000                      0                 3287       17.539        0.000                       0                  2023  
  clkfbout_embv_p1300c_clk_wiz_0_0                                                                                                                                                     22.845        0.000                       0                     3  
vita_ser_clk                                                                                                                                                                            2.036        0.000                       0                    22  
  CLKDIV_c_0                               14.320        0.000                      0                  232        0.125        0.000                      0                  232        6.906        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                        clk_fpga_0                              5.368        0.000                      0                   88                                                                        
vita_clk_div4_l_n_3               clk_fpga_0                             -5.505    -2629.552                    584                  584        0.830        0.000                      0                  584  
clk_fpga_0                        clk_fpga_1                             -4.387     -233.403                     60                  160        0.559        0.000                      0                   60  
clk_out1_embv_p1300c_clk_wiz_0_0  clk_fpga_1                              7.846        0.000                      0                   20                                                                        
clk_fpga_0                        clk_out1_embv_p1300c_clk_wiz_0_0       -7.601     -980.365                    205                  205        0.199        0.000                      0                  205  
clk_fpga_1                        clk_out1_embv_p1300c_clk_wiz_0_0        5.421        0.000                      0                   20                                                                        
vita_clk_div4_l_n_3               clk_out1_embv_p1300c_clk_wiz_0_0        4.870        0.000                      0                   16        0.849        0.000                      0                   16  
clk_fpga_0                        vita_clk_div4_l_n_3                    -5.607    -4079.532                   1134                 1134       -0.543       -1.834                     20                 1134  
clk_out1_embv_p1300c_clk_wiz_0_0  vita_clk_div4_l_n_3                     4.583        0.000                      0                   16        0.557        0.000                      0                   16  
CLKDIV_c_0                        vita_clk_div4_l_n_3                    -3.404     -156.838                     55                   55        0.126        0.000                      0                   55  
clk_fpga_0                        CLKDIV_c_0                             -2.549       -2.549                      1                    1        0.071        0.000                      0                    1  
vita_clk_div4_l_n_3               CLKDIV_c_0                              9.735        0.000                      0                   36        0.875        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 CLKDIV_c_0                        CLKDIV_c_0                             14.564        0.000                      0                    5        0.976        0.000                      0                    5  
**async_default**                 clk_fpga_0                        CLKDIV_c_0                             -2.909     -392.941                    154                  154        0.045        0.000                      0                  154  
**async_default**                 clk_fpga_0                        clk_fpga_0                              8.168        0.000                      0                  525        0.366        0.000                      0                  525  
**async_default**                 clk_fpga_1                        clk_fpga_1                              1.423        0.000                      0                  305        0.231        0.000                      0                  305  
**async_default**                 clk_out1_embv_p1300c_clk_wiz_0_0  clk_out1_embv_p1300c_clk_wiz_0_0        6.073        0.000                      0                  170        0.178        0.000                      0                  170  
**async_default**                 vita_clk_div4_l_n_3               clk_out1_embv_p1300c_clk_wiz_0_0        1.855        0.000                      0                    2        2.486        0.000                      0                    2  
**async_default**                 CLKDIV_c_0                        vita_clk_div4_l_n_3                    -3.725      -17.889                      5                    5        0.051        0.000                      0                    5  
**async_default**                 clk_fpga_0                        vita_clk_div4_l_n_3                    -4.878    -5341.387                   1421                 1421        0.005        0.000                      0                 1421  
**async_default**                 clk_out1_embv_p1300c_clk_wiz_0_0  vita_clk_div4_l_n_3                     6.244        0.000                      0                   23        0.573        0.000                      0                   23  
**async_default**                 vita_clk_div4_l_n_3               vita_clk_div4_l_n_3                    32.309        0.000                      0                  125        0.397        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 2.260ns (21.380%)  route 8.310ns (78.620%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 15.950 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.737     3.031    embv_p1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.427     6.792    embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.642     7.558    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.150     7.708 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.549     9.257    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_3
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.326     9.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=14, routed)          1.483    11.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2_n_3
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.326    11.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1/O
                         net (fo=12, routed)          2.210    13.601    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1_n_3
    SLICE_X101Y118       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.772    15.950    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X101Y118       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[1]/C
                         clock pessimism              0.129    16.079    
                         clock uncertainty           -0.198    15.881    
    SLICE_X101Y118       FDRE (Setup_fdre_C_CE)      -0.205    15.676    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.676    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.583ns  (logic 2.260ns (21.355%)  route 8.323ns (78.645%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 15.953 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.737     3.031    embv_p1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.427     6.792    embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.642     7.558    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.150     7.708 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.549     9.257    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_3
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.326     9.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=14, routed)          1.754    11.336    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2_n_3
    SLICE_X63Y112        LUT5 (Prop_lut5_I1_O)        0.326    11.662 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           1.951    13.614    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[7]_i_1_n_3
    SLICE_X100Y116       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.775    15.953    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y116       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
                         clock pessimism              0.129    16.082    
                         clock uncertainty           -0.198    15.884    
    SLICE_X100Y116       FDRE (Setup_fdre_C_CE)      -0.169    15.715    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                         15.715    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.225ns  (logic 0.580ns (5.672%)  route 9.645ns (94.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 15.956 - 12.999 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694     2.988    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.504     4.948    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.072 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.141    13.213    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_3
    SLICE_X95Y112        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.778    15.956    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y112        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[2]/C
                         clock pessimism              0.129    16.085    
                         clock uncertainty           -0.198    15.887    
    SLICE_X95Y112        FDRE (Setup_fdre_C_R)       -0.429    15.458    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[2]
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.225ns  (logic 0.580ns (5.672%)  route 9.645ns (94.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 15.956 - 12.999 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694     2.988    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.504     4.948    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.072 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.141    13.213    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_3
    SLICE_X95Y112        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.778    15.956    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y112        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[3]/C
                         clock pessimism              0.129    16.085    
                         clock uncertainty           -0.198    15.887    
    SLICE_X95Y112        FDRE (Setup_fdre_C_R)       -0.429    15.458    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[3]
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 2.260ns (21.742%)  route 8.135ns (78.258%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 15.954 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.737     3.031    embv_p1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.427     6.792    embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.642     7.558    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.150     7.708 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.549     9.257    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_3
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.326     9.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=14, routed)          1.754    11.336    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2_n_3
    SLICE_X63Y112        LUT5 (Prop_lut5_I1_O)        0.326    11.662 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           1.763    13.425    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[7]_i_1_n_3
    SLICE_X101Y115       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.776    15.954    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X101Y115       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
                         clock pessimism              0.129    16.083    
                         clock uncertainty           -0.198    15.885    
    SLICE_X101Y115       FDRE (Setup_fdre_C_CE)      -0.205    15.680    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]
  -------------------------------------------------------------------
                         required time                         15.680    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 2.260ns (21.789%)  route 8.112ns (78.211%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 15.945 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.737     3.031    embv_p1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.427     6.792    embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.642     7.558    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.150     7.708 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.549     9.257    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_3
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.326     9.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=14, routed)          1.483    11.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2_n_3
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.326    11.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1/O
                         net (fo=12, routed)          2.012    13.403    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1_n_3
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.767    15.945    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                         clock pessimism              0.129    16.074    
                         clock uncertainty           -0.198    15.876    
    SLICE_X95Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.671    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                         -13.403    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.381ns  (logic 2.260ns (21.771%)  route 8.121ns (78.229%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 15.957 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.737     3.031    embv_p1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.427     6.792    embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.642     7.558    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.150     7.708 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.549     9.257    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_3
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.326     9.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=14, routed)          1.483    11.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2_n_3
    SLICE_X63Y111        LUT5 (Prop_lut5_I1_O)        0.326    11.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1/O
                         net (fo=12, routed)          2.020    13.412    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1_n_3
    SLICE_X95Y111        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.779    15.957    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y111        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/C
                         clock pessimism              0.129    16.086    
                         clock uncertainty           -0.198    15.888    
    SLICE_X95Y111        FDRE (Setup_fdre_C_CE)      -0.205    15.683    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -13.412    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 2.260ns (21.875%)  route 8.071ns (78.125%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 15.955 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.737     3.031    embv_p1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.427     6.792    embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.642     7.558    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.150     7.708 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.549     9.257    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_3
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.326     9.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=14, routed)          1.290    10.873    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2_n_3
    SLICE_X38Y115        LUT5 (Prop_lut5_I4_O)        0.326    11.199 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           2.163    13.362    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[15]_i_1_n_3
    SLICE_X97Y114        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.777    15.955    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y114        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[9]/C
                         clock pessimism              0.129    16.084    
                         clock uncertainty           -0.198    15.886    
    SLICE_X97Y114        FDRE (Setup_fdre_C_CE)      -0.205    15.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -13.362    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.348ns  (logic 2.260ns (21.840%)  route 8.088ns (78.160%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 15.952 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.737     3.031    embv_p1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.427     6.792    embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  embv_p1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.642     7.558    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.150     7.708 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.549     9.257    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_3
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.326     9.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=14, routed)          1.754    11.336    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_2_n_3
    SLICE_X63Y112        LUT5 (Prop_lut5_I1_O)        0.326    11.662 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=8, routed)           1.716    13.379    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[7]_i_1_n_3
    SLICE_X98Y117        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.774    15.952    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y117        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[0]/C
                         clock pessimism              0.129    16.081    
                         clock uncertainty           -0.198    15.883    
    SLICE_X98Y117        FDRE (Setup_fdre_C_CE)      -0.169    15.714    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.714    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.087ns  (logic 0.580ns (5.750%)  route 9.507ns (94.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 15.957 - 12.999 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694     2.988    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.504     4.948    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.072 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        8.003    13.075    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_3
    SLICE_X95Y111        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.779    15.957    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y111        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/C
                         clock pessimism              0.129    16.086    
                         clock uncertainty           -0.198    15.888    
    SLICE_X95Y111        FDRE (Setup_fdre_C_R)       -0.429    15.459    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  2.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.952%)  route 0.256ns (55.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.608     0.944    embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X94Y51         FDRE                                         r  embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.164     1.108 r  embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/Q
                         net (fo=1, routed)           0.256     1.364    embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[12]
    SLICE_X90Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.409 r  embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.409    embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[12]
    SLICE_X90Y49         FDRE                                         r  embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.882     1.248    embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X90Y49         FDRE                                         r  embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]/C
                         clock pessimism             -0.030     1.218    
    SLICE_X90Y49         FDRE (Hold_fdre_C_D)         0.120     1.338    embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.740%)  route 0.223ns (61.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.656     0.992    embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.223     1.356    embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.844     1.210    embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y79         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.202     1.245    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/ADDRD2
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.834     1.200    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.172    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y79         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.202     1.245    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/ADDRD2
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.834     1.200    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA_D1/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.172    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y79         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.202     1.245    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/ADDRD2
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.834     1.200    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.172    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y79         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.202     1.245    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/ADDRD2
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.834     1.200    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB_D1/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.172    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y79         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.202     1.245    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/ADDRD2
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.834     1.200    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.172    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y79         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.202     1.245    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/ADDRD2
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.834     1.200    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X30Y80         RAMD32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC_D1/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.172    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y79         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.202     1.245    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/ADDRD2
    SLICE_X30Y80         RAMS32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.834     1.200    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X30Y80         RAMS32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.172    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.161%)  route 0.202ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y79         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.202     1.245    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/ADDRD2
    SLICE_X30Y80         RAMS32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.834     1.200    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/WCLK
    SLICE_X30Y80         RAMS32                                       r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD_D1/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.172    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y58    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum15rja/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X48Y81    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1o5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y78    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1ppyui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X33Y65    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2opyui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X38Y71    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2p5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X36Y76    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3n5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X31Y69    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3q5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X33Y70    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3rpyui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X29Y73    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4n5yui/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y23    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y23    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y23    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y23    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y23    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y23    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y23    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y23    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y22    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_10/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X46Y22    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_10/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y84    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y84    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y84    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y84    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y84    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y84    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y84    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y84    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y82    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X42Y82    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :          855  Failing Endpoints,  Worst Slack       -2.094ns,  Total Violation     -460.879ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 1.869ns (21.800%)  route 6.704ns (78.200%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.494    11.537    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y45         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.581     9.760    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y45         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/C
                         clock pessimism              0.230     9.990    
                         clock uncertainty           -0.111     9.879    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.436     9.443    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 1.869ns (21.800%)  route 6.704ns (78.200%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.494    11.537    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y45         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.581     9.760    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y45         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[22]/C
                         clock pessimism              0.230     9.990    
                         clock uncertainty           -0.111     9.879    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.436     9.443    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 1.869ns (21.800%)  route 6.704ns (78.200%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.494    11.537    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y45         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.581     9.760    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y45         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/C
                         clock pessimism              0.230     9.990    
                         clock uncertainty           -0.111     9.879    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.436     9.443    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 1.869ns (21.800%)  route 6.704ns (78.200%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.494    11.537    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y45         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.581     9.760    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y45         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/C
                         clock pessimism              0.230     9.990    
                         clock uncertainty           -0.111     9.879    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.436     9.443    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.869ns (21.882%)  route 6.672ns (78.118%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.462    11.505    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X15Y36         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.575     9.754    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X15Y36         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.230     9.984    
                         clock uncertainty           -0.111     9.873    
    SLICE_X15Y36         FDRE (Setup_fdre_C_CE)      -0.436     9.437    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.869ns (21.882%)  route 6.672ns (78.118%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.462    11.505    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X15Y36         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.575     9.754    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X15Y36         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.230     9.984    
                         clock uncertainty           -0.111     9.873    
    SLICE_X15Y36         FDRE (Setup_fdre_C_CE)      -0.436     9.437    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.869ns (21.882%)  route 6.672ns (78.118%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.462    11.505    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X15Y36         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.575     9.754    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X15Y36         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[39]/C
                         clock pessimism              0.230     9.984    
                         clock uncertainty           -0.111     9.873    
    SLICE_X15Y36         FDRE (Setup_fdre_C_CE)      -0.436     9.437    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[39]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 1.869ns (21.943%)  route 6.649ns (78.057%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.438    11.482    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y48          FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.581     9.760    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y48          FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[45]/C
                         clock pessimism              0.230     9.990    
                         clock uncertainty           -0.111     9.879    
    SLICE_X9Y48          FDRE (Setup_fdre_C_CE)      -0.436     9.443    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[45]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                 -2.038    

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 1.869ns (21.943%)  route 6.649ns (78.057%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.438    11.482    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y48          FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.581     9.760    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y48          FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/C
                         clock pessimism              0.230     9.990    
                         clock uncertainty           -0.111     9.879    
    SLICE_X9Y48          FDRE (Setup_fdre_C_CE)      -0.436     9.443    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                 -2.038    

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.869ns (21.882%)  route 6.672ns (78.118%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.670     2.964    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y47         FDRE                                         r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           0.679     4.099    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.251 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830     5.081    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_axi.write_cs_reg[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.326     5.407 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.574     5.981    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.105 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.773     6.878    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X27Y54         LUT3 (Prop_lut3_I2_O)        0.118     6.996 r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.792     7.788    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.326     8.114 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.588     8.702    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_5
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.826 f  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.676     9.502    embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.626 r  embv_p1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.298     9.924    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.119    10.043 r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          1.462    11.505    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X14Y36         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.575     9.754    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X14Y36         FDRE                                         r  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[37]/C
                         clock pessimism              0.230     9.984    
                         clock uncertainty           -0.111     9.873    
    SLICE_X14Y36         FDRE (Setup_fdre_C_CE)      -0.400     9.473    embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[37]
  -------------------------------------------------------------------
                         required time                          9.473    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 -2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnv5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdh52ki5rizw05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.116%)  route 0.239ns (62.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.548     0.884    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X47Y69         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnv5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnv5csa/Q
                         net (fo=2, routed)           0.239     1.263    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpseigjpseig[170]
    SLICE_X51Y68         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdh52ki5rizw05rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.811     1.177    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X51Y68         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdh52ki5rizw05rja/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.070     1.212    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdh52ki5rizw05rja
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfipseig5rizz5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.597     0.933    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X91Y70         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfipseig5rizz5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsfipseig5rizz5csa/Q
                         net (fo=2, routed)           0.119     1.193    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsflepygajqa[2]
    RAMB36_X4Y14         RAMB36E1                                     r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.903     1.269    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaaarmk
    RAMB36_X4Y14         RAMB36E1                                     r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc/CLKARDCLK
                         clock pessimism             -0.284     0.985    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.140    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnepqfd4ira14fdih2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crud4fepsjcloa/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.600     0.936    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X101Y69        FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnepqfd4ira14fdih2ki/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDRE (Prop_fdre_C_Q)         0.141     1.077 r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsnepqfd4ira14fdih2ki/Q
                         net (fo=1, routed)           0.110     1.187    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsn0a[6]
    SLICE_X100Y68        SRL16E                                       r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crud4fepsjcloa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.869     1.235    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsaaarmk
    SLICE_X100Y68        SRL16E                                       r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crud4fepsjcloa/CLK
                         clock pessimism             -0.284     0.951    
    SLICE_X100Y68        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.134    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsibrbmay5chycr/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crud4fepsjcloa
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnx5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdh52ki5rizw15rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.895%)  route 0.241ns (63.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.548     0.884    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X47Y69         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnx5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgp5yur5crtnx5csa/Q
                         net (fo=2, routed)           0.241     1.266    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdii2rcpseigjpseig[171]
    SLICE_X51Y68         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdh52ki5rizw15rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.811     1.177    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X51Y68         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdh52ki5rizw15rja/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.070     1.212    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdh52ki5rizw15rja
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsf1j5e54ira14fdhp2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiira13wt4b/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgppyur5crtt4fepsjclpa/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.605     0.941    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X95Y88         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsf1j5e54ira14fdhp2ki/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         FDRE (Prop_fdre_C_Q)         0.141     1.082 r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsf1j5e54ira14fdhp2ki/Q
                         net (fo=1, routed)           0.112     1.194    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiira13wt4b/obsn0a[2]
    SLICE_X94Y89         SRL16E                                       r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiira13wt4b/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgppyur5crtt4fepsjclpa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.875     1.241    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiira13wt4b/obsaaarmk
    SLICE_X94Y89         SRL16E                                       r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiira13wt4b/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgppyur5crtt4fepsjclpa/CLK
                         clock pessimism             -0.284     0.957    
    SLICE_X94Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.140    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiira13wt4b/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgppyur5crtt4fepsjclpa
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/y_needs_round.round_Y/adder/use_fabric.adder/reg/needs_delay.shift_register_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.610     0.946    embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/y_needs_round.round_Y/adder/use_fabric.adder/reg/aclk
    SLICE_X99Y35         FDRE                                         r  embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/y_needs_round.round_Y/adder/use_fabric.adder/reg/needs_delay.shift_register_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y35         FDRE (Prop_fdre_C_Q)         0.141     1.087 r  embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/y_needs_round.round_Y/adder/use_fabric.adder/reg/needs_delay.shift_register_reg[1][7]/Q
                         net (fo=1, routed)           0.110     1.197    embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/del_Y/out[7]
    SLICE_X98Y34         SRL16E                                       r  embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.877     1.243    embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/del_Y/aclk
    SLICE_X98Y34         SRL16E                                       r  embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][7]_srl2/CLK
                         clock pessimism             -0.284     0.960    
    SLICE_X98Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.143    embv_p1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaipseig5riz35csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.780%)  route 0.121ns (46.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.597     0.933    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaaarmk
    SLICE_X91Y70         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaipseig5riz35csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4s3b/obsidbcp3vsb/obsaipseig5riz35csa/Q
                         net (fo=2, routed)           0.121     1.195    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsflepygajqa[4]
    RAMB36_X4Y14         RAMB36E1                                     r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.903     1.269    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaaarmk
    RAMB36_X4Y14         RAMB36E1                                     r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc/CLKARDCLK
                         clock pessimism             -0.284     0.985    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.140    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsidbcp2becza14va/obsfipseig5rizz5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsibrbmay5dabgcd5qeqledb/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgohh2ki5rizz5cshzerfxde/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.602     0.938    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsidbcp2becza14va/obsaaarmk
    SLICE_X93Y85         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsidbcp2becza14va/obsfipseig5rizz5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsidbcp2becza14va/obsfipseig5rizz5csa/Q
                         net (fo=1, routed)           0.112     1.191    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsibrbmay5dabgcd5qeqledb/obsn0a[2]
    SLICE_X92Y86         SRLC32E                                      r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsibrbmay5dabgcd5qeqledb/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgohh2ki5rizz5cshzerfxde/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.871     1.237    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsibrbmay5dabgcd5qeqledb/obsaaarmk
    SLICE_X92Y86         SRLC32E                                      r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsibrbmay5dabgcd5qeqledb/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgohh2ki5rizz5cshzerfxde/CLK
                         clock pessimism             -0.284     0.953    
    SLICE_X92Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.136    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsibrbmay5dabgcd5qeqledb/obsngraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgohh2ki5rizz5cshzerfxde
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.162%)  route 0.195ns (56.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.614     0.950    embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X96Y49         FDRE                                         r  embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDRE (Prop_fdre_C_Q)         0.148     1.098 r  embv_p1300c_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/Q
                         net (fo=6, routed)           0.195     1.292    embv_p1300c_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[17]
    SLICE_X98Y54         FDRE                                         r  embv_p1300c_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.878     1.244    embv_p1300c_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X98Y54         FDRE                                         r  embv_p1300c_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X98Y54         FDRE (Hold_fdre_C_D)         0.023     1.237    embv_p1300c_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnaakl3d5eiqn5crtnv5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaakl3db5seig5riz35csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.583%)  route 0.175ns (48.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.691     1.027    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X105Y100       FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnaakl3d5eiqn5crtnv5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.141     1.168 r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnaakl3d5eiqn5crtnv5csa/Q
                         net (fo=10, routed)          0.175     1.343    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnaakl3d[10]
    SLICE_X104Y99        LUT6 (Prop_lut6_I0_O)        0.045     1.388 r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnaakl3db5yum45rjd2i5gd/O
                         net (fo=1, routed)           0.000     1.388    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiaakl3db5yum45rjd2i5g5y14ob
    SLICE_X104Y99        FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaakl3db5seig5riz35csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.880     1.246    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X104Y99        FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaakl3db5seig5riz35csa/C
                         clock pessimism             -0.035     1.211    
    SLICE_X104Y99        FDRE (Hold_fdre_C_D)         0.121     1.332    embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaakl3db5seig5riz35csa
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.000       3.116      DSP48_X2Y2    embv_p1300c_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternZonePlate_fu_340/v_tpg_mul_mul_9ns_20s_27_1_U45/embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_3_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.000       3.116      DSP48_X2Y5    embv_p1300c_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_reg_517_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         7.000       3.557      DSP48_X2Y7    embv_p1300c_i/v_tpg_0/inst/v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternZonePlate_fu_340/tmp_3_reg_512_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X5Y16  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X5Y34  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y18  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y19  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X3Y34  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y14  embv_p1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y11  embv_p1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y73  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X58Y71  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  embv_p1300c_i/clk_wiz_0/inst/clk_in1
  To Clock:  embv_p1300c_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         embv_p1300c_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { embv_p1300c_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embv_p1300c_clk_wiz_0_0
  To Clock:  clk_out1_embv_p1300c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.934ns (15.384%)  route 5.137ns (84.616%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 11.018 - 9.259 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.847     1.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X47Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.456     2.306 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.733     5.039    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X93Y104        LUT4 (Prop_lut4_I0_O)        0.152     5.191 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.670     6.861    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X63Y107        LUT4 (Prop_lut4_I2_O)        0.326     7.187 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.734     7.921    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y21         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.756    11.018    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y21         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.032    11.049    
                         clock uncertainty           -0.087    10.962    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.519    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.004ns (34.725%)  route 3.767ns (65.274%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 10.801 - 9.259 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.742     1.745    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y14         RAMB36E1                                     r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      0.882     2.627 f  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=11, routed)          2.126     4.754    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X60Y88         LUT4 (Prop_lut4_I3_O)        0.150     4.904 f  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.711     5.615    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/next_state114_out
    SLICE_X60Y88         LUT5 (Prop_lut5_I1_O)        0.332     5.947 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.492     6.440    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_8_n_3
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.564 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.000     6.564    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_3
    SLICE_X61Y88         MUXF7 (Prop_muxf7_I1_O)      0.217     6.781 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.437     7.217    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4_n_3
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.299     7.516 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.516    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_3
    SLICE_X61Y87         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.539    10.801    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X61Y87         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.114    10.915    
                         clock uncertainty           -0.087    10.828    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    10.859    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.859    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.934ns (17.571%)  route 4.382ns (82.429%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 11.092 - 9.259 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.847     1.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X47Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.456     2.306 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.733     5.039    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X93Y104        LUT4 (Prop_lut4_I0_O)        0.152     5.191 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.112     6.304    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X98Y102        LUT4 (Prop_lut4_I2_O)        0.326     6.630 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.536     7.166    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X5Y20         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.830    11.092    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y20         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.032    11.123    
                         clock uncertainty           -0.087    11.036    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.593    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.934ns (17.673%)  route 4.351ns (82.327%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 11.091 - 9.259 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.847     1.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X47Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.456     2.306 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.733     5.039    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X93Y104        LUT4 (Prop_lut4_I0_O)        0.152     5.191 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.083     6.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X99Y107        LUT4 (Prop_lut4_I2_O)        0.326     6.600 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.535     7.135    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/gc0.count_d1_reg[13]
    RAMB36_X5Y21         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.829    11.091    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y21         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.032    11.122    
                         clock uncertainty           -0.087    11.035    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.592    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.580ns (11.206%)  route 4.596ns (88.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 11.015 - 9.259 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.847     1.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X47Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.456     2.306 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.529     4.835    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X92Y104        LUT5 (Prop_lut5_I4_O)        0.124     4.959 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=3, routed)           2.066     7.026    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
    RAMB36_X3Y22         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.753    11.015    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y22         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.032    11.046    
                         clock uncertainty           -0.087    10.959    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.516    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.587ns (28.025%)  route 4.076ns (71.975%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 10.799 - 9.259 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.742     1.745    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y14         RAMB36E1                                     r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      0.882     2.627 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=11, routed)          1.759     4.386    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.124     4.510 f  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_8/O
                         net (fo=3, routed)           0.838     5.348    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_fe
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.472 f  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.664     6.137    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/next_state1
    SLICE_X60Y88         LUT5 (Prop_lut5_I2_O)        0.124     6.261 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.815     7.075    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[1]_i_5_n_3
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.199 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     7.199    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[1]_i_2_n_3
    SLICE_X58Y88         MUXF7 (Prop_muxf7_I0_O)      0.209     7.408 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.408    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]_i_1_n_3
    SLICE_X58Y88         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.537    10.799    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X58Y88         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.114    10.913    
                         clock uncertainty           -0.087    10.826    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)        0.113    10.939    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 0.934ns (18.141%)  route 4.215ns (81.859%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.087 - 9.259 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.847     1.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X47Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.456     2.306 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           2.733     5.039    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X93Y104        LUT4 (Prop_lut4_I0_O)        0.152     5.191 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          0.991     6.182    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X91Y107        LUT4 (Prop_lut4_I2_O)        0.326     6.508 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.490     6.999    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[13]
    RAMB36_X4Y21         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.825    11.087    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y21         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.032    11.118    
                         clock uncertainty           -0.087    11.031    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.588    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.588    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.960ns (38.022%)  route 3.195ns (61.978%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 10.732 - 9.259 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.714     1.717    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.518     2.235 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/Q
                         net (fo=7, routed)           1.730     3.965    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_3_[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.089 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000     4.089    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.639 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.639    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.910 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889     5.799    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373     6.172 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.576     6.748    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.124     6.872 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[13]_i_1/O
                         net (fo=1, routed)           0.000     6.872    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[13]
    SLICE_X53Y97         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.470    10.732    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y97         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/C
                         clock pessimism              0.114    10.846    
                         clock uncertainty           -0.087    10.759    
    SLICE_X53Y97         FDCE (Setup_fdce_C_D)        0.032    10.791    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         10.791    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.642ns (13.368%)  route 4.161ns (86.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 10.801 - 9.259 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.834     1.837    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X32Y120        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     2.355 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/Q
                         net (fo=33, routed)          2.692     5.047    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/framestart2_regen
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.171 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/v_VSyncCount_s[17]_i_1/O
                         net (fo=20, routed)          1.468     6.640    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/E[0]
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.539    10.801    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/C
                         clock pessimism              0.014    10.815    
                         clock uncertainty           -0.087    10.728    
    SLICE_X54Y95         FDCE (Setup_fdce_C_CE)      -0.169    10.559    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.642ns (13.368%)  route 4.161ns (86.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 10.801 - 9.259 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.834     1.837    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X32Y120        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     2.355 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/Q
                         net (fo=33, routed)          2.692     5.047    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/framestart2_regen
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.171 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/v_VSyncCount_s[17]_i_1/O
                         net (fo=20, routed)          1.468     6.640    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/E[0]
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.539    10.801    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/C
                         clock pessimism              0.014    10.815    
                         clock uncertainty           -0.087    10.728    
    SLICE_X54Y95         FDCE (Setup_fdce_C_CE)      -0.169    10.559    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  3.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.284%)  route 0.170ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.664     0.666    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X65Y100        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.170     0.977    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/demux_dout[6]
    SLICE_X65Y97         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.851     0.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/clk
    SLICE_X65Y97         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[4]/C
                         clock pessimism             -0.005     0.848    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.072     0.920    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_vsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.319%)  route 0.295ns (67.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X48Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/Q
                         net (fo=1, routed)           0.295     0.996    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_vsync
    SLICE_X52Y92         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_vsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.821     0.823    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/clk
    SLICE_X52Y92         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_vsync_o_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.072     0.890    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_vsync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.246ns (44.495%)  route 0.307ns (55.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.610     0.612    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X96Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.148     0.760 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.307     1.067    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[0]
    SLICE_X97Y100        LUT6 (Prop_lut6_I4_O)        0.098     1.165 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/wr_pntr_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     1.165    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_in[0]
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.966     0.968    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.005     0.963    
    SLICE_X97Y100        FDCE (Hold_fdce_C_D)         0.092     1.055    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.556     0.558    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     0.755    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.824     0.826    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.078     0.636    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vtd_locked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.093%)  route 0.068ns (26.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.577     0.579    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X55Y91         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     0.720 f  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/Q
                         net (fo=2, routed)           0.068     0.788    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/FIFO_WR_DATA[9]
    SLICE_X54Y91         LUT4 (Prop_lut4_I2_O)        0.045     0.833 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vtd_locked_i_1/O
                         net (fo=1, routed)           0.000     0.833    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vtd_locked_i_1_n_3
    SLICE_X54Y91         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vtd_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.846     0.848    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X54Y91         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vtd_locked_reg/C
                         clock pessimism             -0.256     0.592    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.121     0.713    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vtd_locked_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.556     0.558    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     0.755    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.824     0.826    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.076     0.634    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.579     0.581    embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X64Y89         FDSE                                         r  embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDSE (Prop_fdse_C_Q)         0.141     0.722 r  embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[10]/Q
                         net (fo=1, routed)           0.105     0.827    embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[10]
    SLICE_X66Y89         SRL16E                                       r  embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.848     0.850    embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X66Y89         SRL16E                                       r  embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
                         clock pessimism             -0.253     0.597    
    SLICE_X66Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.705    embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.556     0.558    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y88         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.755    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X47Y88         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.824     0.826    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y88         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X47Y88         FDCE (Hold_fdce_C_D)         0.075     0.633    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.556     0.558    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     0.755    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.824     0.826    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.075     0.633    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.610     0.612    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X97Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_fdce_C_Q)         0.141     0.753 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     0.809    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X97Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.880     0.882    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X97Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.270     0.612    
    SLICE_X97Y99         FDCE (Hold_fdce_C_D)         0.075     0.687    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_embv_p1300c_clk_wiz_0_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y34    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X3Y14    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X4Y20    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X3Y20    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X3Y22    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X4Y21    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X5Y21    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X3Y21    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X5Y20    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0   embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X96Y86    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X108Y65   embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X94Y58    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X92Y90    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X92Y90    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X108Y65   embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X96Y86    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y86    embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y86    embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y86    embv_p1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X94Y58    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X92Y90    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X92Y90    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X90Y65    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X96Y86    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X94Y81    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X94Y81    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X94Y81    embv_p1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y90    embv_p1300c_i/avnet_hdmi_out_0/U0/debug_o_reg[38]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y90    embv_p1300c_i/avnet_hdmi_out_0/U0/debug_o_reg[38]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_3
  To Clock:  vita_clk_div4_l_n_3

Setup :            0  Failing Endpoints,  Worst Slack       27.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.629ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 1.860ns (20.467%)  route 7.228ns (79.533%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 40.776 - 37.037 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.874     4.136    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/s_ready_i_reg
    SLICE_X95Y127        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDCE (Prop_fdce_C_Q)         0.419     4.555 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/Q
                         net (fo=9, routed)           1.649     6.203    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[7]
    SLICE_X100Y118       LUT2 (Prop_lut2_I0_O)        0.323     6.526 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[7]_i_1__1/O
                         net (fo=2, routed)           0.934     7.461    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[7]
    SLICE_X93Y121        LUT6 (Prop_lut6_I4_O)        0.348     7.809 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1/O
                         net (fo=1, routed)           0.000     7.809    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1_n_3
    SLICE_X93Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.207 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          2.432    10.639    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X105Y116       LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=1, routed)           0.665    11.428    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I3_O)        0.124    11.552 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1/O
                         net (fo=1, routed)           0.473    12.026    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I4_O)        0.124    12.150 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1/O
                         net (fo=16, routed)          1.074    13.223    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1_n_3
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    40.776    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/s_ready_i_reg
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[0]/C
                         clock pessimism              0.369    41.145    
                         clock uncertainty           -0.087    41.057    
    SLICE_X105Y109       FDPE (Setup_fdpe_C_CE)      -0.205    40.852    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[0]
  -------------------------------------------------------------------
                         required time                         40.852    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                 27.629    

Slack (MET) :             27.629ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 1.860ns (20.467%)  route 7.228ns (79.533%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 40.776 - 37.037 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.874     4.136    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/s_ready_i_reg
    SLICE_X95Y127        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDCE (Prop_fdce_C_Q)         0.419     4.555 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/Q
                         net (fo=9, routed)           1.649     6.203    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[7]
    SLICE_X100Y118       LUT2 (Prop_lut2_I0_O)        0.323     6.526 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[7]_i_1__1/O
                         net (fo=2, routed)           0.934     7.461    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[7]
    SLICE_X93Y121        LUT6 (Prop_lut6_I4_O)        0.348     7.809 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1/O
                         net (fo=1, routed)           0.000     7.809    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1_n_3
    SLICE_X93Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.207 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          2.432    10.639    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X105Y116       LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=1, routed)           0.665    11.428    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I3_O)        0.124    11.552 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1/O
                         net (fo=1, routed)           0.473    12.026    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I4_O)        0.124    12.150 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1/O
                         net (fo=16, routed)          1.074    13.223    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1_n_3
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    40.776    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/s_ready_i_reg
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[1]/C
                         clock pessimism              0.369    41.145    
                         clock uncertainty           -0.087    41.057    
    SLICE_X105Y109       FDPE (Setup_fdpe_C_CE)      -0.205    40.852    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[1]
  -------------------------------------------------------------------
                         required time                         40.852    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                 27.629    

Slack (MET) :             27.629ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 1.860ns (20.467%)  route 7.228ns (79.533%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 40.776 - 37.037 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.874     4.136    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/s_ready_i_reg
    SLICE_X95Y127        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDCE (Prop_fdce_C_Q)         0.419     4.555 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/Q
                         net (fo=9, routed)           1.649     6.203    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[7]
    SLICE_X100Y118       LUT2 (Prop_lut2_I0_O)        0.323     6.526 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[7]_i_1__1/O
                         net (fo=2, routed)           0.934     7.461    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[7]
    SLICE_X93Y121        LUT6 (Prop_lut6_I4_O)        0.348     7.809 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1/O
                         net (fo=1, routed)           0.000     7.809    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1_n_3
    SLICE_X93Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.207 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          2.432    10.639    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X105Y116       LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=1, routed)           0.665    11.428    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I3_O)        0.124    11.552 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1/O
                         net (fo=1, routed)           0.473    12.026    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I4_O)        0.124    12.150 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1/O
                         net (fo=16, routed)          1.074    13.223    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1_n_3
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    40.776    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/s_ready_i_reg
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[2]/C
                         clock pessimism              0.369    41.145    
                         clock uncertainty           -0.087    41.057    
    SLICE_X105Y109       FDPE (Setup_fdpe_C_CE)      -0.205    40.852    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[2]
  -------------------------------------------------------------------
                         required time                         40.852    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                 27.629    

Slack (MET) :             27.629ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 1.860ns (20.467%)  route 7.228ns (79.533%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 40.776 - 37.037 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.874     4.136    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/s_ready_i_reg
    SLICE_X95Y127        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDCE (Prop_fdce_C_Q)         0.419     4.555 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/Q
                         net (fo=9, routed)           1.649     6.203    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[7]
    SLICE_X100Y118       LUT2 (Prop_lut2_I0_O)        0.323     6.526 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[7]_i_1__1/O
                         net (fo=2, routed)           0.934     7.461    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[7]
    SLICE_X93Y121        LUT6 (Prop_lut6_I4_O)        0.348     7.809 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1/O
                         net (fo=1, routed)           0.000     7.809    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1_n_3
    SLICE_X93Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.207 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          2.432    10.639    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X105Y116       LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=1, routed)           0.665    11.428    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I3_O)        0.124    11.552 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1/O
                         net (fo=1, routed)           0.473    12.026    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I4_O)        0.124    12.150 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1/O
                         net (fo=16, routed)          1.074    13.223    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1_n_3
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    40.776    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/s_ready_i_reg
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[3]/C
                         clock pessimism              0.369    41.145    
                         clock uncertainty           -0.087    41.057    
    SLICE_X105Y109       FDPE (Setup_fdpe_C_CE)      -0.205    40.852    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[3]
  -------------------------------------------------------------------
                         required time                         40.852    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                 27.629    

Slack (MET) :             27.629ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 1.860ns (20.467%)  route 7.228ns (79.533%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 40.776 - 37.037 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.874     4.136    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/s_ready_i_reg
    SLICE_X95Y127        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDCE (Prop_fdce_C_Q)         0.419     4.555 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[7]/Q
                         net (fo=9, routed)           1.649     6.203    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[7]
    SLICE_X100Y118       LUT2 (Prop_lut2_I0_O)        0.323     6.526 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[7]_i_1__1/O
                         net (fo=2, routed)           0.934     7.461    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[7]
    SLICE_X93Y121        LUT6 (Prop_lut6_I4_O)        0.348     7.809 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1/O
                         net (fo=1, routed)           0.000     7.809    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_22__1_n_3
    SLICE_X93Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.207 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_11__1/CO[3]
                         net (fo=22, routed)          2.432    10.639    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X105Y116       LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1/O
                         net (fo=1, routed)           0.665    11.428    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_5__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I3_O)        0.124    11.552 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1/O
                         net (fo=1, routed)           0.473    12.026    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1_n_3
    SLICE_X105Y116       LUT6 (Prop_lut6_I4_O)        0.124    12.150 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1/O
                         net (fo=16, routed)          1.074    13.223    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1_n_3
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    40.776    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/s_ready_i_reg
    SLICE_X105Y109       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[4]/C
                         clock pessimism              0.369    41.145    
                         clock uncertainty           -0.087    41.057    
    SLICE_X105Y109       FDPE (Setup_fdpe_C_CE)      -0.205    40.852    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[4]
  -------------------------------------------------------------------
                         required time                         40.852    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                 27.629    

Slack (MET) :             27.670ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 2.046ns (23.062%)  route 6.826ns (76.938%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 40.774 - 37.037 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.887     4.149    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/s_ready_i_reg
    SLICE_X101Y112       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y112       FDPE (Prop_fdpe_C_Q)         0.456     4.605 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/Q
                         net (fo=16, routed)          1.886     6.490    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[3]
    SLICE_X108Y112       LUT3 (Prop_lut3_I1_O)        0.146     6.636 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15/O
                         net (fo=10, routed)          1.086     7.722    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15_n_3
    SLICE_X110Y112       LUT6 (Prop_lut6_I4_O)        0.328     8.050 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_25/O
                         net (fo=1, routed)           0.805     8.855    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/compare[0]_18[2]
    SLICE_X109Y112       LUT6 (Prop_lut6_I2_O)        0.124     8.979 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_13/O
                         net (fo=1, routed)           0.000     8.979    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_13_n_3
    SLICE_X109Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.511 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5/CO[3]
                         net (fo=2, routed)           1.596    11.107    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X102Y114       LUT6 (Prop_lut6_I0_O)        0.124    11.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6/O
                         net (fo=1, routed)           0.946    12.177    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_6_n_3
    SLICE_X101Y114       LUT6 (Prop_lut6_I0_O)        0.124    12.301 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3/O
                         net (fo=1, routed)           0.000    12.301    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_3_n_3
    SLICE_X101Y114       MUXF7 (Prop_muxf7_I0_O)      0.212    12.513 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_1/O
                         net (fo=4, routed)           0.507    13.020    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate
    SLICE_X101Y116       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.820    40.774    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/s_ready_i_reg
    SLICE_X101Y116       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.384    41.158    
                         clock uncertainty           -0.087    41.070    
    SLICE_X101Y116       FDCE (Setup_fdce_C_CE)      -0.380    40.690    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         40.690    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                 27.670    

Slack (MET) :             27.711ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 1.764ns (19.582%)  route 7.244ns (80.418%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 40.779 - 37.037 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.875     4.137    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/s_ready_i_reg
    SLICE_X93Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDCE (Prop_fdce_C_Q)         0.419     4.556 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/Q
                         net (fo=8, routed)           1.831     6.386    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Q[6]
    SLICE_X89Y113        LUT2 (Prop_lut2_I1_O)        0.299     6.685 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/edge_init[5]_i_1__2/O
                         net (fo=2, routed)           0.992     7.678    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/D[5]
    SLICE_X89Y114        LUT6 (Prop_lut6_I2_O)        0.124     7.802 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_23__2/O
                         net (fo=1, routed)           0.000     7.802    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_23__2_n_3
    SLICE_X89Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.352 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[15]_i_11__2/CO[3]
                         net (fo=22, routed)          2.436    10.787    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/neqOp
    SLICE_X97Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.911 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_10__2/O
                         net (fo=1, routed)           0.564    11.475    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_10__2_n_3
    SLICE_X101Y111       LUT6 (Prop_lut6_I0_O)        0.124    11.599 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_5__2/O
                         net (fo=1, routed)           0.724    12.324    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_5__2_n_3
    SLICE_X96Y113        LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_1__2/O
                         net (fo=16, routed)          0.697    13.145    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_1
    SLICE_X97Y110        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.825    40.779    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X97Y110        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[3]/C
                         clock pessimism              0.369    41.148    
                         clock uncertainty           -0.087    41.060    
    SLICE_X97Y110        FDPE (Setup_fdpe_C_CE)      -0.205    40.855    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[3]
  -------------------------------------------------------------------
                         required time                         40.855    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                 27.711    

Slack (MET) :             27.713ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 1.764ns (19.589%)  route 7.241ns (80.411%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 40.778 - 37.037 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.875     4.137    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/s_ready_i_reg
    SLICE_X93Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDCE (Prop_fdce_C_Q)         0.419     4.556 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/Q
                         net (fo=8, routed)           1.831     6.386    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Q[6]
    SLICE_X89Y113        LUT2 (Prop_lut2_I1_O)        0.299     6.685 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/edge_init[5]_i_1__2/O
                         net (fo=2, routed)           0.992     7.678    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/D[5]
    SLICE_X89Y114        LUT6 (Prop_lut6_I2_O)        0.124     7.802 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_23__2/O
                         net (fo=1, routed)           0.000     7.802    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_23__2_n_3
    SLICE_X89Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.352 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[15]_i_11__2/CO[3]
                         net (fo=22, routed)          2.436    10.787    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/neqOp
    SLICE_X97Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.911 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_10__2/O
                         net (fo=1, routed)           0.564    11.475    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_10__2_n_3
    SLICE_X101Y111       LUT6 (Prop_lut6_I0_O)        0.124    11.599 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_5__2/O
                         net (fo=1, routed)           0.724    12.324    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_5__2_n_3
    SLICE_X96Y113        LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_1__2/O
                         net (fo=16, routed)          0.694    13.141    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_1
    SLICE_X97Y111        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.824    40.778    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X97Y111        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[13]/C
                         clock pessimism              0.369    41.147    
                         clock uncertainty           -0.087    41.059    
    SLICE_X97Y111        FDPE (Setup_fdpe_C_CE)      -0.205    40.854    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[13]
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                 27.713    

Slack (MET) :             27.713ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 1.764ns (19.589%)  route 7.241ns (80.411%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 40.778 - 37.037 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.875     4.137    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/s_ready_i_reg
    SLICE_X93Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDCE (Prop_fdce_C_Q)         0.419     4.556 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/Q
                         net (fo=8, routed)           1.831     6.386    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Q[6]
    SLICE_X89Y113        LUT2 (Prop_lut2_I1_O)        0.299     6.685 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/edge_init[5]_i_1__2/O
                         net (fo=2, routed)           0.992     7.678    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/D[5]
    SLICE_X89Y114        LUT6 (Prop_lut6_I2_O)        0.124     7.802 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_23__2/O
                         net (fo=1, routed)           0.000     7.802    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_23__2_n_3
    SLICE_X89Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.352 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[15]_i_11__2/CO[3]
                         net (fo=22, routed)          2.436    10.787    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/neqOp
    SLICE_X97Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.911 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_10__2/O
                         net (fo=1, routed)           0.564    11.475    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_10__2_n_3
    SLICE_X101Y111       LUT6 (Prop_lut6_I0_O)        0.124    11.599 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_5__2/O
                         net (fo=1, routed)           0.724    12.324    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_5__2_n_3
    SLICE_X96Y113        LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_1__2/O
                         net (fo=16, routed)          0.694    13.141    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_1
    SLICE_X97Y111        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.824    40.778    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X97Y111        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[7]/C
                         clock pessimism              0.369    41.147    
                         clock uncertainty           -0.087    41.059    
    SLICE_X97Y111        FDPE (Setup_fdpe_C_CE)      -0.205    40.854    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[7]
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                 27.713    

Slack (MET) :             27.719ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 1.764ns (19.522%)  route 7.272ns (80.478%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 40.779 - 37.037 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.875     4.137    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/s_ready_i_reg
    SLICE_X93Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDCE (Prop_fdce_C_Q)         0.419     4.556 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA_reg[6]/Q
                         net (fo=8, routed)           1.831     6.386    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Q[6]
    SLICE_X89Y113        LUT2 (Prop_lut2_I1_O)        0.299     6.685 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/edge_init[5]_i_1__2/O
                         net (fo=2, routed)           0.992     7.678    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/D[5]
    SLICE_X89Y114        LUT6 (Prop_lut6_I2_O)        0.124     7.802 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_23__2/O
                         net (fo=1, routed)           0.000     7.802    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_23__2_n_3
    SLICE_X89Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.352 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[15]_i_11__2/CO[3]
                         net (fo=22, routed)          2.436    10.787    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/neqOp
    SLICE_X97Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.911 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_10__2/O
                         net (fo=1, routed)           0.564    11.475    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_10__2_n_3
    SLICE_X101Y111       LUT6 (Prop_lut6_I0_O)        0.124    11.599 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_5__2/O
                         net (fo=1, routed)           0.724    12.324    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_5__2_n_3
    SLICE_X96Y113        LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_1__2/O
                         net (fo=16, routed)          0.725    13.172    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_1
    SLICE_X96Y109        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.825    40.779    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X96Y109        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[9]/C
                         clock pessimism              0.369    41.148    
                         clock uncertainty           -0.087    41.060    
    SLICE_X96Y109        FDPE (Setup_fdpe_C_CE)      -0.169    40.891    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[9]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                 27.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.832%)  route 0.332ns (70.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     1.357    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/s_ready_i_reg
    SLICE_X83Y107        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.141     1.498 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[28]/Q
                         net (fo=4, routed)           0.332     1.829    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[10]
    RAMB36_X3Y21         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.402     1.886    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y21         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.459     1.427    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.723    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.263%)  route 0.269ns (67.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.319     1.359    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/s_ready_i_reg
    SLICE_X84Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.128     1.487 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/Q
                         net (fo=1, routed)           0.269     1.755    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y20         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     1.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.459     1.394    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.637    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_fdce_C_Q)         0.141     1.471 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     1.527    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.482     1.330    
    SLICE_X95Y100        FDCE (Hold_fdce_C_D)         0.076     1.406    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y103        FDCE (Prop_fdce_C_Q)         0.141     1.471 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/Q
                         net (fo=9, routed)           0.228     1.699    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][11]
    RAMB36_X4Y20         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     1.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.459     1.394    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.577    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.331     1.371    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.512 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.568    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     1.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.482     1.371    
    SLICE_X51Y119        FDPE (Hold_fdpe_C_D)         0.075     1.446    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     1.357    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/s_ready_i_reg
    SLICE_X83Y108        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141     1.498 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[27]/Q
                         net (fo=1, routed)           0.056     1.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/D[27]
    SLICE_X83Y108        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.354     1.838    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/s_ready_i_reg
    SLICE_X83Y108        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[27]/C
                         clock pessimism             -0.481     1.357    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.075     1.432    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     1.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDCE (Prop_fdce_C_Q)         0.141     1.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.526    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[10]
    SLICE_X95Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.327     1.811    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X95Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.482     1.329    
    SLICE_X95Y104        FDCE (Hold_fdce_C_D)         0.075     1.404    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     1.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_fdce_C_Q)         0.141     1.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/Q
                         net (fo=1, routed)           0.056     1.526    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[12]
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.326     1.810    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.481     1.329    
    SLICE_X99Y103        FDCE (Hold_fdce_C_D)         0.075     1.404    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     1.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/s_ready_i_reg
    SLICE_X91Y106        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106        FDRE (Prop_fdre_C_Q)         0.141     1.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           0.056     1.526    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/D[7]
    SLICE_X91Y106        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.327     1.811    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/s_ready_i_reg
    SLICE_X91Y106        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[7]/C
                         clock pessimism             -0.482     1.329    
    SLICE_X91Y106        FDRE (Hold_fdre_C_D)         0.075     1.404    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_fdce_C_Q)         0.141     1.471 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.527    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.482     1.330    
    SLICE_X95Y100        FDCE (Hold_fdce_C_D)         0.075     1.405    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_3
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         37.037      34.461     RAMB36_X4Y20   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         37.037      34.461     RAMB36_X3Y20   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         37.037      34.461     RAMB36_X3Y22   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         37.037      34.461     RAMB36_X4Y21   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         37.037      34.461     RAMB36_X5Y21   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         37.037      34.461     RAMB36_X3Y21   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         37.037      34.461     RAMB36_X5Y20   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         37.037      34.461     RAMB18_X5Y44   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         37.037      34.461     RAMB18_X4Y52   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         37.037      34.461     RAMB18_X4Y48   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y112  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X90Y112  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][17]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][18]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][19]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][20]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][21]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][22]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y111  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][23]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y110  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         18.519      17.539     SLICE_X86Y110  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_embv_p1300c_clk_wiz_0_0
  To Clock:  clkfbout_embv_p1300c_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_embv_p1300c_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   embv_p1300c_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vita_ser_clk
  To Clock:  vita_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_ser_clk
Waveform(ns):       { 0.000 1.852 }
Period(ns):         3.703
Sources:            { IO_PYTHON_CAM_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.703       2.036      ILOGIC_X1Y126  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.703       2.036      ILOGIC_X1Y126  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.703       2.036      ILOGIC_X1Y125  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.703       2.036      ILOGIC_X1Y125  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.703       2.036      ILOGIC_X1Y136  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.703       2.036      ILOGIC_X1Y136  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.703       2.036      ILOGIC_X1Y135  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.703       2.036      ILOGIC_X1Y135  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.703       2.036      ILOGIC_X1Y132  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.703       2.036      ILOGIC_X1Y132  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack       14.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.653ns (18.778%)  route 2.825ns (81.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y138        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.927 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           2.825     6.751    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[1]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.404ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.653ns (19.243%)  route 2.740ns (80.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y138        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.927 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           2.740     6.667    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[3]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 14.404    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.653ns (19.405%)  route 2.712ns (80.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.811     3.273    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y137        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y137        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.926 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           2.712     6.638    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[8]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.490ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.653ns (19.740%)  route 2.655ns (80.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.811     3.273    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y137        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y137        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.926 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           2.655     6.581    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[9]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 14.490    

Slack (MET) :             14.540ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.653ns (20.050%)  route 2.604ns (79.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y138        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.927 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           2.604     6.530    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[2]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                 14.540    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.653ns (20.921%)  route 2.468ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y138        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.927 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           2.468     6.395    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[7]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.702ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.653ns (21.099%)  route 2.442ns (78.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y138        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.927 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           2.442     6.369    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[5]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 14.702    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.653ns (21.272%)  route 2.417ns (78.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y138        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.927 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           2.417     6.343    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[0]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.749ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.653ns (21.423%)  route 2.395ns (78.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y138        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.927 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           2.395     6.322    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[4]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 14.749    

Slack (MET) :             14.775ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.653ns (21.609%)  route 2.369ns (78.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y138        ISERDESE2                                    r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.927 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           2.369     6.296    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[6]
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    21.071    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 14.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.104    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDCE (Prop_fdce_C_Q)         0.141     1.245 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.080     1.325    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/ISERDES_BITSLIP_reg
    SLICE_X94Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.315     1.440    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X94Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.324     1.117    
    SLICE_X94Y121        FDCE (Hold_fdce_C_D)         0.083     1.200    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.104    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDCE (Prop_fdce_C_Q)         0.141     1.245 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.087     1.332    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_CE_reg
    SLICE_X94Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.315     1.440    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X94Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.324     1.117    
    SLICE_X94Y121        FDCE (Hold_fdce_C_D)         0.085     1.202    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.274     1.099    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X104Y125       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDPE (Prop_fdpe_C_Q)         0.164     1.263 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_ISERDES_RESET
    SLICE_X104Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.309     1.434    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X104Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.336     1.099    
    SLICE_X104Y125       FDCE (Hold_fdce_C_D)         0.060     1.159    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.554%)  route 0.121ns (39.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.276     1.101    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X91Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124        FDCE (Prop_fdce_C_Q)         0.141     1.242 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/Q
                         net (fo=10, routed)          0.121     1.363    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/syncstate[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I2_O)        0.045     1.408 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.408    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr[1]_i_1__0_n_3
    SLICE_X90Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.436    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X90Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[1]/C
                         clock pessimism             -0.323     1.114    
    SLICE_X90Y124        FDCE (Hold_fdce_C_D)         0.121     1.235    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.163%)  route 0.123ns (39.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.276     1.101    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X91Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124        FDCE (Prop_fdce_C_Q)         0.141     1.242 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/Q
                         net (fo=10, routed)          0.123     1.365    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/syncstate[0]
    SLICE_X90Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.410 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.410    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr[2]_i_1__0_n_3
    SLICE_X90Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.436    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X90Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/C
                         clock pessimism             -0.323     1.114    
    SLICE_X90Y124        FDCE (Hold_fdce_C_D)         0.121     1.235    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.276     1.101    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X90Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDCE (Prop_fdce_C_Q)         0.164     1.265 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.072     1.337    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/p_1_in
    SLICE_X91Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.382    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate[0]_i_1__0_n_3
    SLICE_X91Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.436    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X91Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]/C
                         clock pessimism             -0.323     1.114    
    SLICE_X91Y124        FDCE (Hold_fdce_C_D)         0.092     1.206    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.276     1.101    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X90Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDCE (Prop_fdce_C_Q)         0.164     1.265 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.073     1.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/p_1_in
    SLICE_X91Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.383 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.383    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate[1]_i_1__0_n_3
    SLICE_X91Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.436    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X91Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[1]/C
                         clock pessimism             -0.323     1.114    
    SLICE_X91Y124        FDCE (Hold_fdce_C_D)         0.091     1.205    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FSM_sequential_syncstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.104    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDCE (Prop_fdce_C_Q)         0.141     1.245 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.139     1.384    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_INC_reg
    SLICE_X94Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.315     1.440    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X94Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.324     1.117    
    SLICE_X94Y121        FDCE (Hold_fdce_C_D)         0.086     1.203    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.102    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDCE (Prop_fdce_C_Q)         0.141     1.243 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.116     1.359    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/ISERDES_BITSLIP_reg
    SLICE_X104Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X104Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.323     1.115    
    SLICE_X104Y127       FDCE (Hold_fdce_C_D)         0.063     1.178    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.274     1.099    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDCE (Prop_fdce_C_Q)         0.141     1.240 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.116     1.356    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/ISERDES_BITSLIP
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.309     1.434    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.099    
    SLICE_X105Y125       FDCE (Hold_fdce_C_D)         0.075     1.174    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0
Waveform(ns):       { 0.000 7.406 }
Period(ns):         18.515
Sources:            { embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         18.515      15.939     RAMB18_X5Y44    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         18.515      15.939     RAMB18_X4Y52    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         18.515      15.939     RAMB18_X4Y48    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         18.515      15.939     RAMB18_X4Y44    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         18.515      15.939     RAMB18_X5Y48    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         18.515      16.155     IDELAY_X1Y126   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         18.515      16.155     IDELAY_X1Y136   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         18.515      16.155     IDELAY_X1Y132   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         18.515      16.155     IDELAY_X1Y138   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         18.515      16.155     IDELAY_X1Y140   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X107Y125  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X107Y125  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X106Y124  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X106Y124  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X95Y132   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X105Y128  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X105Y128  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X96Y128   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[2]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X96Y128   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[4]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         11.109      10.609     SLICE_X96Y128   embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[5]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X104Y125  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X104Y125  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X105Y125  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X105Y125  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X105Y124  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X105Y124  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X105Y124  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X105Y124  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X104Y124  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         7.406       6.906      SLICE_X104Y124  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.368ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.589ns  (logic 0.456ns (28.702%)  route 1.133ns (71.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71                                      0.000     0.000 r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/Q
                         net (fo=1, routed)           1.133     1.589    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[25]
    SLICE_X44Y74         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)       -0.043     6.957    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.532%)  route 1.088ns (70.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78                                      0.000     0.000 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/Q
                         net (fo=1, routed)           1.088     1.544    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[25]
    SLICE_X55Y76         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.043     6.957    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.487ns  (logic 0.456ns (30.659%)  route 1.031ns (69.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23                                      0.000     0.000 r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.031     1.487    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y23         FDCE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X45Y23         FDCE (Setup_fdce_C_D)       -0.095     6.905    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyh2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxa5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.433ns  (logic 0.456ns (31.813%)  route 0.977ns (68.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61                                      0.000     0.000 r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyh2ki/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyh2ki/Q
                         net (fo=1, routed)           0.977     1.433    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[16]
    SLICE_X41Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxa5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)       -0.093     6.907    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizxa5rja
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.433    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.470ns  (logic 0.518ns (35.228%)  route 0.952ns (64.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70                                      0.000     0.000 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/C
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgogx2ki/Q
                         net (fo=1, routed)           0.952     1.470    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[20]
    SLICE_X62Y69         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)       -0.013     6.987    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizy05rja
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgow52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.431ns  (logic 0.456ns (31.870%)  route 0.975ns (68.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75                                      0.000     0.000 r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgow52ki/C
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgow52ki/Q
                         net (fo=1, routed)           0.975     1.431    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[31]
    SLICE_X44Y74         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)       -0.047     6.953    embv_p1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz015rja
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgohh2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy25rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.198%)  route 0.960ns (67.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71                                      0.000     0.000 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgohh2ki/C
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgohh2ki/Q
                         net (fo=1, routed)           0.960     1.416    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[22]
    SLICE_X61Y71         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy25rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)       -0.047     6.953    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy25rja
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.196ns  (logic 0.419ns (35.039%)  route 0.777ns (64.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30                                      0.000     0.000 r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X72Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.777     1.196    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X73Y30         FDCE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X73Y30         FDCE (Setup_fdce_C_D)       -0.267     6.733    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgq5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5ri0d5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.416ns  (logic 0.518ns (36.587%)  route 0.898ns (63.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71                                      0.000     0.000 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgq5yui/C
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgq5yui/Q
                         net (fo=1, routed)           0.898     1.416    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[7]
    SLICE_X67Y71         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5ri0d5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X67Y71         FDRE (Setup_fdre_C_D)       -0.047     6.953    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5ri0d5csa
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.390ns  (logic 0.456ns (32.813%)  route 0.934ns (67.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71                                      0.000     0.000 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/C
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/Q
                         net (fo=1, routed)           0.934     1.390    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[17]
    SLICE_X55Y71         FDRE                                         r  embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.047     6.953    embv_p1300c_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  5.563    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_3
  To Clock:  clk_fpga_0

Setup :          584  Failing Endpoints,  Worst Slack       -5.505ns,  Total Violation    -2629.552ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.505ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/ALIGN_BUSY_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        3.898ns  (logic 0.952ns (24.423%)  route 2.946ns (75.577%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12039.891 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 12041.258 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.959 12041.258    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X85Y119        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/ALIGN_BUSY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.456 12041.714 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/ALIGN_BUSY_reg/Q
                         net (fo=2, routed)           0.817 12042.531    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/ALIGN_BUSY5_out
    SLICE_X85Y119        LUT5 (Prop_lut5_I4_O)        0.124 12042.655 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/axi_rdata[9]_i_14/O
                         net (fo=1, routed)           0.679 12043.335    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/host_iserdes_align_busy
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124 12043.459 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/axi_rdata[9]_i_7/O
                         net (fo=1, routed)           0.720 12044.179    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/axi_rdata[9]_i_7_n_3
    SLICE_X52Y115        LUT6 (Prop_lut6_I3_O)        0.124 12044.303 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.730 12045.032    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/axi_rdata[9]_i_2_n_3
    SLICE_X53Y110        LUT6 (Prop_lut6_I0_O)        0.124 12045.156 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000 12045.156    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_281
    SLICE_X53Y110        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.638 12039.890    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y110        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000 12039.890    
                         clock uncertainty           -0.269 12039.620    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)        0.029 12039.649    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                      12039.650    
                         arrival time                       -12045.155    
  -------------------------------------------------------------------
                         slack                                 -5.505    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        3.682ns  (logic 1.207ns (32.781%)  route 2.475ns (67.219%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12039.790 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.239ns = ( 12041.275 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.977 12041.275    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/s_ready_i_reg
    SLICE_X67Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDPE (Prop_fdpe_C_Q)         0.456 12041.731 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           1.264 12042.995    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/host_crc_status[2]
    SLICE_X59Y97         LUT6 (Prop_lut6_I3_O)        0.124 12043.119 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata[2]_i_16/O
                         net (fo=1, routed)           0.000 12043.119    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata[2]_i_16_n_3
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I1_O)      0.217 12043.336 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata_reg[2]_i_9/O
                         net (fo=1, routed)           0.000 12043.336    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata_reg[2]_i_9_n_3
    SLICE_X59Y97         MUXF8 (Prop_muxf8_I1_O)      0.094 12043.430 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           1.211 12044.641    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata_reg[2]_i_3_n_3
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.316 12044.957 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000 12044.957    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_286
    SLICE_X56Y98         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.538 12039.790    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y98         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000 12039.790    
                         clock uncertainty           -0.269 12039.521    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.031 12039.552    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                      12039.552    
                         arrival time                       -12044.958    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.339ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_status_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.159%)  route 2.909ns (77.841%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12039.902 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.230ns = ( 12041.267 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.968 12041.267    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/s_ready_i_reg
    SLICE_X64Y116        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDCE (Prop_fdce_C_Q)         0.456 12041.723 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/divider_status_reg/Q
                         net (fo=3, routed)           1.254 12042.978    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/host_iserdes_clk_status[8]
    SLICE_X38Y118        LUT6 (Prop_lut6_I5_O)        0.124 12043.102 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[24]_i_7/O
                         net (fo=1, routed)           0.732 12043.834    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[24]_i_7_n_3
    SLICE_X46Y118        LUT6 (Prop_lut6_I3_O)        0.124 12043.958 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.922 12044.880    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[24]_i_2_n_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I0_O)        0.124 12045.004 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000 12045.004    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_282
    SLICE_X45Y109        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.650 12039.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y109        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000 12039.902    
                         clock uncertainty           -0.269 12039.633    
    SLICE_X45Y109        FDRE (Setup_fdre_C_D)        0.031 12039.664    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                      12039.664    
                         arrival time                       -12045.003    
  -------------------------------------------------------------------
                         slack                                 -5.339    

Slack (VIOLATED) :        -5.233ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        3.508ns  (logic 1.269ns (36.175%)  route 2.239ns (63.825%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12039.790 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.239ns = ( 12041.275 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.977 12041.275    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/s_ready_i_reg
    SLICE_X66Y101        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDPE (Prop_fdpe_C_Q)         0.518 12041.793 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           1.141 12042.934    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/host_crc_status[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I3_O)        0.124 12043.058 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata[0]_i_19/O
                         net (fo=1, routed)           0.000 12043.058    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata[0]_i_19_n_3
    SLICE_X61Y99         MUXF7 (Prop_muxf7_I1_O)      0.217 12043.274 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata_reg[0]_i_8/O
                         net (fo=1, routed)           0.000 12043.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata_reg[0]_i_8_n_3
    SLICE_X61Y99         MUXF8 (Prop_muxf8_I1_O)      0.094 12043.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata_reg[0]_i_3/O
                         net (fo=1, routed)           1.098 12044.466    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata_reg[0]_i_3_n_3
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.316 12044.782 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000 12044.782    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_287
    SLICE_X56Y98         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.538 12039.790    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y98         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000 12039.790    
                         clock uncertainty           -0.269 12039.521    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.029 12039.550    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                      12039.550    
                         arrival time                       -12044.783    
  -------------------------------------------------------------------
                         slack                                 -5.233    

Slack (VIOLATED) :        -5.230ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        3.508ns  (logic 1.201ns (34.238%)  route 2.307ns (65.762%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12039.790 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.239ns = ( 12041.275 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.977 12041.275    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/s_ready_i_reg
    SLICE_X67Y101        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDPE (Prop_fdpe_C_Q)         0.456 12041.731 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           1.232 12042.963    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/host_crc_status[3]
    SLICE_X58Y96         LUT6 (Prop_lut6_I3_O)        0.124 12043.087 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata[3]_i_16/O
                         net (fo=1, routed)           0.000 12043.087    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata[3]_i_16_n_3
    SLICE_X58Y96         MUXF7 (Prop_muxf7_I1_O)      0.214 12043.301 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata_reg[3]_i_9/O
                         net (fo=1, routed)           0.000 12043.301    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata_reg[3]_i_9_n_3
    SLICE_X58Y96         MUXF8 (Prop_muxf8_I1_O)      0.088 12043.389 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata_reg[3]_i_3/O
                         net (fo=1, routed)           1.075 12044.464    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata_reg[3]_i_3_n_3
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.319 12044.783 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000 12044.783    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_285
    SLICE_X56Y98         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.538 12039.790    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y98         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000 12039.790    
                         clock uncertainty           -0.269 12039.521    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.032 12039.553    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                      12039.553    
                         arrival time                       -12044.783    
  -------------------------------------------------------------------
                         slack                                 -5.230    

Slack (VIOLATED) :        -5.159ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        3.436ns  (logic 1.263ns (36.760%)  route 2.173ns (63.240%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12039.790 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.239ns = ( 12041.275 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.977 12041.275    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/s_ready_i_reg
    SLICE_X66Y101        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDPE (Prop_fdpe_C_Q)         0.518 12041.793 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           1.149 12042.942    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/host_crc_status[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.124 12043.066 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata[1]_i_16/O
                         net (fo=1, routed)           0.000 12043.066    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata[1]_i_16_n_3
    SLICE_X58Y98         MUXF7 (Prop_muxf7_I1_O)      0.214 12043.280 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata_reg[1]_i_9/O
                         net (fo=1, routed)           0.000 12043.280    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata_reg[1]_i_9_n_3
    SLICE_X58Y98         MUXF8 (Prop_muxf8_I1_O)      0.088 12043.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           1.024 12044.392    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata_reg[1]_i_3_n_3
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.319 12044.711 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000 12044.711    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_280
    SLICE_X56Y98         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.538 12039.790    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y98         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000 12039.790    
                         clock uncertainty           -0.269 12039.521    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.031 12039.552    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                      12039.552    
                         arrival time                       -12044.711    
  -------------------------------------------------------------------
                         slack                                 -5.159    

Slack (VIOLATED) :        -5.020ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_RDY_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        3.405ns  (logic 0.828ns (24.314%)  route 2.577ns (75.686%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12039.891 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.230ns = ( 12041.267 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.968 12041.267    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/s_ready_i_reg
    SLICE_X65Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_RDY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.456 12041.723 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_RDY_reg/Q
                         net (fo=1, routed)           0.742 12042.465    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/host_iserdes_clk_ready
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124 12042.589 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/axi_rdata[8]_i_7/O
                         net (fo=1, routed)           1.009 12043.598    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/axi_rdata[8]_i_7_n_3
    SLICE_X51Y113        LUT5 (Prop_lut5_I3_O)        0.124 12043.722 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.827 12044.549    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/axi_rdata[8]_i_2_n_3
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124 12044.673 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000 12044.673    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_284
    SLICE_X51Y110        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.638 12039.890    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y110        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000 12039.890    
                         clock uncertainty           -0.269 12039.620    
    SLICE_X51Y110        FDRE (Setup_fdre_C_D)        0.031 12039.651    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                      12039.652    
                         arrival time                       -12044.672    
  -------------------------------------------------------------------
                         slack                                 -5.020    

Slack (VIOLATED) :        -4.931ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/multiplier_status_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        3.331ns  (logic 1.245ns (37.381%)  route 2.086ns (62.619%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12039.904 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.230ns = ( 12041.267 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.968 12041.267    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/s_ready_i_reg
    SLICE_X64Y116        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/multiplier_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDCE (Prop_fdce_C_Q)         0.456 12041.723 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/multiplier_status_reg/Q
                         net (fo=3, routed)           0.739 12042.461    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/host_iserdes_clk_status[0]
    SLICE_X57Y117        LUT6 (Prop_lut6_I5_O)        0.124 12042.585 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[16]_i_13/O
                         net (fo=1, routed)           0.000 12042.585    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[16]_i_13_n_3
    SLICE_X57Y117        MUXF7 (Prop_muxf7_I1_O)      0.245 12042.830 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata_reg[16]_i_5/O
                         net (fo=1, routed)           0.000 12042.830    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata_reg[16]_i_5_n_3
    SLICE_X57Y117        MUXF8 (Prop_muxf8_I0_O)      0.104 12042.934 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata_reg[16]_i_2/O
                         net (fo=1, routed)           1.347 12044.280    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata_reg[16]_i_2_n_3
    SLICE_X45Y106        LUT6 (Prop_lut6_I0_O)        0.316 12044.597 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000 12044.597    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_283
    SLICE_X45Y106        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.652 12039.904    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y106        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000 12039.904    
                         clock uncertainty           -0.269 12039.635    
    SLICE_X45Y106        FDRE (Setup_fdre_C_D)        0.031 12039.666    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                      12039.666    
                         arrival time                       -12044.597    
  -------------------------------------------------------------------
                         slack                                 -4.931    

Slack (VIOLATED) :        -4.740ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        2.835ns  (logic 0.419ns (14.780%)  route 2.416ns (85.220%))
  Logic Levels:           0  
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 12039.888 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.233ns = ( 12041.270 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.971 12041.270    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X55Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.419 12041.688 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[5]/Q
                         net (fo=2, routed)           2.416 12044.104    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_lines[5]
    SLICE_X52Y113        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.635 12039.887    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y113        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[5]/C
                         clock pessimism              0.000 12039.887    
                         clock uncertainty           -0.269 12039.617    
    SLICE_X52Y113        FDRE (Setup_fdre_C_D)       -0.254 12039.363    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[5]
  -------------------------------------------------------------------
                         required time                      12039.364    
                         arrival time                       -12044.104    
  -------------------------------------------------------------------
                         slack                                 -4.740    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.036ns  (clk_fpga_0 rise@12037.073ns - vita_clk_div4_l_n_3 rise@12037.037ns)
  Data Path Delay:        2.848ns  (logic 0.419ns (14.714%)  route 2.429ns (85.286%))
  Logic Levels:           0  
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 12039.886 - 12037.073 ) 
    Source Clock Delay      (SCD):    4.234ns = ( 12041.271 - 12037.037 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  12037.037 12037.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 12037.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 12038.868    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 12035.057 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 12036.939    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 12037.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 12039.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 12040.299 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.972 12041.271    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X56Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDCE (Prop_fdce_C_Q)         0.419 12041.689 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[30]/Q
                         net (fo=2, routed)           2.429 12044.118    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_lines[30]
    SLICE_X52Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                  12037.073 12037.073 r  
    PS7_X0Y0             PS7                          0.000 12037.073 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 12038.161    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 12038.252 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.633 12039.885    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[30]/C
                         clock pessimism              0.000 12039.885    
                         clock uncertainty           -0.269 12039.615    
    SLICE_X52Y116        FDRE (Setup_fdre_C_D)       -0.230 12039.385    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[30]
  -------------------------------------------------------------------
                         required time                      12039.386    
                         arrival time                       -12044.118    
  -------------------------------------------------------------------
                         slack                                 -4.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.141ns (13.955%)  route 0.869ns (86.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.322     1.362    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X63Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141     1.503 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[3]/Q
                         net (fo=1, routed)           0.869     2.372    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[3]
    SLICE_X62Y96         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.848     1.214    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y96         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[3]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.269     1.483    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.059     1.542    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.141ns (12.913%)  route 0.951ns (87.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.321     1.361    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X56Y107        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y107        FDCE (Prop_fdce_C_Q)         0.141     1.502 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[27]/Q
                         net (fo=1, routed)           0.951     2.453    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[27]
    SLICE_X49Y107        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.909     1.275    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y107        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[27]/C
                         clock pessimism              0.000     1.275    
                         clock uncertainty            0.269     1.544    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.078     1.622    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.141ns (12.819%)  route 0.959ns (87.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.321     1.361    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X65Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141     1.502 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[12]/Q
                         net (fo=1, routed)           0.959     2.461    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[12]
    SLICE_X65Y101        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.935     1.301    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[12]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.269     1.570    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.058     1.628    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.141ns (12.789%)  route 0.962ns (87.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.321     1.361    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X65Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141     1.502 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[13]/Q
                         net (fo=1, routed)           0.962     2.463    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[13]
    SLICE_X65Y103        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.934     1.300    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[13]/C
                         clock pessimism              0.000     1.300    
                         clock uncertainty            0.269     1.569    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.061     1.630    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.141ns (13.050%)  route 0.939ns (86.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.322     1.362    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X56Y106        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDCE (Prop_fdce_C_Q)         0.141     1.503 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[19]/Q
                         net (fo=1, routed)           0.939     2.442    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[19]
    SLICE_X46Y105        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.910     1.276    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[19]/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.269     1.545    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.063     1.608    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.141ns (13.774%)  route 0.883ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.321     1.361    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X63Y106        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDCE (Prop_fdce_C_Q)         0.141     1.502 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[11]/Q
                         net (fo=2, routed)           0.883     2.384    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_windows[11]
    SLICE_X62Y99         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.849     1.215    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y99         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[11]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.269     1.484    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.063     1.547    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.164ns (14.786%)  route 0.945ns (85.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.322     1.362    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X62Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDCE (Prop_fdce_C_Q)         0.164     1.526 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[8]/Q
                         net (fo=2, routed)           0.945     2.471    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_pixels[8]
    SLICE_X65Y101        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.935     1.301    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y101        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[8]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.269     1.570    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.059     1.629    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.141ns (12.602%)  route 0.978ns (87.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.323     1.363    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X59Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     1.504 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[10]/Q
                         net (fo=2, routed)           0.978     2.482    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_end_lines[10]
    SLICE_X57Y102        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.934     1.300    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y102        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[10]/C
                         clock pessimism              0.000     1.300    
                         clock uncertainty            0.269     1.569    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.070     1.639    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.634%)  route 0.975ns (87.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.321     1.361    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDCE (Prop_fdce_C_Q)         0.141     1.502 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[19]/Q
                         net (fo=2, routed)           0.975     2.477    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_start_lines[19]
    SLICE_X57Y104        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.933     1.299    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y104        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[19]/C
                         clock pessimism              0.000     1.299    
                         clock uncertainty            0.269     1.568    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.066     1.634    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.141ns (13.236%)  route 0.924ns (86.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.339     1.379    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X53Y106        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDCE (Prop_fdce_C_Q)         0.141     1.520 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[23]/Q
                         net (fo=2, routed)           0.924     2.444    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_frames[23]
    SLICE_X51Y106        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.906     1.272    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[23]/C
                         clock pessimism              0.000     1.272    
                         clock uncertainty            0.269     1.541    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.060     1.601    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.843    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           60  Failing Endpoints,  Worst Slack       -4.387ns,  Total Violation     -233.403ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.387ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.961ns  (logic 1.031ns (26.030%)  route 2.930ns (73.970%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 93.702 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.516    96.452    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT3 (Prop_lut3_I2_O)        0.332    96.784 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd24/O
                         net (fo=19, routed)          1.034    97.818    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRA0
    SLICE_X58Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    97.942 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMA_D1/O
                         net (fo=1, routed)           0.000    97.942    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[13]
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.523    93.702    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/C
                         clock pessimism              0.000    93.702    
                         clock uncertainty           -0.224    93.478    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.077    93.555    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa
  -------------------------------------------------------------------
                         required time                         93.555    
                         arrival time                         -97.942    
  -------------------------------------------------------------------
                         slack                                 -4.387    

Slack (VIOLATED) :        -4.373ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.951ns  (logic 1.031ns (26.096%)  route 2.920ns (73.904%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 93.702 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.516    96.452    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT3 (Prop_lut3_I2_O)        0.332    96.784 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd24/O
                         net (fo=19, routed)          1.024    97.808    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRB0
    SLICE_X58Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    97.932 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMB_D1/O
                         net (fo=1, routed)           0.000    97.932    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[15]
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.523    93.702    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/C
                         clock pessimism              0.000    93.702    
                         clock uncertainty           -0.224    93.478    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.081    93.559    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa
  -------------------------------------------------------------------
                         required time                         93.559    
                         arrival time                         -97.932    
  -------------------------------------------------------------------
                         slack                                 -4.373    

Slack (VIOLATED) :        -4.372ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnz5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.987ns  (logic 1.057ns (26.512%)  route 2.930ns (73.488%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 93.702 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.516    96.452    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT3 (Prop_lut3_I2_O)        0.332    96.784 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd24/O
                         net (fo=19, routed)          1.034    97.818    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRA0
    SLICE_X58Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    97.968 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMA/O
                         net (fo=1, routed)           0.000    97.968    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[12]
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnz5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.523    93.702    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnz5csa/C
                         clock pessimism              0.000    93.702    
                         clock uncertainty           -0.224    93.478    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.118    93.596    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnz5csa
  -------------------------------------------------------------------
                         required time                         93.596    
                         arrival time                         -97.968    
  -------------------------------------------------------------------
                         slack                                 -4.372    

Slack (VIOLATED) :        -4.364ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn35csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.979ns  (logic 1.059ns (26.616%)  route 2.920ns (73.384%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 93.702 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.516    96.452    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT3 (Prop_lut3_I2_O)        0.332    96.784 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd24/O
                         net (fo=19, routed)          1.024    97.808    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRB0
    SLICE_X58Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    97.960 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMB/O
                         net (fo=1, routed)           0.000    97.960    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[14]
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn35csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.523    93.702    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn35csa/C
                         clock pessimism              0.000    93.702    
                         clock uncertainty           -0.224    93.478    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.118    93.596    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn35csa
  -------------------------------------------------------------------
                         required time                         93.596    
                         arrival time                         -97.960    
  -------------------------------------------------------------------
                         slack                                 -4.364    

Slack (VIOLATED) :        -4.360ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.936ns  (logic 1.031ns (26.196%)  route 2.905ns (73.804%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 93.704 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.511    96.447    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT5 (Prop_lut5_I2_O)        0.332    96.779 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptd/O
                         net (fo=19, routed)          1.014    97.793    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRA2
    SLICE_X58Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    97.917 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/O
                         net (fo=1, routed)           0.000    97.917    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[1]
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.525    93.704    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea/C
                         clock pessimism              0.000    93.704    
                         clock uncertainty           -0.224    93.480    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.077    93.557    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea
  -------------------------------------------------------------------
                         required time                         93.557    
                         arrival time                         -97.917    
  -------------------------------------------------------------------
                         slack                                 -4.360    

Slack (VIOLATED) :        -4.354ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtx4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.934ns  (logic 1.031ns (26.209%)  route 2.903ns (73.791%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 93.704 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.511    96.447    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT5 (Prop_lut5_I2_O)        0.332    96.779 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptd/O
                         net (fo=19, routed)          1.012    97.791    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRB2
    SLICE_X58Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    97.915 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/O
                         net (fo=1, routed)           0.000    97.915    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[3]
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtx4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.525    93.704    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtx4fea/C
                         clock pessimism              0.000    93.704    
                         clock uncertainty           -0.224    93.480    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.081    93.561    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtx4fea
  -------------------------------------------------------------------
                         required time                         93.561    
                         arrival time                         -97.915    
  -------------------------------------------------------------------
                         slack                                 -4.354    

Slack (VIOLATED) :        -4.353ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.930ns  (logic 1.031ns (26.232%)  route 2.899ns (73.768%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 93.704 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.516    96.452    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT3 (Prop_lut3_I2_O)        0.332    96.784 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd24/O
                         net (fo=19, routed)          1.003    97.787    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRC0
    SLICE_X58Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    97.911 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC_D1/O
                         net (fo=1, routed)           0.000    97.911    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[5]
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.525    93.704    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/C
                         clock pessimism              0.000    93.704    
                         clock uncertainty           -0.224    93.480    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.079    93.559    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea
  -------------------------------------------------------------------
                         required time                         93.559    
                         arrival time                         -97.911    
  -------------------------------------------------------------------
                         slack                                 -4.353    

Slack (VIOLATED) :        -4.352ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.927ns  (logic 1.031ns (26.253%)  route 2.896ns (73.747%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 93.702 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.516    96.452    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT3 (Prop_lut3_I2_O)        0.332    96.784 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd24/O
                         net (fo=19, routed)          1.000    97.784    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRC0
    SLICE_X58Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    97.908 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMC_D1/O
                         net (fo=1, routed)           0.000    97.908    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[17]
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.523    93.702    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/C
                         clock pessimism              0.000    93.702    
                         clock uncertainty           -0.224    93.478    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.079    93.557    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa
  -------------------------------------------------------------------
                         required time                         93.557    
                         arrival time                         -97.908    
  -------------------------------------------------------------------
                         slack                                 -4.352    

Slack (VIOLATED) :        -4.343ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.960ns  (logic 1.057ns (26.693%)  route 2.903ns (73.307%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 93.704 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.511    96.447    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT5 (Prop_lut5_I2_O)        0.332    96.779 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptd/O
                         net (fo=19, routed)          1.012    97.791    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRB2
    SLICE_X58Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    97.941 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/O
                         net (fo=1, routed)           0.000    97.941    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[2]
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.525    93.704    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea/C
                         clock pessimism              0.000    93.704    
                         clock uncertainty           -0.224    93.480    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.118    93.598    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea
  -------------------------------------------------------------------
                         required time                         93.598    
                         arrival time                         -97.941    
  -------------------------------------------------------------------
                         slack                                 -4.343    

Slack (VIOLATED) :        -4.343ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_1 rise@91.000ns - clk_fpga_0 rise@90.993ns)
  Data Path Delay:        3.960ns  (logic 1.055ns (26.643%)  route 2.905ns (73.357%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 93.704 - 91.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 93.981 - 90.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.993    90.993 r  
    PS7_X0Y0             PS7                          0.000    90.993 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    92.186    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    92.287 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.694    93.981    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.456    94.437 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          1.381    95.818    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.119    95.937 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.511    96.447    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y72         LUT5 (Prop_lut5_I2_O)        0.332    96.779 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptd/O
                         net (fo=19, routed)          1.014    97.793    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRA2
    SLICE_X58Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    97.941 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/O
                         net (fo=1, routed)           0.000    97.941    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[0]
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     91.000    91.000 r  
    PS7_X0Y0             PS7                          0.000    91.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    92.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    92.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.525    93.704    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y71         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea/C
                         clock pessimism              0.000    93.704    
                         clock uncertainty           -0.224    93.480    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.118    93.598    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea
  -------------------------------------------------------------------
                         required time                         93.598    
                         arrival time                         -97.941    
  -------------------------------------------------------------------
                         slack                                 -4.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.231ns (19.660%)  route 0.944ns (80.340%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.266     2.032    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X55Y80         LUT5 (Prop_lut5_I2_O)        0.045     2.077 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     2.077    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X55Y80         FDPE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.835     1.201    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X55Y80         FDPE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.224     1.425    
    SLICE_X55Y80         FDPE (Hold_fdpe_C_D)         0.092     1.517    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.302ns (24.661%)  route 0.923ns (75.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.049     1.769 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.245     2.014    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X56Y72         LUT6 (Prop_lut6_I4_O)        0.112     2.126 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfiraah4hu0h2igu52kgo5yur4eptd/O
                         net (fo=1, routed)           0.000     2.126    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfh5tl2igwxyqn
    SLICE_X56Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.834     1.200    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X56Y72         FDRE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.224     1.424    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.092     1.516    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.347ns (27.775%)  route 0.902ns (72.225%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT3 (Prop_lut3_I1_O)        0.049     1.769 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.166     1.935    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X56Y72         LUT6 (Prop_lut6_I4_O)        0.112     2.047 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5cbvh4epte/O
                         net (fo=1, routed)           0.059     2.106    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsncdb3gy5cbvh4eptt2n5hb
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.151 r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfcdb3gy5cbvh4eptd/O
                         net (fo=1, routed)           0.000     2.151    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4eptp2n5hb
    SLICE_X56Y72         FDSE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.834     1.200    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X56Y72         FDSE                                         r  embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.224     1.424    
    SLICE_X56Y72         FDSE (Hold_fdse_C_D)         0.091     1.515    embv_p1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.231ns (19.963%)  route 0.926ns (80.037%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.157     1.922    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.091     2.059    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.832     1.198    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.224     1.422    
    SLICE_X54Y72         FDCE (Hold_fdce_C_CE)       -0.016     1.406    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.231ns (19.963%)  route 0.926ns (80.037%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.157     1.922    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.091     2.059    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.832     1.198    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.224     1.422    
    SLICE_X54Y72         FDCE (Hold_fdce_C_CE)       -0.016     1.406    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.231ns (19.963%)  route 0.926ns (80.037%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.157     1.922    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.091     2.059    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.832     1.198    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.224     1.422    
    SLICE_X54Y72         FDCE (Hold_fdce_C_CE)       -0.016     1.406    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.231ns (19.963%)  route 0.926ns (80.037%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.157     1.922    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.091     2.059    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.832     1.198    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.224     1.422    
    SLICE_X54Y72         FDCE (Hold_fdce_C_CE)       -0.016     1.406    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.231ns (19.963%)  route 0.926ns (80.037%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.157     1.922    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.091     2.059    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.832     1.198    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.224     1.422    
    SLICE_X54Y72         FDCE (Hold_fdce_C_CE)       -0.016     1.406    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.231ns (19.963%)  route 0.926ns (80.037%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.157     1.922    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.091     2.059    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.832     1.198    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y72         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.224     1.422    
    SLICE_X54Y72         FDCE (Hold_fdce_C_CE)       -0.016     1.406    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.231ns (17.185%)  route 1.113ns (82.815%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.443ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.566     0.902    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X55Y72         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=33, routed)          0.678     1.720    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X55Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.157     1.922    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.279     2.246    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y14         RAMB36E1                                     r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.872     1.238    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y14         RAMB36E1                                     r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.238    
                         clock uncertainty            0.224     1.463    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[2])
                                                      0.089     1.552    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.694    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embv_p1300c_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.846ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.148ns  (logic 0.419ns (36.512%)  route 0.729ns (63.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X43Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.729     1.148    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X51Y88         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)       -0.265     8.994    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.102%)  route 0.773ns (62.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X43Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.773     1.229    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X51Y88         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)       -0.095     9.164    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.456%)  route 0.617ns (59.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X43Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.617     1.036    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X48Y88         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X48Y88         FDCE (Setup_fdce_C_D)       -0.270     8.989    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.574%)  route 0.614ns (59.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X43Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.614     1.033    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y87         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X48Y87         FDCE (Setup_fdce_C_D)       -0.268     8.991    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.747%)  route 0.609ns (59.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X43Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.609     1.028    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X49Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X49Y89         FDCE (Setup_fdce_C_D)       -0.270     8.989    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.118%)  route 0.600ns (58.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.600     1.019    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X51Y82         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X51Y82         FDCE (Setup_fdce_C_D)       -0.268     8.991    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.382%)  route 0.594ns (58.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.594     1.013    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X52Y84         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X52Y84         FDCE (Setup_fdce_C_D)       -0.267     8.992    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.610%)  route 0.588ns (58.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y82         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X52Y82         FDCE (Setup_fdce_C_D)       -0.268     8.991    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        1.144ns  (logic 0.456ns (39.874%)  route 0.688ns (60.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.688     1.144    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X52Y84         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X52Y84         FDCE (Setup_fdce_C_D)       -0.095     9.164    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (MaxDelay Path 9.259ns)
  Data Path Delay:        0.968ns  (logic 0.419ns (43.299%)  route 0.549ns (56.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.259ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.549     0.968    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X52Y84         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.259     9.259    
    SLICE_X52Y84         FDCE (Setup_fdce_C_D)       -0.268     8.991    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  8.023    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_embv_p1300c_clk_wiz_0_0

Setup :          205  Failing Endpoints,  Worst Slack       -7.601ns,  Total Violation     -980.365ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.908ns  (logic 2.989ns (50.597%)  route 2.919ns (49.403%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 5344.065 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.576  5351.305    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.124  5351.429 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[13]_i_1/O
                         net (fo=1, routed)           0.000  5351.429    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[13]
    SLICE_X53Y97         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.470  5344.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y97         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/C
                         clock pessimism              0.000  5344.065    
                         clock uncertainty           -0.269  5343.796    
    SLICE_X53Y97         FDCE (Setup_fdce_C_D)        0.032  5343.828    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                       5343.828    
                         arrival time                       -5351.429    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.597ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.903ns  (logic 2.989ns (50.639%)  route 2.914ns (49.361%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 5344.065 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.571  5351.300    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.124  5351.424 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[16]_i_1/O
                         net (fo=1, routed)           0.000  5351.424    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[16]
    SLICE_X53Y97         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.470  5344.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y97         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[16]/C
                         clock pessimism              0.000  5344.065    
                         clock uncertainty           -0.269  5343.796    
    SLICE_X53Y97         FDCE (Setup_fdce_C_D)        0.031  5343.827    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                       5343.827    
                         arrival time                       -5351.424    
  -------------------------------------------------------------------
                         slack                                 -7.597    

Slack (VIOLATED) :        -7.556ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.863ns  (logic 2.989ns (50.985%)  route 2.874ns (49.015%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 5344.065 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.531  5351.260    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124  5351.384 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[14]_i_1/O
                         net (fo=1, routed)           0.000  5351.384    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[14]
    SLICE_X53Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.470  5344.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[14]/C
                         clock pessimism              0.000  5344.065    
                         clock uncertainty           -0.269  5343.796    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.032  5343.828    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[14]
  -------------------------------------------------------------------
                         required time                       5343.828    
                         arrival time                       -5351.384    
  -------------------------------------------------------------------
                         slack                                 -7.556    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.856ns  (logic 2.989ns (51.045%)  route 2.867ns (48.955%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 5344.065 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.525  5351.253    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124  5351.377 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[15]_i_1/O
                         net (fo=1, routed)           0.000  5351.377    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[15]
    SLICE_X53Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.470  5344.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[15]/C
                         clock pessimism              0.000  5344.065    
                         clock uncertainty           -0.269  5343.796    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.029  5343.825    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[15]
  -------------------------------------------------------------------
                         required time                       5343.825    
                         arrival time                       -5351.377    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.858ns  (logic 2.989ns (51.029%)  route 2.869ns (48.971%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 5344.065 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.526  5351.255    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124  5351.379 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[8]_i_1/O
                         net (fo=1, routed)           0.000  5351.379    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[8]
    SLICE_X53Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.470  5344.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/C
                         clock pessimism              0.000  5344.065    
                         clock uncertainty           -0.269  5343.796    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.031  5343.827    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]
  -------------------------------------------------------------------
                         required time                       5343.827    
                         arrival time                       -5351.379    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.547ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.853ns  (logic 2.989ns (51.071%)  route 2.864ns (48.929%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 5344.065 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.522  5351.250    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124  5351.374 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[12]_i_1/O
                         net (fo=1, routed)           0.000  5351.374    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[12]
    SLICE_X53Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.470  5344.065    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y98         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/C
                         clock pessimism              0.000  5344.065    
                         clock uncertainty           -0.269  5343.796    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.031  5343.827    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                       5343.827    
                         arrival time                       -5351.375    
  -------------------------------------------------------------------
                         slack                                 -7.547    

Slack (VIOLATED) :        -7.519ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.823ns  (logic 2.989ns (51.330%)  route 2.834ns (48.670%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 5344.064 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.492  5351.221    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124  5351.345 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[6]_i_1/O
                         net (fo=1, routed)           0.000  5351.345    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[6]
    SLICE_X53Y96         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.469  5344.064    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y96         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/C
                         clock pessimism              0.000  5344.064    
                         clock uncertainty           -0.269  5343.795    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.031  5343.826    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]
  -------------------------------------------------------------------
                         required time                       5343.826    
                         arrival time                       -5351.345    
  -------------------------------------------------------------------
                         slack                                 -7.519    

Slack (VIOLATED) :        -7.517ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.819ns  (logic 2.989ns (51.366%)  route 2.830ns (48.634%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 5344.064 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.488  5351.216    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124  5351.340 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[3]_i_1/O
                         net (fo=1, routed)           0.000  5351.340    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[3]
    SLICE_X53Y96         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.469  5344.064    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y96         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                         clock pessimism              0.000  5344.064    
                         clock uncertainty           -0.269  5343.795    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.029  5343.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]
  -------------------------------------------------------------------
                         required time                       5343.824    
                         arrival time                       -5351.341    
  -------------------------------------------------------------------
                         slack                                 -7.517    

Slack (VIOLATED) :        -7.499ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.921ns  (logic 2.989ns (50.482%)  route 2.932ns (49.518%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 5344.134 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.590  5351.318    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X54Y95         LUT2 (Prop_lut2_I0_O)        0.124  5351.442 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[4]_i_1/O
                         net (fo=1, routed)           0.000  5351.442    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[4]
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.539  5344.134    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/C
                         clock pessimism              0.000  5344.134    
                         clock uncertainty           -0.269  5343.865    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.079  5343.944    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]
  -------------------------------------------------------------------
                         required time                       5343.944    
                         arrival time                       -5351.443    
  -------------------------------------------------------------------
                         slack                                 -7.499    

Slack (VIOLATED) :        -7.489ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@5342.592ns - clk_fpga_0 rise@5342.589ns)
  Data Path Delay:        5.911ns  (logic 2.989ns (50.567%)  route 2.922ns (49.433%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 5344.134 - 5342.592 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 5345.522 - 5342.589 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5342.589  5342.589 r  
    PS7_X0Y0             PS7                          0.000  5342.589 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5343.782    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  5343.883 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.639  5345.522    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456  5345.978 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[6]/Q
                         net (fo=3, routed)           0.579  5346.557    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg_n_3_[6]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124  5346.681 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36/O
                         net (fo=1, routed)           0.000  5346.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_i_36_n_3
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5347.231 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000  5347.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_25_n_3
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5347.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/VBlankA1_s_reg_i_24/O[2]
                         net (fo=2, routed)           0.874  5348.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[12][2]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.302  5348.646 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000  5348.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_3
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  5349.195 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000  5349.195    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_3
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  5349.466 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.889  5350.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.373  5350.729 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.580  5351.309    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_3
    SLICE_X54Y95         LUT2 (Prop_lut2_I0_O)        0.124  5351.433 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[9]_i_1/O
                         net (fo=1, routed)           0.000  5351.433    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[9]
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                   5342.592  5342.592 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  5342.592 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  5344.227    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  5340.784 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  5342.504    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5342.595 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.539  5344.134    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X54Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/C
                         clock pessimism              0.000  5344.134    
                         clock uncertainty           -0.269  5343.865    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.079  5343.944    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]
  -------------------------------------------------------------------
                         required time                       5343.944    
                         arrival time                       -5351.433    
  -------------------------------------------------------------------
                         slack                                 -7.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.869%)  route 0.398ns (68.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.556     0.892    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/Q
                         net (fo=3, routed)           0.398     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg27_reg[15]_0[1]
    SLICE_X48Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.475 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_i_1/O
                         net (fo=1, routed)           0.000     1.475    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_i_1_n_3
    SLICE_X48Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.913     0.915    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X48Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.269     1.184    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.092     1.276    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.641%)  route 0.305ns (59.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 f  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.305     1.378    embv_p1300c_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_reset
    SLICE_X57Y89         LUT4 (Prop_lut4_I3_O)        0.045     1.423 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_i_1/O
                         net (fo=1, routed)           0.000     1.423    embv_p1300c_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_i_1_n_3
    SLICE_X57Y89         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.847     0.849    embv_p1300c_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X57Y89         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.269     1.118    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.091     1.209    embv_p1300c_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.047%)  route 0.313ns (59.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 f  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.313     1.385    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.045     1.430 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_i_1/O
                         net (fo=1, routed)           0.000     1.430    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_i_1_n_3
    SLICE_X63Y91         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.849     0.851    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X63Y91         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.269     1.120    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.091     1.211    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.465%)  route 0.312ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.312     1.384    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X58Y88         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.847     0.849    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X58Y88         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.269     1.118    
    SLICE_X58Y88         FDRE (Hold_fdre_C_R)         0.009     1.127    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.330%)  route 0.300ns (64.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.300     1.373    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X56Y88         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.847     0.849    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X56Y88         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.269     1.118    
    SLICE_X56Y88         FDRE (Hold_fdre_C_R)        -0.018     1.100    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.330%)  route 0.300ns (64.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.300     1.373    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X56Y88         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.847     0.849    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X56Y88         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.269     1.118    
    SLICE_X56Y88         FDRE (Hold_fdre_C_R)        -0.018     1.100    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/de_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.024%)  route 0.333ns (66.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.333     1.405    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X55Y93         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/de_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.847     0.849    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X55Y93         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/de_1_reg/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.269     1.118    
    SLICE_X55Y93         FDRE (Hold_fdre_C_R)        -0.018     1.100    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/de_1_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vblank_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.024%)  route 0.333ns (66.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.333     1.405    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X55Y93         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vblank_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.847     0.849    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X55Y93         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vblank_1_reg/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.269     1.118    
    SLICE_X55Y93         FDRE (Hold_fdre_C_R)        -0.018     1.100    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vblank_1_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vsync_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.024%)  route 0.333ns (66.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.333     1.405    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_reset
    SLICE_X55Y93         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vsync_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.847     0.849    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X55Y93         FDRE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vsync_1_reg/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.269     1.118    
    SLICE_X55Y93         FDRE (Hold_fdre_C_R)        -0.018     1.100    embv_p1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vsync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.195%)  route 0.362ns (68.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.573     0.909    embv_p1300c_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X54Y87         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  embv_p1300c_i/rst_processing_system7_0_76M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.362     1.434    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_reset
    SLICE_X54Y90         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.846     0.848    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y90         FDRE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.269     1.117    
    SLICE_X54Y90         FDRE (Hold_fdre_C_R)         0.009     1.126    embv_p1300c_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_embv_p1300c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.421ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.359ns  (logic 0.478ns (35.168%)  route 0.881ns (64.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X50Y87         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.881     1.359    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y87         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X46Y87         FDCE (Setup_fdce_C_D)       -0.220     6.780    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.480ns  (logic 0.456ns (30.817%)  route 1.024ns (69.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.024     1.480    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X56Y81         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X56Y81         FDCE (Setup_fdce_C_D)       -0.093     6.907    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.222ns  (logic 0.419ns (34.296%)  route 0.803ns (65.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.803     1.222    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X56Y83         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X56Y83         FDCE (Setup_fdce_C_D)       -0.275     6.725    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.725    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.171ns  (logic 0.419ns (35.775%)  route 0.752ns (64.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.752     1.171    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y82         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X56Y82         FDCE (Setup_fdce_C_D)       -0.270     6.730    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.535%)  route 0.827ns (64.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.827     1.283    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y88         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X47Y88         FDCE (Setup_fdce_C_D)       -0.105     6.895    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.091ns  (logic 0.419ns (38.393%)  route 0.672ns (61.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.672     1.091    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X53Y82         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X53Y82         FDCE (Setup_fdce_C_D)       -0.268     6.732    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.732    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.414%)  route 0.763ns (62.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.763     1.219    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X53Y82         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X53Y82         FDCE (Setup_fdce_C_D)       -0.093     6.907    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.359%)  route 0.594ns (58.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.594     1.013    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X47Y89         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X47Y89         FDCE (Setup_fdce_C_D)       -0.265     6.735    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.175ns  (logic 0.456ns (38.799%)  route 0.719ns (61.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81                                      0.000     0.000 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.719     1.175    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X56Y81         FDCE                                         r  embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X56Y81         FDCE (Setup_fdce_C_D)       -0.093     6.907    embv_p1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.584%)  route 0.589ns (58.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88                                      0.000     0.000 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.589     1.008    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X50Y88         FDCE                                         r  embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X50Y88         FDCE (Setup_fdce_C_D)       -0.218     6.782    embv_p1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  5.774    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_3
  To Clock:  clk_out1_embv_p1300c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.478ns (27.822%)  route 1.240ns (72.179%))
  Logic Levels:           0  
  Clock Path Skew:        -2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 11.047 - 9.259 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     4.153    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104        FDCE (Prop_fdce_C_Q)         0.478     4.631 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.240     5.871    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X98Y105        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.785    11.047    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y105        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.000    11.047    
                         clock uncertainty           -0.087    10.960    
    SLICE_X98Y105        FDCE (Setup_fdce_C_D)       -0.220    10.740    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.456ns (24.350%)  route 1.417ns (75.650%))
  Logic Levels:           0  
  Clock Path Skew:        -2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     4.153    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_fdce_C_Q)         0.456     4.609 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.417     6.025    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.000    11.048    
                         clock uncertainty           -0.087    10.961    
    SLICE_X98Y102        FDCE (Setup_fdce_C_D)       -0.054    10.907    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.518ns (27.944%)  route 1.336ns (72.056%))
  Logic Levels:           0  
  Clock Path Skew:        -2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 11.047 - 9.259 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     4.153    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104        FDCE (Prop_fdce_C_Q)         0.518     4.671 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.336     6.006    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X98Y105        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.785    11.047    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y105        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.000    11.047    
                         clock uncertainty           -0.087    10.960    
    SLICE_X98Y105        FDCE (Setup_fdce_C_D)       -0.056    10.904    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.478ns (32.916%)  route 0.974ns (67.085%))
  Logic Levels:           0  
  Clock Path Skew:        -2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 10.874 - 9.259 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.892     4.154    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.478     4.632 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.974     5.606    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X97Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.612    10.874    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X97Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000    10.874    
                         clock uncertainty           -0.087    10.787    
    SLICE_X97Y99         FDCE (Setup_fdce_C_D)       -0.267    10.520    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.520    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.419ns (25.209%)  route 1.243ns (74.791%))
  Logic Levels:           0  
  Clock Path Skew:        -2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 11.047 - 9.259 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     4.153    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_fdce_C_Q)         0.419     4.572 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.243     5.815    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X98Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.785    11.047    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.000    11.047    
                         clock uncertainty           -0.087    10.960    
    SLICE_X98Y103        FDCE (Setup_fdce_C_D)       -0.219    10.741    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.741    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.419ns (25.233%)  route 1.241ns (74.767%))
  Logic Levels:           0  
  Clock Path Skew:        -2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     4.153    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_fdce_C_Q)         0.419     4.572 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.241     5.813    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.000    11.048    
                         clock uncertainty           -0.087    10.961    
    SLICE_X98Y102        FDCE (Setup_fdce_C_D)       -0.216    10.745    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.518ns (29.254%)  route 1.253ns (70.746%))
  Logic Levels:           0  
  Clock Path Skew:        -2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.892     4.154    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.518     4.672 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.253     5.924    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    11.048    
                         clock uncertainty           -0.087    10.961    
    SLICE_X97Y100        FDCE (Setup_fdce_C_D)       -0.095    10.866    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.478ns (32.751%)  route 0.982ns (67.249%))
  Logic Levels:           0  
  Clock Path Skew:        -2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 10.874 - 9.259 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.892     4.154    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.478     4.632 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.982     5.613    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X96Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.612    10.874    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X96Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    10.874    
                         clock uncertainty           -0.087    10.787    
    SLICE_X96Y99         FDCE (Setup_fdce_C_D)       -0.217    10.570    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.478ns (30.281%)  route 1.101ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 11.047 - 9.259 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.891     4.153    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104        FDCE (Prop_fdce_C_Q)         0.478     4.631 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.101     5.731    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X99Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.785    11.047    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X99Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.000    11.047    
                         clock uncertainty           -0.087    10.960    
    SLICE_X99Y104        FDCE (Setup_fdce_C_D)       -0.266    10.694    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.518ns (35.094%)  route 0.958ns (64.906%))
  Logic Levels:           0  
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 10.906 - 9.259 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        1.009     4.271    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDCE (Prop_fdce_C_Q)         0.518     4.789 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.958     5.747    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X36Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.644    10.906    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000    10.906    
                         clock uncertainty           -0.087    10.819    
    SLICE_X36Y121        FDCE (Setup_fdce_C_D)       -0.047    10.772    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  5.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.540%)  route 0.257ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.329     1.369    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDCE (Prop_fdce_C_Q)         0.148     1.517 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.257     1.774    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.900     0.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     0.902    
    SLICE_X36Y121        FDCE (Hold_fdce_C_D)         0.023     0.925    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.770%)  route 0.294ns (64.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.329     1.369    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDCE (Prop_fdce_C_Q)         0.164     1.533 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.294     1.827    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.900     0.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     0.902    
    SLICE_X36Y121        FDCE (Hold_fdce_C_D)         0.076     0.978    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.148ns (31.567%)  route 0.321ns (68.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.329     1.369    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDCE (Prop_fdce_C_Q)         0.148     1.517 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.321     1.837    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X34Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.901     0.903    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     0.903    
    SLICE_X34Y121        FDCE (Hold_fdce_C_D)         0.022     0.925    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.488%)  route 0.486ns (77.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     1.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_fdce_C_Q)         0.141     1.470 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.486     1.956    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X100Y103       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.966     0.968    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y103       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.000     0.968    
    SLICE_X100Y103       FDCE (Hold_fdce_C_D)         0.075     1.043    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.164ns (26.036%)  route 0.466ns (73.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     1.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104        FDCE (Prop_fdce_C_Q)         0.164     1.493 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.466     1.959    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X98Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.966     0.968    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.000     0.968    
    SLICE_X98Y104        FDCE (Hold_fdce_C_D)         0.075     1.043    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.297%)  route 0.360ns (68.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.329     1.369    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDCE (Prop_fdce_C_Q)         0.164     1.533 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.360     1.893    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X36Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.900     0.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     0.902    
    SLICE_X36Y121        FDCE (Hold_fdce_C_D)         0.075     0.977    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.164ns (24.784%)  route 0.498ns (75.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     1.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104        FDCE (Prop_fdce_C_Q)         0.164     1.493 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.498     1.990    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X98Y105        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.966     0.968    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y105        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.000     0.968    
    SLICE_X98Y105        FDCE (Hold_fdce_C_D)         0.090     1.058    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.148ns (24.581%)  route 0.454ns (75.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     1.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y104        FDCE (Prop_fdce_C_Q)         0.148     1.477 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.454     1.931    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X98Y105        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.966     0.968    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y105        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.000     0.968    
    SLICE_X98Y105        FDCE (Hold_fdce_C_D)         0.022     0.990    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.164ns (28.681%)  route 0.408ns (71.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.164     1.494 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.408     1.901    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X96Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.880     0.882    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X96Y99         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     0.882    
    SLICE_X96Y99         FDCE (Hold_fdce_C_D)         0.075     0.957    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_embv_p1300c_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.128ns (21.084%)  route 0.479ns (78.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     1.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_fdce_C_Q)         0.128     1.457 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.479     1.936    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X98Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.966     0.968    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.000     0.968    
    SLICE_X98Y103        FDCE (Hold_fdce_C_D)         0.022     0.990    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.946    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  vita_clk_div4_l_n_3

Setup :         1134  Failing Endpoints,  Worst Slack       -5.607ns,  Total Violation    -4079.533ns
Hold  :           20  Failing Endpoints,  Worst Slack       -0.543ns,  Total Violation       -1.834ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.607ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.629ns  (logic 1.606ns (28.529%)  route 4.023ns (71.471%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 4670.399 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 4669.903 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.968  4669.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.358 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=11, routed)          1.473  4671.831    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/slv_reg5_reg[9][3]
    SLICE_X95Y116        LUT6 (Prop_lut6_I1_O)        0.124  4671.955 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0/O
                         net (fo=1, routed)           0.000  4671.955    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0_n_3
    SLICE_X95Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4672.505 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_2__0/CO[3]
                         net (fo=9, routed)           0.943  4673.448    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X95Y117        LUT5 (Prop_lut5_I1_O)        0.150  4673.598 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0/O
                         net (fo=1, routed)           0.872  4674.470    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0_n_3
    SLICE_X94Y122        LUT5 (Prop_lut5_I0_O)        0.326  4674.796 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.736  4675.531    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X97Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.816  4670.399    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X97Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[14]/C
                         clock pessimism              0.000  4670.399    
                         clock uncertainty           -0.269  4670.130    
    SLICE_X97Y119        FDPE (Setup_fdpe_C_CE)      -0.205  4669.925    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[14]
  -------------------------------------------------------------------
                         required time                       4669.925    
                         arrival time                       -4675.532    
  -------------------------------------------------------------------
                         slack                                 -5.607    

Slack (VIOLATED) :        -5.607ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.629ns  (logic 1.606ns (28.529%)  route 4.023ns (71.471%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 4670.399 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 4669.903 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.968  4669.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.358 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=11, routed)          1.473  4671.831    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/slv_reg5_reg[9][3]
    SLICE_X95Y116        LUT6 (Prop_lut6_I1_O)        0.124  4671.955 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0/O
                         net (fo=1, routed)           0.000  4671.955    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0_n_3
    SLICE_X95Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4672.505 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_2__0/CO[3]
                         net (fo=9, routed)           0.943  4673.448    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X95Y117        LUT5 (Prop_lut5_I1_O)        0.150  4673.598 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0/O
                         net (fo=1, routed)           0.872  4674.470    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0_n_3
    SLICE_X94Y122        LUT5 (Prop_lut5_I0_O)        0.326  4674.796 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.736  4675.531    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X97Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.816  4670.399    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X97Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[3]/C
                         clock pessimism              0.000  4670.399    
                         clock uncertainty           -0.269  4670.130    
    SLICE_X97Y119        FDPE (Setup_fdpe_C_CE)      -0.205  4669.925    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[3]
  -------------------------------------------------------------------
                         required time                       4669.925    
                         arrival time                       -4675.532    
  -------------------------------------------------------------------
                         slack                                 -5.607    

Slack (VIOLATED) :        -5.589ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.612ns  (logic 1.606ns (28.616%)  route 4.006ns (71.384%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 4670.400 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 4669.903 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.968  4669.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.358 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=11, routed)          1.473  4671.831    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/slv_reg5_reg[9][3]
    SLICE_X95Y116        LUT6 (Prop_lut6_I1_O)        0.124  4671.955 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0/O
                         net (fo=1, routed)           0.000  4671.955    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0_n_3
    SLICE_X95Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4672.505 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_2__0/CO[3]
                         net (fo=9, routed)           0.943  4673.448    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X95Y117        LUT5 (Prop_lut5_I1_O)        0.150  4673.598 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0/O
                         net (fo=1, routed)           0.872  4674.470    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0_n_3
    SLICE_X94Y122        LUT5 (Prop_lut5_I0_O)        0.326  4674.796 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.718  4675.514    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X95Y118        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.817  4670.400    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X95Y118        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
                         clock pessimism              0.000  4670.400    
                         clock uncertainty           -0.269  4670.131    
    SLICE_X95Y118        FDPE (Setup_fdpe_C_CE)      -0.205  4669.926    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]
  -------------------------------------------------------------------
                         required time                       4669.926    
                         arrival time                       -4675.515    
  -------------------------------------------------------------------
                         slack                                 -5.589    

Slack (VIOLATED) :        -5.589ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.612ns  (logic 1.606ns (28.616%)  route 4.006ns (71.384%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 4670.400 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 4669.903 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.968  4669.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.358 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=11, routed)          1.473  4671.831    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/slv_reg5_reg[9][3]
    SLICE_X95Y116        LUT6 (Prop_lut6_I1_O)        0.124  4671.955 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0/O
                         net (fo=1, routed)           0.000  4671.955    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0_n_3
    SLICE_X95Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4672.505 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_2__0/CO[3]
                         net (fo=9, routed)           0.943  4673.448    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X95Y117        LUT5 (Prop_lut5_I1_O)        0.150  4673.598 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0/O
                         net (fo=1, routed)           0.872  4674.470    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0_n_3
    SLICE_X94Y122        LUT5 (Prop_lut5_I0_O)        0.326  4674.796 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.718  4675.514    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X95Y118        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.817  4670.400    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X95Y118        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[4]/C
                         clock pessimism              0.000  4670.400    
                         clock uncertainty           -0.269  4670.131    
    SLICE_X95Y118        FDPE (Setup_fdpe_C_CE)      -0.205  4669.926    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[4]
  -------------------------------------------------------------------
                         required time                       4669.926    
                         arrival time                       -4675.515    
  -------------------------------------------------------------------
                         slack                                 -5.589    

Slack (VIOLATED) :        -5.549ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.572ns  (logic 1.606ns (28.823%)  route 3.966ns (71.177%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 4670.399 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 4669.903 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.968  4669.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.358 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=11, routed)          1.473  4671.831    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/slv_reg5_reg[9][3]
    SLICE_X95Y116        LUT6 (Prop_lut6_I1_O)        0.124  4671.955 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0/O
                         net (fo=1, routed)           0.000  4671.955    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0_n_3
    SLICE_X95Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4672.505 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_2__0/CO[3]
                         net (fo=9, routed)           0.943  4673.448    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X95Y117        LUT5 (Prop_lut5_I1_O)        0.150  4673.598 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0/O
                         net (fo=1, routed)           0.872  4674.470    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0_n_3
    SLICE_X94Y122        LUT5 (Prop_lut5_I0_O)        0.326  4674.796 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.678  4675.474    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X95Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.816  4670.399    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X95Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[12]/C
                         clock pessimism              0.000  4670.399    
                         clock uncertainty           -0.269  4670.130    
    SLICE_X95Y119        FDPE (Setup_fdpe_C_CE)      -0.205  4669.925    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[12]
  -------------------------------------------------------------------
                         required time                       4669.925    
                         arrival time                       -4675.475    
  -------------------------------------------------------------------
                         slack                                 -5.549    

Slack (VIOLATED) :        -5.549ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.572ns  (logic 1.606ns (28.823%)  route 3.966ns (71.177%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 4670.399 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.262ns = ( 4669.903 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.968  4669.902    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.358 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=11, routed)          1.473  4671.831    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/slv_reg5_reg[9][3]
    SLICE_X95Y116        LUT6 (Prop_lut6_I1_O)        0.124  4671.955 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0/O
                         net (fo=1, routed)           0.000  4671.955    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate[2]_i_6__0_n_3
    SLICE_X95Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4672.505 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/alignstate_reg[2]_i_2__0/CO[3]
                         net (fo=9, routed)           0.943  4673.448    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X95Y117        LUT5 (Prop_lut5_I1_O)        0.150  4673.598 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0/O
                         net (fo=1, routed)           0.872  4674.470    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_3__0_n_3
    SLICE_X94Y122        LUT5 (Prop_lut5_I0_O)        0.326  4674.796 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          0.678  4675.474    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X95Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.816  4670.399    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X95Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[2]/C
                         clock pessimism              0.000  4670.399    
                         clock uncertainty           -0.269  4670.130    
    SLICE_X95Y119        FDPE (Setup_fdpe_C_CE)      -0.205  4669.925    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[2]
  -------------------------------------------------------------------
                         required time                       4669.925    
                         arrival time                       -4675.475    
  -------------------------------------------------------------------
                         slack                                 -5.549    

Slack (VIOLATED) :        -5.500ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.531ns  (logic 1.653ns (29.887%)  route 3.878ns (70.113%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 4670.408 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 4669.904 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.969  4669.904    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y116       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.518  4670.422 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/Q
                         net (fo=11, routed)          1.581  4672.003    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/slv_reg5_reg[9][5]
    SLICE_X94Y116        LUT6 (Prop_lut6_I2_O)        0.124  4672.127 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate[2]_i_6__2/O
                         net (fo=1, routed)           0.000  4672.127    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate[2]_i_6__2_n_3
    SLICE_X94Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4672.660 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate_reg[2]_i_2__2/CO[3]
                         net (fo=9, routed)           1.130  4673.791    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X96Y113        LUT5 (Prop_lut5_I1_O)        0.150  4673.940 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_3__2/O
                         net (fo=1, routed)           0.469  4674.410    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_3__2_n_3
    SLICE_X96Y113        LUT5 (Prop_lut5_I0_O)        0.328  4674.738 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_1__2/O
                         net (fo=16, routed)          0.697  4675.435    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_1
    SLICE_X97Y110        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.825  4670.408    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X97Y110        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[3]/C
                         clock pessimism              0.000  4670.408    
                         clock uncertainty           -0.269  4670.139    
    SLICE_X97Y110        FDPE (Setup_fdpe_C_CE)      -0.205  4669.934    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[3]
  -------------------------------------------------------------------
                         required time                       4669.934    
                         arrival time                       -4675.435    
  -------------------------------------------------------------------
                         slack                                 -5.500    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.528ns  (logic 1.653ns (29.905%)  route 3.875ns (70.095%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 4670.407 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 4669.904 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.969  4669.904    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y116       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.518  4670.422 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/Q
                         net (fo=11, routed)          1.581  4672.003    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/slv_reg5_reg[9][5]
    SLICE_X94Y116        LUT6 (Prop_lut6_I2_O)        0.124  4672.127 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate[2]_i_6__2/O
                         net (fo=1, routed)           0.000  4672.127    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate[2]_i_6__2_n_3
    SLICE_X94Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4672.660 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate_reg[2]_i_2__2/CO[3]
                         net (fo=9, routed)           1.130  4673.791    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X96Y113        LUT5 (Prop_lut5_I1_O)        0.150  4673.940 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_3__2/O
                         net (fo=1, routed)           0.469  4674.410    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_3__2_n_3
    SLICE_X96Y113        LUT5 (Prop_lut5_I0_O)        0.328  4674.738 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_1__2/O
                         net (fo=16, routed)          0.694  4675.432    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_1
    SLICE_X97Y111        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.824  4670.407    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X97Y111        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[13]/C
                         clock pessimism              0.000  4670.407    
                         clock uncertainty           -0.269  4670.138    
    SLICE_X97Y111        FDPE (Setup_fdpe_C_CE)      -0.205  4669.933    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[13]
  -------------------------------------------------------------------
                         required time                       4669.933    
                         arrival time                       -4675.431    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.528ns  (logic 1.653ns (29.905%)  route 3.875ns (70.095%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 4670.407 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 4669.904 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.969  4669.904    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y116       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.518  4670.422 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/Q
                         net (fo=11, routed)          1.581  4672.003    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/slv_reg5_reg[9][5]
    SLICE_X94Y116        LUT6 (Prop_lut6_I2_O)        0.124  4672.127 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate[2]_i_6__2/O
                         net (fo=1, routed)           0.000  4672.127    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate[2]_i_6__2_n_3
    SLICE_X94Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4672.660 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate_reg[2]_i_2__2/CO[3]
                         net (fo=9, routed)           1.130  4673.791    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X96Y113        LUT5 (Prop_lut5_I1_O)        0.150  4673.940 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_3__2/O
                         net (fo=1, routed)           0.469  4674.410    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_3__2_n_3
    SLICE_X96Y113        LUT5 (Prop_lut5_I0_O)        0.328  4674.738 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_1__2/O
                         net (fo=16, routed)          0.694  4675.432    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_1
    SLICE_X97Y111        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.824  4670.407    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X97Y111        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[7]/C
                         clock pessimism              0.000  4670.407    
                         clock uncertainty           -0.269  4670.138    
    SLICE_X97Y111        FDPE (Setup_fdpe_C_CE)      -0.205  4669.933    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[7]
  -------------------------------------------------------------------
                         required time                       4669.933    
                         arrival time                       -4675.431    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.492ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.559ns  (logic 1.653ns (29.738%)  route 3.906ns (70.262%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 4670.408 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.263ns = ( 4669.904 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.969  4669.904    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y116       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_fdre_C_Q)         0.518  4670.422 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[5]/Q
                         net (fo=11, routed)          1.581  4672.003    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/slv_reg5_reg[9][5]
    SLICE_X94Y116        LUT6 (Prop_lut6_I2_O)        0.124  4672.127 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate[2]_i_6__2/O
                         net (fo=1, routed)           0.000  4672.127    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate[2]_i_6__2_n_3
    SLICE_X94Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4672.660 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/alignstate_reg[2]_i_2__2/CO[3]
                         net (fo=9, routed)           1.130  4673.791    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/slv_reg5_reg[9]_0[0]
    SLICE_X96Y113        LUT5 (Prop_lut5_I1_O)        0.150  4673.940 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_3__2/O
                         net (fo=1, routed)           0.469  4674.410    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_3__2_n_3
    SLICE_X96Y113        LUT5 (Prop_lut5_I0_O)        0.328  4674.738 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[15]_i_1__2/O
                         net (fo=16, routed)          0.725  4675.462    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_1
    SLICE_X96Y109        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.825  4670.408    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X96Y109        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[9]/C
                         clock pessimism              0.000  4670.408    
                         clock uncertainty           -0.269  4670.139    
    SLICE_X96Y109        FDPE (Setup_fdpe_C_CE)      -0.169  4669.970    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[9]
  -------------------------------------------------------------------
                         required time                       4669.970    
                         arrival time                       -4675.462    
  -------------------------------------------------------------------
                         slack                                 -5.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.543ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.231ns (28.287%)  route 0.586ns (71.713%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.557     0.893    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[5]/Q
                         net (fo=1, routed)           0.436     1.470    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/host_triggen_cnt_trigger2low_reg[31][5]
    SLICE_X50Y103        LUT6 (Prop_lut6_I3_O)        0.045     1.515 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr[5]_i_2/O
                         net (fo=1, routed)           0.150     1.664    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr[5]_i_2_n_3
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.045     1.709 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.709    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr[5]_i_1_n_3
    SLICE_X50Y104        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.379     1.863    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/s_ready_i_reg
    SLICE_X50Y104        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr_reg[5]/C
                         clock pessimism              0.000     1.863    
                         clock uncertainty            0.269     2.132    
    SLICE_X50Y104        FDPE (Hold_fdpe_C_D)         0.121     2.253    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (VIOLATED) :        -0.146ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.185ns (17.833%)  route 0.852ns (82.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=106, routed)         0.852     2.009    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg4_reg[2][1]
    SLICE_X83Y126        LUT3 (Prop_lut3_I1_O)        0.044     2.053 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[14]_i_1__0_n_3
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.340     1.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[14]/C
                         clock pessimism              0.000     1.824    
                         clock uncertainty            0.269     2.093    
    SLICE_X83Y126        FDCE (Hold_fdce_C_D)         0.107     2.200    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.145ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.185ns (17.816%)  route 0.853ns (82.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=106, routed)         0.853     2.010    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg4_reg[2][1]
    SLICE_X83Y126        LUT3 (Prop_lut3_I1_O)        0.044     2.054 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.054    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[9]_i_1__0_n_3
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.340     1.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[9]/C
                         clock pessimism              0.000     1.824    
                         clock uncertainty            0.269     2.093    
    SLICE_X83Y126        FDCE (Hold_fdce_C_D)         0.107     2.200    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.130ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.186ns (17.912%)  route 0.852ns (82.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=106, routed)         0.852     2.009    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg4_reg[2][1]
    SLICE_X83Y126        LUT3 (Prop_lut3_I1_O)        0.045     2.054 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.054    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[13]_i_1__0_n_3
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.340     1.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[13]/C
                         clock pessimism              0.000     1.824    
                         clock uncertainty            0.269     2.093    
    SLICE_X83Y126        FDCE (Hold_fdce_C_D)         0.092     2.185    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.129ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.895%)  route 0.853ns (82.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=106, routed)         0.853     2.010    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg4_reg[2][1]
    SLICE_X83Y126        LUT3 (Prop_lut3_I1_O)        0.045     2.055 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.055    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[6]_i_1__0_n_3
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.340     1.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[6]/C
                         clock pessimism              0.000     1.824    
                         clock uncertainty            0.269     2.093    
    SLICE_X83Y126        FDCE (Hold_fdce_C_D)         0.092     2.185    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.185ns (17.173%)  route 0.892ns (82.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=106, routed)         0.892     2.049    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg4_reg[2][1]
    SLICE_X83Y126        LUT3 (Prop_lut3_I1_O)        0.044     2.093 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.093    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[5]_i_1__0_n_3
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.340     1.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[5]/C
                         clock pessimism              0.000     1.824    
                         clock uncertainty            0.269     2.093    
    SLICE_X83Y126        FDCE (Hold_fdce_C_D)         0.107     2.200    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.089ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.250%)  route 0.892ns (82.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=106, routed)         0.892     2.049    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/slv_reg4_reg[2][1]
    SLICE_X83Y126        LUT3 (Prop_lut3_I1_O)        0.045     2.094 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.094    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr[10]_i_1__0_n_3
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.340     1.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X83Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[10]/C
                         clock pessimism              0.000     1.824    
                         clock uncertainty            0.269     2.093    
    SLICE_X83Y126        FDCE (Hold_fdce_C_D)         0.091     2.184    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.085ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.769ns (63.615%)  route 0.440ns (36.385%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.577     0.913    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[2]/Q
                         net (fo=3, routed)           0.201     1.255    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg_n_3_[2]
    SLICE_X55Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.402 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.402    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_13_n_3
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.441 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.441    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_12_n_3
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.480 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.480    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_11_n_3
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.534 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_10/O[0]
                         net (fo=1, routed)           0.116     1.650    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/R[12]
    SLICE_X55Y101        LUT6 (Prop_lut6_I1_O)        0.107     1.757 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_5/O
                         net (fo=1, routed)           0.000     1.757    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_5_n_3
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.885 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg_i_2/CO[1]
                         net (fo=2, routed)           0.123     2.007    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/CO[0]
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.114     2.121 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/framestart_active_i_1/O
                         net (fo=1, routed)           0.000     2.121    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder_n_233
    SLICE_X57Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X57Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism              0.000     1.846    
                         clock uncertainty            0.269     2.115    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.092     2.207    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.769ns (63.563%)  route 0.441ns (36.437%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.577     0.913    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg[2]/Q
                         net (fo=3, routed)           0.201     1.255    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23_reg_n_3_[2]
    SLICE_X55Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.402 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.402    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_13_n_3
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.441 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.441    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_12_n_3
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.480 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.480    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_11_n_3
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.534 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/framestart2_reg_i_10/O[0]
                         net (fo=1, routed)           0.116     1.650    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/R[12]
    SLICE_X55Y101        LUT6 (Prop_lut6_I1_O)        0.107     1.757 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_5/O
                         net (fo=1, routed)           0.000     1.757    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_5_n_3
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.885 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg_i_2/CO[1]
                         net (fo=2, routed)           0.124     2.008    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/eqOp
    SLICE_X57Y101        LUT2 (Prop_lut2_I1_O)        0.114     2.122 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_i_1/O
                         net (fo=1, routed)           0.000     2.122    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2
    SLICE_X57Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X57Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism              0.000     1.846    
                         clock uncertainty            0.269     2.115    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.091     2.206    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.254ns (22.299%)  route 0.885ns (77.701%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.666     1.002    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y101        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.164     1.166 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30_reg[6]/Q
                         net (fo=75, routed)          0.636     1.802    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/slv_reg30_reg[6][2]
    SLICE_X80Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA[71]_i_2/O
                         net (fo=1, routed)           0.249     2.096    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA[71]_i_2_n_3
    SLICE_X80Y103        LUT5 (Prop_lut5_I4_O)        0.045     2.141 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA[71]_i_1/O
                         net (fo=1, routed)           0.000     2.141    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA[71]_i_1_n_3
    SLICE_X80Y103        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.357     1.841    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/s_ready_i_reg
    SLICE_X80Y103        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_reg[71]/C
                         clock pessimism              0.000     1.841    
                         clock uncertainty            0.269     2.110    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.092     2.202    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_reg[71]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                 -0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embv_p1300c_clk_wiz_0_0
  To Clock:  vita_clk_div4_l_n_3

Setup :            0  Failing Endpoints,  Worst Slack        4.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        6.304ns  (logic 0.456ns (7.234%)  route 5.848ns (92.766%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 40.782 - 37.037 ) 
    Source Clock Delay      (SCD):    1.983ns = ( 29.761 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980    29.761    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDCE (Prop_fdce_C_Q)         0.456    30.217 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           5.848    36.064    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X96Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.828    40.782    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.000    40.782    
                         clock uncertainty           -0.087    40.695    
    SLICE_X96Y101        FDCE (Setup_fdce_C_D)       -0.047    40.648    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         40.648    
                         arrival time                         -36.064    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        5.880ns  (logic 0.518ns (8.810%)  route 5.362ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        2.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 40.897 - 37.037 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 29.614 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.833    29.614    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDCE (Prop_fdce_C_Q)         0.518    30.132 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           5.362    35.494    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.943    40.897    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000    40.897    
                         clock uncertainty           -0.087    40.810    
    SLICE_X50Y121        FDCE (Setup_fdce_C_D)       -0.047    40.763    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -35.494    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        5.514ns  (logic 0.518ns (9.394%)  route 4.996ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    1.982ns = ( 29.760 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.979    29.760    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDCE (Prop_fdce_C_Q)         0.518    30.278 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           4.996    35.274    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.000    40.781    
                         clock uncertainty           -0.087    40.694    
    SLICE_X94Y103        FDCE (Setup_fdce_C_D)       -0.045    40.649    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         40.649    
                         arrival time                         -35.274    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        5.440ns  (logic 0.518ns (9.523%)  route 4.922ns (90.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    1.983ns = ( 29.761 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980    29.761    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X100Y103       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y103       FDCE (Prop_fdce_C_Q)         0.518    30.279 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           4.922    35.200    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X99Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.000    40.781    
                         clock uncertainty           -0.087    40.694    
    SLICE_X99Y103        FDCE (Setup_fdce_C_D)       -0.095    40.599    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         40.599    
                         arrival time                         -35.200    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        5.747ns  (logic 0.518ns (9.013%)  route 5.229ns (90.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 40.895 - 37.037 ) 
    Source Clock Delay      (SCD):    1.833ns = ( 29.611 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.830    29.611    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDCE (Prop_fdce_C_Q)         0.518    30.129 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           5.229    35.358    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.941    40.895    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000    40.895    
                         clock uncertainty           -0.087    40.808    
    SLICE_X50Y122        FDCE (Setup_fdce_C_D)       -0.047    40.761    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.761    
                         arrival time                         -35.358    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        5.301ns  (logic 0.478ns (9.018%)  route 4.823ns (90.982%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    1.982ns = ( 29.760 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.979    29.760    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDCE (Prop_fdce_C_Q)         0.478    30.238 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           4.823    35.060    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    40.781    
                         clock uncertainty           -0.087    40.694    
    SLICE_X94Y103        FDCE (Setup_fdce_C_D)       -0.220    40.474    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         40.474    
                         arrival time                         -35.060    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        5.442ns  (logic 0.518ns (9.519%)  route 4.924ns (90.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    1.982ns = ( 29.760 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.979    29.760    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDCE (Prop_fdce_C_Q)         0.518    30.278 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           4.924    35.202    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.000    40.781    
                         clock uncertainty           -0.087    40.694    
    SLICE_X94Y103        FDCE (Setup_fdce_C_D)       -0.047    40.647    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                         -35.202    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        5.650ns  (logic 0.456ns (8.070%)  route 5.194ns (91.930%))
  Logic Levels:           0  
  Clock Path Skew:        2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 40.898 - 37.037 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 29.614 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.833    29.614    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.456    30.070 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           5.194    35.264    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y120        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.944    40.898    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y120        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    40.898    
                         clock uncertainty           -0.087    40.811    
    SLICE_X50Y120        FDCE (Setup_fdce_C_D)       -0.047    40.764    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.811ns  (logic 0.478ns (9.936%)  route 4.333ns (90.064%))
  Logic Levels:           0  
  Clock Path Skew:        2.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 40.897 - 37.037 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 29.614 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.833    29.614    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDCE (Prop_fdce_C_Q)         0.478    30.092 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           4.333    34.424    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.943    40.897    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    40.897    
                         clock uncertainty           -0.087    40.810    
    SLICE_X50Y121        FDCE (Setup_fdce_C_D)       -0.217    40.593    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         40.593    
                         arrival time                         -34.424    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.289ns  (logic 0.456ns (10.631%)  route 3.833ns (89.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 40.782 - 37.037 ) 
    Source Clock Delay      (SCD):    1.983ns = ( 29.761 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980    29.761    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDCE (Prop_fdce_C_Q)         0.456    30.217 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           3.833    34.050    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.828    40.782    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.000    40.782    
                         clock uncertainty           -0.087    40.695    
    SLICE_X95Y100        FDCE (Setup_fdce_C_D)       -0.093    40.602    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         40.602    
                         arrival time                         -34.050    
  -------------------------------------------------------------------
                         slack                                  6.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.164ns (9.530%)  route 1.557ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.691     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDCE (Prop_fdce_C_Q)         0.164     0.857 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.557     2.414    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     1.812    
    SLICE_X95Y100        FDCE (Hold_fdce_C_D)         0.046     1.858    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.128ns (7.492%)  route 1.581ns (92.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.692     0.694    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDCE (Prop_fdce_C_Q)         0.128     0.822 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.581     2.403    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.000     1.812    
    SLICE_X95Y100        FDCE (Hold_fdce_C_D)        -0.006     1.806    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.164ns (9.252%)  route 1.609ns (90.748%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.691     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDCE (Prop_fdce_C_Q)         0.164     0.857 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.609     2.466    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X95Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.327     1.811    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.000     1.811    
    SLICE_X95Y104        FDCE (Hold_fdce_C_D)         0.046     1.857    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.128ns (7.307%)  route 1.624ns (92.693%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.692     0.694    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDCE (Prop_fdce_C_Q)         0.128     0.822 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.624     2.446    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X96Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.000     1.812    
    SLICE_X96Y101        FDCE (Hold_fdce_C_D)         0.023     1.835    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.148ns (8.438%)  route 1.606ns (91.562%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.691     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDCE (Prop_fdce_C_Q)         0.148     0.841 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.606     2.447    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.327     1.811    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.000     1.811    
    SLICE_X94Y103        FDCE (Hold_fdce_C_D)         0.023     1.834    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.148ns (8.489%)  route 1.595ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.691     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDCE (Prop_fdce_C_Q)         0.148     0.841 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.595     2.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X95Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.327     1.811    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.000     1.811    
    SLICE_X95Y104        FDCE (Hold_fdce_C_D)        -0.006     1.805    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.141ns (7.818%)  route 1.662ns (92.182%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.692     0.694    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDCE (Prop_fdce_C_Q)         0.141     0.835 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           1.662     2.498    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.000     1.812    
    SLICE_X95Y100        FDCE (Hold_fdce_C_D)         0.047     1.859    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.148ns (7.457%)  route 1.837ns (92.543%))
  Logic Levels:           0  
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.632     0.634    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDCE (Prop_fdce_C_Q)         0.148     0.782 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.837     2.619    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.367     1.851    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     1.851    
    SLICE_X50Y121        FDCE (Hold_fdce_C_D)         0.023     1.874    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.141ns (6.399%)  route 2.062ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        1.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.630     0.632    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           2.062     2.836    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y120        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.368     1.852    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y120        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     1.852    
    SLICE_X50Y120        FDCE (Hold_fdce_C_D)         0.075     1.927    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.164ns (7.506%)  route 2.021ns (92.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.691     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDCE (Prop_fdce_C_Q)         0.164     0.857 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           2.021     2.878    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.327     1.811    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.000     1.811    
    SLICE_X94Y103        FDCE (Hold_fdce_C_D)         0.075     1.886    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.992    





---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_div4_l_n_3

Setup :           55  Failing Endpoints,  Worst Slack       -3.404ns,  Total Violation     -156.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.471ns  (logic 0.456ns (13.139%)  route 3.015ns (86.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 40.771 - 37.037 ) 
    Source Clock Delay      (SCD):    3.344ns = ( 40.374 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.882    40.374    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X95Y132        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y132        FDCE (Prop_fdce_C_Q)         0.456    40.830 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           3.015    43.844    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X95Y131        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.817    40.771    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/s_ready_i_reg
    SLICE_X95Y131        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    40.771    
                         clock uncertainty           -0.269    40.502    
    SLICE_X95Y131        FDRE (Setup_fdre_C_D)       -0.061    40.441    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         40.441    
                         arrival time                         -43.844    
  -------------------------------------------------------------------
                         slack                                 -3.404    

Slack (VIOLATED) :        -3.299ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.386ns  (logic 0.456ns (13.467%)  route 2.930ns (86.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 40.767 - 37.037 ) 
    Source Clock Delay      (SCD):    3.336ns = ( 40.366 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874    40.366    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X97Y127        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y127        FDCE (Prop_fdce_C_Q)         0.456    40.822 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           2.930    43.752    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X98Y127        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    40.767    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/s_ready_i_reg
    SLICE_X98Y127        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000    40.767    
                         clock uncertainty           -0.269    40.498    
    SLICE_X98Y127        FDRE (Setup_fdre_C_D)       -0.045    40.453    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         40.453    
                         arrival time                         -43.752    
  -------------------------------------------------------------------
                         slack                                 -3.299    

Slack (VIOLATED) :        -3.286ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.326ns  (logic 0.518ns (15.575%)  route 2.808ns (84.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 40.766 - 37.037 ) 
    Source Clock Delay      (SCD):    3.334ns = ( 40.364 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.872    40.364    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X92Y125        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDCE (Prop_fdce_C_Q)         0.518    40.882 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           2.808    43.690    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X93Y125        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.812    40.766    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/s_ready_i_reg
    SLICE_X93Y125        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    40.766    
                         clock uncertainty           -0.269    40.497    
    SLICE_X93Y125        FDRE (Setup_fdre_C_D)       -0.093    40.404    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         40.404    
                         arrival time                         -43.690    
  -------------------------------------------------------------------
                         slack                                 -3.286    

Slack (VIOLATED) :        -3.225ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.988%)  route 2.804ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 40.770 - 37.037 ) 
    Source Clock Delay      (SCD):    3.341ns = ( 40.371 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.879    40.371    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X95Y130        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y130        FDCE (Prop_fdce_C_Q)         0.456    40.827 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           2.804    43.631    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X95Y129        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.816    40.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/s_ready_i_reg
    SLICE_X95Y129        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    40.770    
                         clock uncertainty           -0.269    40.501    
    SLICE_X95Y129        FDRE (Setup_fdre_C_D)       -0.095    40.406    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         40.406    
                         arrival time                         -43.631    
  -------------------------------------------------------------------
                         slack                                 -3.225    

Slack (VIOLATED) :        -3.182ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.248ns  (logic 0.456ns (14.040%)  route 2.792ns (85.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 40.764 - 37.037 ) 
    Source Clock Delay      (SCD):    3.332ns = ( 40.362 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.870    40.362    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X103Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDCE (Prop_fdce_C_Q)         0.456    40.818 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           2.792    43.610    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int
    SLICE_X103Y126       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.810    40.764    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/s_ready_i_reg
    SLICE_X103Y126       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000    40.764    
                         clock uncertainty           -0.269    40.495    
    SLICE_X103Y126       FDCE (Setup_fdce_C_D)       -0.067    40.428    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         40.428    
                         arrival time                         -43.610    
  -------------------------------------------------------------------
                         slack                                 -3.182    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.234ns  (logic 0.518ns (16.020%)  route 2.716ns (83.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 40.767 - 37.037 ) 
    Source Clock Delay      (SCD):    3.335ns = ( 40.365 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.873    40.365    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X104Y128       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518    40.883 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           2.716    43.598    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X102Y128       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.813    40.767    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/s_ready_i_reg
    SLICE_X102Y128       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000    40.767    
                         clock uncertainty           -0.269    40.498    
    SLICE_X102Y128       FDRE (Setup_fdre_C_D)       -0.045    40.453    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         40.453    
                         arrival time                         -43.598    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.126ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.210ns  (logic 0.518ns (16.137%)  route 2.692ns (83.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 40.772 - 37.037 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 40.372 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.880    40.372    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X92Y130        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y130        FDCE (Prop_fdce_C_Q)         0.518    40.890 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           2.692    43.582    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X93Y130        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818    40.772    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/s_ready_i_reg
    SLICE_X93Y130        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000    40.772    
                         clock uncertainty           -0.269    40.503    
    SLICE_X93Y130        FDRE (Setup_fdre_C_D)       -0.047    40.456    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         40.456    
                         arrival time                         -43.582    
  -------------------------------------------------------------------
                         slack                                 -3.126    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.207ns  (logic 0.518ns (16.153%)  route 2.689ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 40.770 - 37.037 ) 
    Source Clock Delay      (SCD):    3.341ns = ( 40.371 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.879    40.371    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X94Y130        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y130        FDCE (Prop_fdce_C_Q)         0.518    40.889 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           2.689    43.577    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X94Y129        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.816    40.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/s_ready_i_reg
    SLICE_X94Y129        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000    40.770    
                         clock uncertainty           -0.269    40.501    
    SLICE_X94Y129        FDRE (Setup_fdre_C_D)       -0.016    40.485    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         40.485    
                         arrival time                         -43.577    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.118ns  (logic 0.518ns (16.611%)  route 2.600ns (83.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 40.769 - 37.037 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 40.369 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.877    40.369    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X96Y128        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y128        FDCE (Prop_fdce_C_Q)         0.518    40.887 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           2.600    43.487    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X95Y128        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.815    40.769    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/s_ready_i_reg
    SLICE_X95Y128        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    40.769    
                         clock uncertainty           -0.269    40.500    
    SLICE_X95Y128        FDRE (Setup_fdre_C_D)       -0.095    40.405    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         40.405    
                         arrival time                         -43.487    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -3.070ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        3.173ns  (logic 0.518ns (16.327%)  route 2.655ns (83.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 40.770 - 37.037 ) 
    Source Clock Delay      (SCD):    3.340ns = ( 40.370 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.878    40.370    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X96Y129        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y129        FDCE (Prop_fdce_C_Q)         0.518    40.888 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           2.655    43.542    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X96Y130        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.816    40.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/s_ready_i_reg
    SLICE_X96Y130        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    40.770    
                         clock uncertainty           -0.269    40.501    
    SLICE_X96Y130        FDRE (Setup_fdre_C_D)       -0.028    40.473    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         40.473    
                         arrival time                         -43.542    
  -------------------------------------------------------------------
                         slack                                 -3.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.164ns (13.869%)  route 1.019ns (86.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.276     1.101    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X90Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDCE (Prop_fdce_C_Q)         0.164     1.265 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           1.019     2.283    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int
    SLICE_X89Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.339     1.823    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/s_ready_i_reg
    SLICE_X89Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     1.823    
                         clock uncertainty            0.269     2.092    
    SLICE_X89Y126        FDCE (Hold_fdce_C_D)         0.066     2.158    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.920%)  route 1.014ns (86.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.281     1.106    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X94Y130        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y130        FDCE (Prop_fdce_C_Q)         0.164     1.270 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           1.014     2.284    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X94Y129        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.316     1.800    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/s_ready_i_reg
    SLICE_X94Y129        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     1.800    
                         clock uncertainty            0.269     2.069    
    SLICE_X94Y129        FDRE (Hold_fdre_C_D)         0.076     2.145    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.141ns (11.454%)  route 1.090ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.250     1.075    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X106Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.141     1.216 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           1.090     2.306    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X96Y124        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     1.795    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/s_ready_i_reg
    SLICE_X96Y124        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000     1.795    
                         clock uncertainty            0.269     2.064    
    SLICE_X96Y124        FDRE (Hold_fdre_C_D)         0.090     2.154    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.141ns (11.775%)  route 1.056ns (88.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.250     1.075    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X106Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.141     1.216 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           1.056     2.272    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X96Y124        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     1.795    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/s_ready_i_reg
    SLICE_X96Y124        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     1.795    
                         clock uncertainty            0.269     2.064    
    SLICE_X96Y124        FDRE (Hold_fdre_C_D)         0.053     2.117    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.164ns (13.997%)  route 1.008ns (86.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.282     1.107    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X92Y130        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y130        FDCE (Prop_fdce_C_Q)         0.164     1.271 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           1.008     2.278    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X93Y130        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     1.801    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/s_ready_i_reg
    SLICE_X93Y130        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000     1.801    
                         clock uncertainty            0.269     2.070    
    SLICE_X93Y130        FDRE (Hold_fdre_C_D)         0.047     2.117    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.629%)  route 1.072ns (88.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.251     1.076    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X106Y123       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDCE (Prop_fdce_C_Q)         0.141     1.217 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           1.072     2.288    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X104Y123       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.310     1.794    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/s_ready_i_reg
    SLICE_X104Y123       FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000     1.794    
                         clock uncertainty            0.269     2.063    
    SLICE_X104Y123       FDRE (Hold_fdre_C_D)         0.060     2.123    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.141ns (11.499%)  route 1.085ns (88.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.250     1.075    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X106Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.141     1.216 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           1.085     2.301    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X96Y124        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     1.795    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/s_ready_i_reg
    SLICE_X96Y124        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000     1.795    
                         clock uncertainty            0.269     2.064    
    SLICE_X96Y124        FDRE (Hold_fdre_C_D)         0.060     2.124    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.164ns (13.774%)  route 1.027ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.102    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X92Y125        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDCE (Prop_fdce_C_Q)         0.164     1.266 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           1.027     2.292    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X93Y125        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     1.795    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/s_ready_i_reg
    SLICE_X93Y125        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000     1.795    
                         clock uncertainty            0.269     2.064    
    SLICE_X93Y125        FDRE (Hold_fdre_C_D)         0.047     2.111    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.164ns (13.364%)  route 1.063ns (86.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.102    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X104Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDCE (Prop_fdce_C_Q)         0.164     1.266 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           1.063     2.329    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X98Y127        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     1.797    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/s_ready_i_reg
    SLICE_X98Y127        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     1.797    
                         clock uncertainty            0.269     2.066    
    SLICE_X98Y127        FDRE (Hold_fdre_C_D)         0.075     2.141    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             vita_clk_div4_l_n_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.141ns (11.470%)  route 1.088ns (88.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.251     1.076    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X106Y126       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y126       FDCE (Prop_fdce_C_Q)         0.141     1.217 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           1.088     2.305    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X96Y125        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     1.795    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/s_ready_i_reg
    SLICE_X96Y125        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000     1.795    
                         clock uncertainty            0.269     2.064    
    SLICE_X96Y125        FDRE (Hold_fdre_C_D)         0.053     2.117    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLKDIV_c_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.549ns,  Total Violation       -2.549ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        2.276ns  (logic 0.456ns (20.034%)  route 1.820ns (79.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 11871.268 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.202ns = ( 11871.288 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.908 11871.288    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y113        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.456 11871.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           1.820 11873.564    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/slv_reg4_reg[3][0]
    SLICE_X82Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.899 11871.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV_c_0
    SLICE_X82Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/C
                         clock pessimism              0.000 11871.268    
                         clock uncertainty           -0.198 11871.069    
    SLICE_X82Y113        FDCE (Setup_fdce_C_D)       -0.054 11871.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg
  -------------------------------------------------------------------
                         required time                      11871.016    
                         arrival time                       -11873.564    
  -------------------------------------------------------------------
                         slack                                 -2.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.862%)  route 0.695ns (83.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.661     0.997    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y113        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           0.695     1.833    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/slv_reg4_reg[3][0]
    SLICE_X82Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.350     1.475    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV_c_0
    SLICE_X82Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/C
                         clock pessimism              0.000     1.475    
                         clock uncertainty            0.198     1.674    
    SLICE_X82Y113        FDCE (Hold_fdce_C_D)         0.089     1.763    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_3
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        9.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.735ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.881ns  (logic 0.518ns (13.345%)  route 3.363ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        -1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 18499.625 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 18485.693 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.950 18485.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/s_ready_i_reg
    SLICE_X86Y122        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDPE (Prop_fdpe_C_Q)         0.518 18486.211 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           3.363 18489.574    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_FIFO_RESET
    SLICE_X89Y122        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887 18499.627    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X89Y122        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000 18499.627    
                         clock uncertainty           -0.269 18499.357    
    SLICE_X89Y122        FDPE (Setup_fdpe_C_D)       -0.047 18499.311    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                      18499.311    
                         arrival time                       -18489.574    
  -------------------------------------------------------------------
                         slack                                  9.735    

Slack (MET) :             9.747ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.848ns  (logic 0.456ns (11.852%)  route 3.392ns (88.148%))
  Logic Levels:           0  
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 18499.623 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 18485.693 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.949 18485.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X88Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDCE (Prop_fdce_C_Q)         0.456 18486.148 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/Q
                         net (fo=4, routed)           3.392 18489.539    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/REQ_reg[0]
    SLICE_X88Y125        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.884 18499.625    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X88Y125        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000 18499.625    
                         clock uncertainty           -0.269 18499.355    
    SLICE_X88Y125        FDCE (Setup_fdce_C_D)       -0.067 18499.289    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                      18499.287    
                         arrival time                       -18489.539    
  -------------------------------------------------------------------
                         slack                                  9.747    

Slack (MET) :             9.751ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.937ns  (logic 0.642ns (16.306%)  route 3.295ns (83.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 18499.549 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.142ns = ( 18485.623 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.880 18485.625    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X98Y118        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDCE (Prop_fdce_C_Q)         0.518 18486.143 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           3.295 18489.438    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_BITSLIP
    SLICE_X105Y127       LUT4 (Prop_lut4_I0_O)        0.124 18489.561 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_i_1__3/O
                         net (fo=1, routed)           0.000 18489.561    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_i_1__3_n_3
    SLICE_X105Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810 18499.551    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000 18499.551    
                         clock uncertainty           -0.269 18499.281    
    SLICE_X105Y127       FDCE (Setup_fdce_C_D)        0.031 18499.313    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                      18499.311    
                         arrival time                       -18489.561    
  -------------------------------------------------------------------
                         slack                                  9.751    

Slack (MET) :             9.887ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.730ns  (logic 0.518ns (13.886%)  route 3.212ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 18499.547 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.132ns = ( 18485.613 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.870 18485.613    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/s_ready_i_reg
    SLICE_X102Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDCE (Prop_fdce_C_Q)         0.518 18486.131 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/Q
                         net (fo=4, routed)           3.212 18489.344    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/D[0]
    SLICE_X103Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.808 18499.549    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X103Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000 18499.549    
                         clock uncertainty           -0.269 18499.279    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.047 18499.232    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                      18499.230    
                         arrival time                       -18489.344    
  -------------------------------------------------------------------
                         slack                                  9.887    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.797ns  (logic 0.580ns (15.276%)  route 3.217ns (84.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 18499.545 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.144ns = ( 18485.625 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.882 18485.627    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/s_ready_i_reg
    SLICE_X99Y117        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDCE (Prop_fdce_C_Q)         0.456 18486.082 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           3.217 18489.299    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_BITSLIP
    SLICE_X104Y124       LUT4 (Prop_lut4_I0_O)        0.124 18489.422 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1/O
                         net (fo=1, routed)           0.000 18489.422    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1_n_3
    SLICE_X104Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807 18499.547    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X104Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000 18499.547    
                         clock uncertainty           -0.269 18499.277    
    SLICE_X104Y124       FDCE (Setup_fdce_C_D)        0.079 18499.355    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                      18499.357    
                         arrival time                       -18489.422    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.699ns  (logic 0.642ns (17.357%)  route 3.057ns (82.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 18499.555 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 18485.629 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.884 18485.629    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X94Y115        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDCE (Prop_fdce_C_Q)         0.518 18486.146 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           3.057 18489.203    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_INC
    SLICE_X95Y121        LUT4 (Prop_lut4_I0_O)        0.124 18489.326 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_i_1__2/O
                         net (fo=1, routed)           0.000 18489.326    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_i_1__2_n_3
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.815 18499.555    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000 18499.555    
                         clock uncertainty           -0.269 18499.285    
    SLICE_X95Y121        FDCE (Setup_fdce_C_D)        0.031 18499.316    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                      18499.316    
                         arrival time                       -18489.324    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             10.000ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.623ns  (logic 0.456ns (12.587%)  route 3.167ns (87.413%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 18499.623 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.219ns = ( 18485.701 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.957 18485.701    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X85Y121        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDPE (Prop_fdpe_C_Q)         0.456 18486.156 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           3.167 18489.322    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_FIFO_RESET
    SLICE_X86Y125        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.884 18499.625    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X86Y125        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000 18499.625    
                         clock uncertainty           -0.269 18499.355    
    SLICE_X86Y125        FDPE (Setup_fdpe_C_D)       -0.031 18499.324    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                      18499.322    
                         arrival time                       -18489.324    
  -------------------------------------------------------------------
                         slack                                 10.000    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.632ns  (logic 0.580ns (15.968%)  route 3.052ns (84.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 18499.549 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.141ns = ( 18485.623 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.879 18485.623    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X103Y118       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDCE (Prop_fdce_C_Q)         0.456 18486.078 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           3.052 18489.131    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_INC
    SLICE_X105Y127       LUT4 (Prop_lut4_I0_O)        0.124 18489.254 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3/O
                         net (fo=1, routed)           0.000 18489.254    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3_n_3
    SLICE_X105Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810 18499.551    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000 18499.551    
                         clock uncertainty           -0.269 18499.281    
    SLICE_X105Y127       FDCE (Setup_fdce_C_D)        0.031 18499.313    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                      18499.311    
                         arrival time                       -18489.254    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.061ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.497ns  (logic 0.456ns (13.040%)  route 3.041ns (86.960%))
  Logic Levels:           0  
  Clock Path Skew:        -1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 18499.561 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 18485.703 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.960 18485.705    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/s_ready_i_reg
    SLICE_X89Y115        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDPE (Prop_fdpe_C_Q)         0.456 18486.160 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           3.041 18489.201    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_FIFO_RESET
    SLICE_X90Y114        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.822 18499.563    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X90Y114        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000 18499.563    
                         clock uncertainty           -0.269 18499.293    
    SLICE_X90Y114        FDPE (Setup_fdpe_C_D)       -0.031 18499.262    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                      18499.260    
                         arrival time                       -18489.199    
  -------------------------------------------------------------------
                         slack                                 10.061    

Slack (MET) :             10.064ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.003ns  (CLKDIV_c_0 rise@18496.484ns - vita_clk_div4_l_n_3 rise@18481.482ns)
  Data Path Delay:        3.536ns  (logic 0.456ns (12.895%)  route 3.080ns (87.105%))
  Logic Levels:           0  
  Clock Path Skew:        -1.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 18499.631 - 18496.484 ) 
    Source Clock Delay      (SCD):    4.215ns = ( 18485.697 - 18481.482 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                  18481.482 18481.482 r  
    BUFGCTRL_X0Y18       BUFG                         0.000 18481.482 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831 18483.313    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812 18479.500 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883 18481.383    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 18481.484 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228 18483.713    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031 18484.744 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.953 18485.697    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/s_ready_i_reg
    SLICE_X87Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_fdce_C_Q)         0.456 18486.152 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/Q
                         net (fo=1, routed)           3.080 18489.232    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r
    SLICE_X84Y120        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  18496.484 18496.484 r  
    H16                                               0.000 18496.484 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 18496.484    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 18497.361 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 18497.820    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 18498.740 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.893 18499.633    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV_c_0
    SLICE_X84Y120        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/C
                         clock pessimism              0.000 18499.633    
                         clock uncertainty           -0.269 18499.363    
    SLICE_X84Y120        FDCE (Setup_fdce_C_D)       -0.067 18499.297    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg
  -------------------------------------------------------------------
                         required time                      18499.297    
                         arrival time                       -18489.232    
  -------------------------------------------------------------------
                         slack                                 10.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.034%)  route 1.139ns (85.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.282     1.322    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X103Y118       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDPE (Prop_fdpe_C_Q)         0.141     1.463 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           1.139     2.602    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_RESET
    SLICE_X107Y127       LUT5 (Prop_lut5_I0_O)        0.045     2.647 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3/O
                         net (fo=1, routed)           0.000     2.647    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3_n_3
    SLICE_X107Y127       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.412    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X107Y127       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.412    
                         clock uncertainty            0.269     1.681    
    SLICE_X107Y127       FDPE (Hold_fdpe_C_D)         0.091     1.772    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.209ns (15.075%)  route 1.177ns (84.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.284     1.324    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X96Y116        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDCE (Prop_fdce_C_Q)         0.164     1.488 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           1.177     2.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_BITSLIP
    SLICE_X96Y126        LUT4 (Prop_lut4_I0_O)        0.045     2.710 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0/O
                         net (fo=1, routed)           0.000     2.710    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0_n_3
    SLICE_X96Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X96Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.269     1.706    
    SLICE_X96Y126        FDCE (Hold_fdce_C_D)         0.121     1.827    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.186ns (13.691%)  route 1.173ns (86.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.285     1.325    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X95Y115        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y115        FDCE (Prop_fdce_C_Q)         0.141     1.466 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           1.173     2.638    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_CE
    SLICE_X95Y121        LUT4 (Prop_lut4_I0_O)        0.045     2.683 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2/O
                         net (fo=1, routed)           0.000     2.683    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2_n_3
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.315     1.440    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.440    
                         clock uncertainty            0.269     1.709    
    SLICE_X95Y121        FDCE (Hold_fdce_C_D)         0.091     1.800    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.589%)  route 1.183ns (86.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.308     1.348    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X87Y118        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDCE (Prop_fdce_C_Q)         0.141     1.489 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.183     2.671    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/SAMPLEINFIRSTBIT4_out
    SLICE_X87Y122        LUT4 (Prop_lut4_I2_O)        0.045     2.716 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.716    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN[0]_i_1__2_n_3
    SLICE_X87Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.341     1.466    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X87Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000     1.466    
                         clock uncertainty            0.269     1.735    
    SLICE_X87Y122        FDCE (Hold_fdce_C_D)         0.092     1.827    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.209ns (15.269%)  route 1.160ns (84.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.285     1.325    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X94Y115        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDCE (Prop_fdce_C_Q)         0.164     1.489 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           1.160     2.648    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_INC
    SLICE_X95Y121        LUT4 (Prop_lut4_I0_O)        0.045     2.693 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_i_1__2/O
                         net (fo=1, routed)           0.000     2.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_i_1__2_n_3
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.315     1.440    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X95Y121        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.440    
                         clock uncertainty            0.269     1.709    
    SLICE_X95Y121        FDCE (Hold_fdce_C_D)         0.092     1.801    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.186ns (13.313%)  route 1.211ns (86.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.282     1.322    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X97Y118        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y118        FDCE (Prop_fdce_C_Q)         0.141     1.463 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           1.211     2.674    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_CE
    SLICE_X96Y126        LUT4 (Prop_lut4_I0_O)        0.045     2.719 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_i_1__0/O
                         net (fo=1, routed)           0.000     2.719    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_i_1__0_n_3
    SLICE_X96Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X96Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.269     1.706    
    SLICE_X96Y126        FDCE (Hold_fdce_C_D)         0.120     1.826    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.209ns (14.961%)  route 1.188ns (85.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.282     1.322    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/s_ready_i_reg
    SLICE_X104Y116       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDCE (Prop_fdce_C_Q)         0.164     1.486 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           1.188     2.674    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_CE
    SLICE_X104Y124       LUT4 (Prop_lut4_I0_O)        0.045     2.719 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_i_1__1/O
                         net (fo=1, routed)           0.000     2.719    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_i_1__1_n_3
    SLICE_X104Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.309     1.434    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X104Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.269     1.703    
    SLICE_X104Y124       FDCE (Hold_fdce_C_D)         0.120     1.823    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.164ns (12.165%)  route 1.184ns (87.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.307     1.347    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X86Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDPE (Prop_fdpe_C_Q)         0.164     1.511 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           1.184     2.695    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_FIFO_RESET
    SLICE_X88Y120        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.343     1.468    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X88Y120        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.468    
                         clock uncertainty            0.269     1.737    
    SLICE_X88Y120        FDPE (Hold_fdpe_C_D)         0.059     1.796    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.555%)  route 1.186ns (86.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.284     1.324    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/s_ready_i_reg
    SLICE_X99Y116        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDCE (Prop_fdce_C_Q)         0.141     1.465 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           1.186     2.651    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_BITSLIP
    SLICE_X105Y125       LUT4 (Prop_lut4_I0_O)        0.045     2.696 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1/O
                         net (fo=1, routed)           0.000     2.696    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1_n_3
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.309     1.434    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.269     1.703    
    SLICE_X105Y125       FDCE (Hold_fdce_C_D)         0.092     1.795    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.209ns (14.818%)  route 1.201ns (85.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.283     1.323    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X96Y117        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y117        FDCE (Prop_fdce_C_Q)         0.164     1.487 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           1.201     2.688    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_INC
    SLICE_X96Y126        LUT4 (Prop_lut4_I0_O)        0.045     2.733 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0/O
                         net (fo=1, routed)           0.000     2.733    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0_n_3
    SLICE_X96Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X96Y126        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.269     1.706    
    SLICE_X96Y126        FDCE (Hold_fdce_C_D)         0.121     1.827    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.906    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack       14.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.976ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.564ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.235%)  route 1.004ns (68.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 21.629 - 18.515 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.947     3.409    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X87Y125        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDPE (Prop_fdpe_C_Q)         0.456     3.865 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.004     4.869    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y52         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    21.629    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y52         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.836    
                         clock uncertainty           -0.035    21.801    
    RAMB18_X4Y52         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    19.433    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.433    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                 14.564    

Slack (MET) :             14.611ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.255%)  route 0.958ns (67.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 21.636 - 18.515 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.953     3.415    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X88Y121        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.871 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.958     4.828    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y44         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.866    21.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.843    
                         clock uncertainty           -0.035    21.808    
    RAMB18_X4Y44         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    19.440    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.440    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 14.611    

Slack (MET) :             14.653ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.518ns (36.069%)  route 0.918ns (63.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 21.633 - 18.515 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.886     3.348    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X90Y114        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y114        FDPE (Prop_fdpe_C_Q)         0.518     3.866 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.918     4.784    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y44         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.863    21.633    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.840    
                         clock uncertainty           -0.035    21.805    
    RAMB18_X5Y44         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    19.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.437    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 14.653    

Slack (MET) :             14.840ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.235%)  route 0.838ns (64.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 21.624 - 18.515 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.870     3.332    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y122       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDPE (Prop_fdpe_C_Q)         0.456     3.788 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.838     4.626    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y48         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.854    21.624    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y48         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.245    21.869    
                         clock uncertainty           -0.035    21.834    
    RAMB18_X5Y48         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    19.466    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.466    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                 14.840    

Slack (MET) :             14.955ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (CLKDIV_c_0 rise@18.515ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.853%)  route 0.608ns (57.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 21.627 - 18.515 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920     0.920 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.430    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032     2.462 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.950     3.412    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X89Y122        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDPE (Prop_fdpe_C_Q)         0.456     3.868 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.608     4.476    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y48         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    H16                                               0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876    19.391 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    19.850    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919    20.769 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.857    21.627    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y48         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    21.834    
                         clock uncertainty           -0.035    21.799    
    RAMB18_X4Y48         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    19.431    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.431    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                 14.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.111%)  route 0.298ns (67.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.305     1.130    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X89Y122        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDPE (Prop_fdpe_C_Q)         0.141     1.271 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.298     1.569    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y48         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.357     1.483    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y48         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.182    
    RAMB18_X4Y48         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.593    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.590%)  route 0.372ns (69.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.110    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X90Y114        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y114        FDPE (Prop_fdpe_C_Q)         0.164     1.274 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.372     1.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y44         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.365     1.491    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.190    
    RAMB18_X5Y44         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.601    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.037%)  route 0.422ns (74.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.102    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y122       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDPE (Prop_fdpe_C_Q)         0.141     1.243 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.422     1.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y48         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.355     1.481    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y48         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.323     1.158    
    RAMB18_X5Y48         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.569    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.238%)  route 0.441ns (75.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.305     1.130    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X88Y121        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.271 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.441     1.712    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y44         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.367     1.493    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.192    
    RAMB18_X4Y44         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.603    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.464%)  route 0.460ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.302     1.127    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X87Y125        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.268 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.460     1.728    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y52         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.360     1.486    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y52         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.185    
    RAMB18_X4Y52         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.596    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  1.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  CLKDIV_c_0

Setup :          154  Failing Endpoints,  Worst Slack       -2.909ns,  Total Violation     -392.942ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_CE_reg[0]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        2.091ns  (logic 0.456ns (21.812%)  route 1.635ns (78.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 11871.123 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 11871.338 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.958 11871.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.456 11871.794 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=126, routed)         1.635 11873.429    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/slv_reg4_reg[0]_rep__0[0]
    SLICE_X106Y132       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_CE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.754 11871.122    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X106Y132       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism              0.000 11871.122    
                         clock uncertainty           -0.198 11870.924    
    SLICE_X106Y132       FDCE (Recov_fdce_C_CLR)     -0.405 11870.519    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                      11870.521    
                         arrival time                       -11873.429    
  -------------------------------------------------------------------
                         slack                                 -2.909    

Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        1.971ns  (logic 0.456ns (23.133%)  route 1.515ns (76.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 11871.116 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 11871.341 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.961 11871.341    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.456 11871.797 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/Q
                         net (fo=126, routed)         1.515 11873.313    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/AS[0]
    SLICE_X107Y127       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.748 11871.116    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X107Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism              0.000 11871.116    
                         clock uncertainty           -0.198 11870.918    
    SLICE_X107Y127       FDCE (Recov_fdce_C_CLR)     -0.405 11870.513    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                      11870.514    
                         arrival time                       -11873.313    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        1.971ns  (logic 0.456ns (23.133%)  route 1.515ns (76.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 11871.116 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 11871.341 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.961 11871.341    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.456 11871.797 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/Q
                         net (fo=126, routed)         1.515 11873.313    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/AS[0]
    SLICE_X107Y127       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.748 11871.116    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X107Y127       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism              0.000 11871.116    
                         clock uncertainty           -0.198 11870.918    
    SLICE_X107Y127       FDCE (Recov_fdce_C_CLR)     -0.405 11870.513    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                      11870.514    
                         arrival time                       -11873.313    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        2.011ns  (logic 0.456ns (22.671%)  route 1.555ns (77.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 11871.176 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 11871.338 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.958 11871.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.456 11871.794 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=126, routed)         1.555 11873.350    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/slv_reg4_reg[0]_rep__0[0]
    SLICE_X105Y125       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807 11871.175    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism              0.000 11871.175    
                         clock uncertainty           -0.198 11870.977    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.405 11870.571    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                      11870.573    
                         arrival time                       -11873.350    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        2.011ns  (logic 0.456ns (22.671%)  route 1.555ns (77.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 11871.176 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 11871.338 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.958 11871.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.456 11871.794 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=126, routed)         1.555 11873.350    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg4_reg[0]_rep__0[0]
    SLICE_X105Y125       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807 11871.175    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000 11871.175    
                         clock uncertainty           -0.198 11870.977    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.405 11870.571    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                      11870.573    
                         arrival time                       -11873.350    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        2.011ns  (logic 0.456ns (22.671%)  route 1.555ns (77.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 11871.176 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 11871.338 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.958 11871.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.456 11871.794 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=126, routed)         1.555 11873.350    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg4_reg[0]_rep__0[0]
    SLICE_X105Y125       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807 11871.175    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000 11871.175    
                         clock uncertainty           -0.198 11870.977    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.405 11870.571    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                      11870.573    
                         arrival time                       -11873.350    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        2.011ns  (logic 0.456ns (22.671%)  route 1.555ns (77.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 11871.176 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 11871.338 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.958 11871.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.456 11871.794 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=126, routed)         1.555 11873.350    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg4_reg[0]_rep__0[0]
    SLICE_X105Y125       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.807 11871.175    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y125       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000 11871.175    
                         clock uncertainty           -0.198 11870.977    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.405 11870.571    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                      11870.573    
                         arrival time                       -11873.350    
  -------------------------------------------------------------------
                         slack                                 -2.777    

Slack (VIOLATED) :        -2.768ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        2.008ns  (logic 0.456ns (22.706%)  route 1.552ns (77.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 11871.182 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 11871.338 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.958 11871.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.456 11871.794 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=126, routed)         1.552 11873.347    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/slv_reg4_reg[0]_rep__0[0]
    SLICE_X97Y127        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813 11871.182    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X97Y127        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                         clock pessimism              0.000 11871.182    
                         clock uncertainty           -0.198 11870.983    
    SLICE_X97Y127        FDCE (Recov_fdce_C_CLR)     -0.405 11870.578    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                      11870.578    
                         arrival time                       -11873.347    
  -------------------------------------------------------------------
                         slack                                 -2.768    

Slack (VIOLATED) :        -2.757ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.633%)  route 1.473ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 11871.113 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 11871.338 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.958 11871.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.456 11871.794 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=126, routed)         1.473 11873.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/slv_reg4_reg[0]_rep__0[0]
    SLICE_X106Y124       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.745 11871.113    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X106Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                         clock pessimism              0.000 11871.113    
                         clock uncertainty           -0.198 11870.915    
    SLICE_X106Y124       FDCE (Recov_fdce_C_CLR)     -0.405 11870.510    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                      11870.511    
                         arrival time                       -11873.268    
  -------------------------------------------------------------------
                         slack                                 -2.757    

Slack (VIOLATED) :        -2.757ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.028ns  (CLKDIV_c_0 rise@11868.114ns - clk_fpga_0 rise@11868.086ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.633%)  route 1.473ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 11871.113 - 11868.114 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 11871.338 - 11868.086 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  11868.086 11868.086 r  
    PS7_X0Y0             PS7                          0.000 11868.086 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 11869.279    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 11869.380 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.958 11871.338    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y123        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.456 11871.794 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=126, routed)         1.473 11873.268    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/slv_reg4_reg[0]_rep__0[0]
    SLICE_X106Y124       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  11868.114 11868.114 r  
    H16                                               0.000 11868.114 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 11868.114    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.876 11868.990 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 11869.449    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.919 11870.368 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.745 11871.113    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X106Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                         clock pessimism              0.000 11871.113    
                         clock uncertainty           -0.198 11870.915    
    SLICE_X106Y124       FDCE (Recov_fdce_C_CLR)     -0.405 11870.510    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                      11870.511    
                         arrival time                       -11873.268    
  -------------------------------------------------------------------
                         slack                                 -2.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/PRE
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.342%)  route 0.459ns (73.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.657     0.993    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.164     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=43, routed)          0.459     1.616    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/slv_reg4_reg[0][0]
    SLICE_X88Y121        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.342     1.467    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X88Y121        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                         clock pessimism              0.000     1.467    
                         clock uncertainty            0.198     1.666    
    SLICE_X88Y121        FDPE (Remov_fdpe_C_PRE)     -0.095     1.571    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.533%)  route 0.478ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.657     0.993    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.164     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=43, routed)          0.478     1.635    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/slv_reg4_reg[0][0]
    SLICE_X87Y122        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.341     1.466    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X87Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000     1.466    
                         clock uncertainty            0.198     1.665    
    SLICE_X87Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.573    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.533%)  route 0.478ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.657     0.993    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.164     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=43, routed)          0.478     1.635    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/slv_reg4_reg[0][0]
    SLICE_X87Y122        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.341     1.466    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X87Y122        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000     1.466    
                         clock uncertainty            0.198     1.665    
    SLICE_X87Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.573    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/PRE
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.164ns (25.496%)  route 0.479ns (74.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.657     0.993    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y115        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.164     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=43, routed)          0.479     1.636    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/slv_reg4_reg[0][0]
    SLICE_X87Y125        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.338     1.463    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X87Y125        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                         clock pessimism              0.000     1.463    
                         clock uncertainty            0.198     1.662    
    SLICE_X87Y125        FDPE (Remov_fdpe_C_PRE)     -0.095     1.567    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.227%)  route 0.466ns (76.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         0.466     1.623    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AS[0]
    SLICE_X93Y124        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.436    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X93Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/C
                         clock pessimism              0.000     1.436    
                         clock uncertainty            0.198     1.635    
    SLICE_X93Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.543    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[1]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.227%)  route 0.466ns (76.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         0.466     1.623    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AS[0]
    SLICE_X93Y124        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.436    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X93Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[1]/C
                         clock pessimism              0.000     1.436    
                         clock uncertainty            0.198     1.635    
    SLICE_X93Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.543    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.227%)  route 0.466ns (76.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         0.466     1.623    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AS[0]
    SLICE_X93Y124        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.436    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X93Y124        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/C
                         clock pessimism              0.000     1.436    
                         clock uncertainty            0.198     1.635    
    SLICE_X93Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.543    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.310%)  route 0.491ns (77.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         0.491     1.648    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AS[0]
    SLICE_X93Y123        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X93Y123        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.198     1.636    
    SLICE_X93Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.544    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[0]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.310%)  route 0.491ns (77.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         0.491     1.648    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AS[0]
    SLICE_X93Y123        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X93Y123        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[0]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.198     1.636    
    SLICE_X93Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.544    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[1]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.310%)  route 0.491ns (77.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.680     1.016    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.141     1.157 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         0.491     1.648    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/AS[0]
    SLICE_X93Y123        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.312     1.437    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X93Y123        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[1]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.198     1.636    
    SLICE_X93Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.544    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.050%)  route 3.671ns (88.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 15.649 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.671     7.107    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X48Y84         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.471    15.649    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X48Y84         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[0]/C
                         clock pessimism              0.229    15.878    
                         clock uncertainty           -0.198    15.680    
    SLICE_X48Y84         FDCE (Recov_fdce_C_CLR)     -0.405    15.275    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.456ns (11.938%)  route 3.364ns (88.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.364     6.800    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X46Y84         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.472    15.650    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X46Y84         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[1]/C
                         clock pessimism              0.229    15.879    
                         clock uncertainty           -0.198    15.681    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319    15.362    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.456ns (11.938%)  route 3.364ns (88.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.364     6.800    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X46Y84         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.472    15.650    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X46Y84         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[2]/C
                         clock pessimism              0.229    15.879    
                         clock uncertainty           -0.198    15.681    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319    15.362    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.456ns (11.938%)  route 3.364ns (88.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.364     6.800    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X46Y84         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.472    15.650    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X46Y84         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[3]/C
                         clock pessimism              0.229    15.879    
                         clock uncertainty           -0.198    15.681    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319    15.362    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.456ns (11.938%)  route 3.364ns (88.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.364     6.800    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X46Y84         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.472    15.650    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X46Y84         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[4]/C
                         clock pessimism              0.229    15.879    
                         clock uncertainty           -0.198    15.681    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319    15.362    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.456ns (12.418%)  route 3.216ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.216     6.652    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X48Y86         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.472    15.650    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X48Y86         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[10]/C
                         clock pessimism              0.229    15.879    
                         clock uncertainty           -0.198    15.681    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    15.276    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.456ns (12.418%)  route 3.216ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.216     6.652    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X48Y86         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.472    15.650    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X48Y86         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[12]/C
                         clock pessimism              0.229    15.879    
                         clock uncertainty           -0.198    15.681    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    15.276    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.456ns (12.418%)  route 3.216ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.216     6.652    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X48Y86         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.472    15.650    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X48Y86         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[14]/C
                         clock pessimism              0.229    15.879    
                         clock uncertainty           -0.198    15.681    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    15.276    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.456ns (12.478%)  route 3.198ns (87.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 15.651 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.198     6.634    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X46Y86         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.473    15.651    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X46Y86         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[11]/C
                         clock pessimism              0.229    15.880    
                         clock uncertainty           -0.198    15.682    
    SLICE_X46Y86         FDCE (Recov_fdce_C_CLR)     -0.319    15.363    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.456ns (12.478%)  route 3.198ns (87.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 15.651 - 12.999 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.686     2.980    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         3.198     6.634    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X46Y86         FDCE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.473    15.651    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X46Y86         FDCE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[13]/C
                         clock pessimism              0.229    15.880    
                         clock uncertainty           -0.198    15.682    
    SLICE_X46Y86         FDCE (Recov_fdce_C_CLR)     -0.319    15.363    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  8.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.549     0.885    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y25         FDPE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     1.190    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y24         FDCE                                         f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.813     1.179    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y24         FDCE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X45Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.549     0.885    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y25         FDPE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     1.190    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y24         FDCE                                         f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.813     1.179    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y24         FDCE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X45Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.549     0.885    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y25         FDPE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     1.190    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y24         FDCE                                         f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.813     1.179    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y24         FDCE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X45Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.549     0.885    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y25         FDPE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     1.190    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X45Y24         FDPE                                         f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.813     1.179    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y24         FDPE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X45Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     0.821    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.507%)  route 0.169ns (54.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.549     0.885    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y25         FDPE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.194    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X44Y24         FDCE                                         f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.813     1.179    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X44Y24         FDCE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X44Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.507%)  route 0.169ns (54.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.549     0.885    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y25         FDPE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.194    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X44Y24         FDCE                                         f  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.813     1.179    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X44Y24         FDCE                                         r  embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X44Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.521%)  route 0.191ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.191     1.234    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y78         FDPE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.831     1.197    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y78         FDPE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.264     0.933    
    SLICE_X26Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.521%)  route 0.191ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.191     1.234    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y78         FDPE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.831     1.197    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y78         FDPE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.264     0.933    
    SLICE_X26Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.521%)  route 0.191ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.191     1.234    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y78         FDPE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.831     1.197    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y78         FDPE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.264     0.933    
    SLICE_X26Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.521%)  route 0.191ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.567     0.903    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y79         FDRE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.191     1.234    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y78         FDPE                                         f  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.831     1.197    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y78         FDPE                                         r  embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.264     0.933    
    SLICE_X26Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    embv_p1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.642ns (12.812%)  route 4.369ns (87.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.688     2.982    embv_p1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.031     4.531    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.655 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         3.338     7.993    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y59         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.478     9.657    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y59         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229     9.886    
                         clock uncertainty           -0.111     9.775    
    SLICE_X35Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     9.416    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.642ns (12.812%)  route 4.369ns (87.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.688     2.982    embv_p1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.031     4.531    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.655 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         3.338     7.993    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y59         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.478     9.657    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y59         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.229     9.886    
                         clock uncertainty           -0.111     9.775    
    SLICE_X35Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     9.416    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.642ns (13.799%)  route 4.011ns (86.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 9.656 - 7.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.688     2.982    embv_p1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.031     4.531    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.655 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.980     7.635    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X41Y59         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.477     9.656    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y59         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.229     9.885    
                         clock uncertainty           -0.111     9.774    
    SLICE_X41Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     9.415    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.642ns (13.799%)  route 4.011ns (86.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 9.656 - 7.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.688     2.982    embv_p1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.031     4.531    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.655 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.980     7.635    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X41Y59         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.477     9.656    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y59         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.229     9.885    
                         clock uncertainty           -0.111     9.774    
    SLICE_X41Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     9.415    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.642ns (23.380%)  route 2.104ns (76.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.705 - 7.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.688     2.982    embv_p1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.031     4.531    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.655 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         1.073     5.728    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y50         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.526     9.705    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y50         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229     9.934    
                         clock uncertainty           -0.111     9.823    
    SLICE_X31Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     9.464    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.642ns (23.380%)  route 2.104ns (76.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.705 - 7.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.688     2.982    embv_p1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.031     4.531    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.655 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         1.073     5.728    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y50         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.526     9.705    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y50         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.229     9.934    
                         clock uncertainty           -0.111     9.823    
    SLICE_X31Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     9.464    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.642ns (23.380%)  route 2.104ns (76.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.705 - 7.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.688     2.982    embv_p1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.031     4.531    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.655 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         1.073     5.728    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y50         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.526     9.705    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y50         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.229     9.934    
                         clock uncertainty           -0.111     9.823    
    SLICE_X31Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     9.464    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.642ns (23.380%)  route 2.104ns (76.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.705 - 7.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.688     2.982    embv_p1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  embv_p1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.031     4.531    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.655 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         1.073     5.728    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y50         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.526     9.705    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y50         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.229     9.934    
                         clock uncertainty           -0.111     9.823    
    SLICE_X31Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     9.464    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.642ns (25.920%)  route 1.835ns (74.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.700     2.994    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y50         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.993     4.505    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X28Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.629 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.842     5.471    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_3
    SLICE_X25Y48         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.573     9.752    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y48         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.115     9.867    
                         clock uncertainty           -0.111     9.757    
    SLICE_X25Y48         FDPE (Recov_fdpe_C_PRE)     -0.359     9.398    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.642ns (25.920%)  route 1.835ns (74.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.700     2.994    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y50         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.993     4.505    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X28Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.629 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.842     5.471    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_3
    SLICE_X25Y48         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       1.573     9.752    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y48         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.115     9.867    
                         clock uncertainty           -0.111     9.757    
    SLICE_X25Y48         FDPE (Recov_fdpe_C_PRE)     -0.359     9.398    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  3.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.193%)  route 0.297ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.559     0.895    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.297     1.333    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X28Y46         FDCE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.858     1.224    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X28Y46         FDCE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X28Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.102    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.193%)  route 0.297ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.559     0.895    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.297     1.333    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X28Y46         FDCE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.858     1.224    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X28Y46         FDCE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X28Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.102    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.193%)  route 0.297ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.559     0.895    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.297     1.333    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X28Y46         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.858     1.224    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X28Y46         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.194    
    SLICE_X28Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.099    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.923%)  route 0.347ns (71.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.559     0.895    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.347     1.382    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y47         FDCE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.860     1.226    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y47         FDCE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.923%)  route 0.347ns (71.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.559     0.895    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.347     1.382    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y47         FDCE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.860     1.226    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y47         FDCE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.923%)  route 0.347ns (71.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.559     0.895    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.347     1.382    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y47         FDCE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.860     1.226    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y47         FDCE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.923%)  route 0.347ns (71.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.559     0.895    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.347     1.382    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y47         FDCE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.860     1.226    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y47         FDCE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.923%)  route 0.347ns (71.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.559     0.895    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.347     1.382    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y47         FDPE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.860     1.226    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y47         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.101    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.555     0.891    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y59         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.113     1.145    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X38Y59         FDCE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.823     1.189    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y59         FDCE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.521%)  route 0.113ns (44.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.555     0.891    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y59         FDPE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.113     1.145    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X38Y59         FDCE                                         f  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=17904, routed)       0.823     1.189    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y59         FDCE                                         r  embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_embv_p1300c_clk_wiz_0_0
  To Clock:  clk_out1_embv_p1300c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.456ns (16.619%)  route 2.288ns (83.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 10.908 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654     1.657    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.288     4.401    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y120        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.646    10.908    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y120        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.014    10.922    
                         clock uncertainty           -0.087    10.835    
    SLICE_X34Y120        FDPE (Recov_fdpe_C_PRE)     -0.361    10.474    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.474    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.456ns (16.619%)  route 2.288ns (83.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 10.908 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654     1.657    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.288     4.401    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y120        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.646    10.908    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y120        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.014    10.922    
                         clock uncertainty           -0.087    10.835    
    SLICE_X34Y120        FDPE (Recov_fdpe_C_PRE)     -0.319    10.516    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.456ns (18.134%)  route 2.059ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980     1.983    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDPE (Prop_fdpe_C_Q)         0.456     2.439 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.059     4.498    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X98Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.132    11.180    
                         clock uncertainty           -0.087    11.093    
    SLICE_X98Y102        FDCE (Recov_fdce_C_CLR)     -0.361    10.732    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.456ns (18.134%)  route 2.059ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980     1.983    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDPE (Prop_fdpe_C_Q)         0.456     2.439 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.059     4.498    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X98Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.132    11.180    
                         clock uncertainty           -0.087    11.093    
    SLICE_X98Y102        FDCE (Recov_fdce_C_CLR)     -0.361    10.732    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.456ns (18.134%)  route 2.059ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980     1.983    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDPE (Prop_fdpe_C_Q)         0.456     2.439 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.059     4.498    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X98Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]/C
                         clock pessimism              0.132    11.180    
                         clock uncertainty           -0.087    11.093    
    SLICE_X98Y102        FDCE (Recov_fdce_C_CLR)     -0.361    10.732    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.456ns (18.134%)  route 2.059ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980     1.983    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDPE (Prop_fdpe_C_Q)         0.456     2.439 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.059     4.498    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X98Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.132    11.180    
                         clock uncertainty           -0.087    11.093    
    SLICE_X98Y102        FDCE (Recov_fdce_C_CLR)     -0.319    10.774    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.456ns (18.134%)  route 2.059ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980     1.983    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDPE (Prop_fdpe_C_Q)         0.456     2.439 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.059     4.498    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X98Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.132    11.180    
                         clock uncertainty           -0.087    11.093    
    SLICE_X98Y102        FDCE (Recov_fdce_C_CLR)     -0.319    10.774    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.456ns (18.134%)  route 2.059ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.980     1.983    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDPE (Prop_fdpe_C_Q)         0.456     2.439 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          2.059     4.498    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X98Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X98Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]/C
                         clock pessimism              0.132    11.180    
                         clock uncertainty           -0.087    11.093    
    SLICE_X98Y102        FDCE (Recov_fdce_C_CLR)     -0.319    10.774    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/CLR
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.456ns (18.512%)  route 2.007ns (81.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 10.918 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654     1.657    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.007     4.120    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X41Y103        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.656    10.918    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X41Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/C
                         clock pessimism              0.014    10.932    
                         clock uncertainty           -0.087    10.845    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.405    10.440    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.456ns (18.512%)  route 2.007ns (81.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 10.918 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654     1.657    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          2.007     4.120    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X41Y103        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.656    10.918    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X41Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/C
                         clock pessimism              0.014    10.932    
                         clock uncertainty           -0.087    10.845    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.405    10.440    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  6.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.344%)  route 0.295ns (67.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.295     0.996    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X48Y100        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.913     0.915    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X48Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.710%)  route 0.277ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.277     0.978    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X53Y94         FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.822     0.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y94         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.727    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.710%)  route 0.277ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.277     0.978    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X53Y94         FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.822     0.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y94         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.727    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.978%)  route 0.363ns (72.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.363     1.064    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X53Y95         FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.822     0.824    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X53Y95         FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/C
                         clock pessimism             -0.005     0.819    
    SLICE_X53Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.727    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.374%)  route 0.489ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.489     1.190    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X46Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.913     0.915    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X46Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.843    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.374%)  route 0.489ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.489     1.190    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X46Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.913     0.915    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X46Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.843    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.374%)  route 0.489ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.489     1.190    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X46Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.913     0.915    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X46Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.843    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.374%)  route 0.489ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.489     1.190    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X46Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.913     0.915    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X46Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.843    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.374%)  route 0.489ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.489     1.190    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X47Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.913     0.915    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X47Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                         clock pessimism             -0.005     0.910    
    SLICE_X47Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.141ns (20.802%)  route 0.537ns (79.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          0.537     1.238    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X46Y103        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.912     0.914    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X46Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.842    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_3
  To Clock:  clk_out1_embv_p1300c_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.456ns (10.100%)  route 4.059ns (89.900%))
  Logic Levels:           0  
  Clock Path Skew:        -2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.971     4.233    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     4.689 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.059     8.747    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X105Y105       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.000    11.048    
                         clock uncertainty           -0.087    10.961    
    SLICE_X105Y105       FDPE (Recov_fdpe_C_PRE)     -0.359    10.602    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.602    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@9.259ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.456ns (10.100%)  route 4.059ns (89.900%))
  Logic Levels:           0  
  Clock Path Skew:        -2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.048 - 9.259 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.971     4.233    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     4.689 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.059     8.747    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X105Y105       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.259 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    10.894    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     7.451 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     9.171    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.786    11.048    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.000    11.048    
                         clock uncertainty           -0.087    10.961    
    SLICE_X105Y105       FDPE (Recov_fdpe_C_PRE)     -0.359    10.602    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.602    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.141ns (7.037%)  route 1.863ns (92.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     1.357    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.141     1.498 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.863     3.360    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X105Y105       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.967     0.969    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.000     0.969    
    SLICE_X105Y105       FDPE (Remov_fdpe_C_PRE)     -0.095     0.874    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.141ns (7.037%)  route 1.863ns (92.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     1.357    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.141     1.498 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.863     3.360    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X105Y105       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.967     0.969    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y105       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.000     0.969    
    SLICE_X105Y105       FDPE (Remov_fdpe_C_PRE)     -0.095     0.874    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  2.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_div4_l_n_3

Setup :            5  Failing Endpoints,  Worst Slack       -3.725ns,  Total Violation      -17.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.725ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.235%)  route 1.004ns (68.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 40.811 - 37.037 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 40.439 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.947    40.439    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X87Y125        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDPE (Prop_fdpe_C_Q)         0.456    40.895 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           1.004    41.899    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y52         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.857    40.811    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X4Y52         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    40.811    
                         clock uncertainty           -0.269    40.542    
    RAMB18_X4Y52         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    38.174    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                         -41.899    
  -------------------------------------------------------------------
                         slack                                 -3.725    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.255%)  route 0.958ns (67.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 40.812 - 37.037 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 40.445 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.953    40.445    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X88Y121        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDPE (Prop_fdpe_C_Q)         0.456    40.901 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.958    41.858    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y44         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.858    40.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    40.812    
                         clock uncertainty           -0.269    40.543    
    RAMB18_X4Y44         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    38.175    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                         -41.858    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.642ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        1.436ns  (logic 0.518ns (36.069%)  route 0.918ns (63.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 40.809 - 37.037 ) 
    Source Clock Delay      (SCD):    3.348ns = ( 40.378 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.886    40.378    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X90Y114        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y114        FDPE (Prop_fdpe_C_Q)         0.518    40.896 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.918    41.814    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y44         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.855    40.809    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X5Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    40.809    
                         clock uncertainty           -0.269    40.540    
    RAMB18_X5Y44         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    38.172    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                         -41.814    
  -------------------------------------------------------------------
                         slack                                 -3.642    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.235%)  route 0.838ns (64.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.760ns = ( 40.797 - 37.037 ) 
    Source Clock Delay      (SCD):    3.332ns = ( 40.362 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.870    40.362    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y122       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDPE (Prop_fdpe_C_Q)         0.456    40.818 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.838    41.656    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y48         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.843    40.797    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X5Y48         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    40.797    
                         clock uncertainty           -0.269    40.528    
    RAMB18_X5Y48         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    38.160    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         38.160    
                         arrival time                         -41.656    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.007ns  (vita_clk_div4_l_n_3 rise@37.037ns - CLKDIV_c_0 rise@37.030ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.853%)  route 0.608ns (57.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 40.800 - 37.037 ) 
    Source Clock Delay      (SCD):    3.412ns = ( 40.442 - 37.030 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     37.030    37.030 r  
    H16                                               0.000    37.030 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    37.030    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.920    37.950 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    38.460    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.032    39.492 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.950    40.442    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X89Y122        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDPE (Prop_fdpe_C_Q)         0.456    40.898 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.608    41.506    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y48         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.846    40.800    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X4Y48         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    40.800    
                         clock uncertainty           -0.269    40.531    
    RAMB18_X4Y48         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    38.163    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         38.163    
                         arrival time                         -41.506    
  -------------------------------------------------------------------
                         slack                                 -3.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.111%)  route 0.298ns (67.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.305     1.130    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X89Y122        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDPE (Prop_fdpe_C_Q)         0.141     1.271 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.298     1.569    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y48         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.354     1.838    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X4Y48         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     1.838    
                         clock uncertainty            0.269     2.107    
    RAMB18_X4Y48         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.518    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.590%)  route 0.372ns (69.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.110    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X90Y114        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y114        FDPE (Prop_fdpe_C_Q)         0.164     1.274 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.372     1.646    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y44         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X5Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     1.846    
                         clock uncertainty            0.269     2.115    
    RAMB18_X5Y44         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.526    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.037%)  route 0.422ns (74.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.277     1.102    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X105Y122       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDPE (Prop_fdpe_C_Q)         0.141     1.243 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.422     1.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y48         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.352     1.836    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X5Y48         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     1.836    
                         clock uncertainty            0.269     2.105    
    RAMB18_X5Y48         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.516    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.238%)  route 0.441ns (75.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.305     1.130    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X88Y121        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.271 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.441     1.712    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y44         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.364     1.848    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X4Y44         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     1.848    
                         clock uncertainty            0.269     2.117    
    RAMB18_X4Y44         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.528    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.464%)  route 0.460ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.554    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.302     1.127    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X87Y125        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.268 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.460     1.728    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y52         FIFO18E1                                     f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/s_ready_i_reg
    RAMB18_X4Y52         FIFO18E1                                     r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     1.846    
                         clock uncertainty            0.269     2.115    
    RAMB18_X4Y52         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.526    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  vita_clk_div4_l_n_3

Setup :         1421  Failing Endpoints,  Worst Slack       -4.878ns,  Total Violation    -5341.387ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.878ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/selector_reg[0]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.784ns  (logic 0.456ns (9.531%)  route 4.328ns (90.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 4670.476 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 4669.896 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.961  4669.896    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.456  4670.352 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         4.328  4674.680    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/AS[0]
    SLICE_X88Y117        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.893  4670.476    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/s_ready_i_reg
    SLICE_X88Y117        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/selector_reg[0]/C
                         clock pessimism              0.000  4670.476    
                         clock uncertainty           -0.269  4670.207    
    SLICE_X88Y117        FDCE (Recov_fdce_C_CLR)     -0.405  4669.802    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/selector_reg[0]
  -------------------------------------------------------------------
                         required time                       4669.802    
                         arrival time                       -4674.680    
  -------------------------------------------------------------------
                         slack                                 -4.878    

Slack (VIOLATED) :        -4.877ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[24]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.855ns  (logic 0.518ns (10.669%)  route 4.337ns (89.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 4670.491 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 4669.839 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.904  4669.838    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y109        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.518  4670.356 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/Q
                         net (fo=127, routed)         4.337  4674.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep__0
    SLICE_X55Y108        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.908  4670.491    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X55Y108        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[24]/C
                         clock pessimism              0.000  4670.491    
                         clock uncertainty           -0.269  4670.222    
    SLICE_X55Y108        FDCE (Recov_fdce_C_CLR)     -0.405  4669.817    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[24]
  -------------------------------------------------------------------
                         required time                       4669.817    
                         arrival time                       -4674.694    
  -------------------------------------------------------------------
                         slack                                 -4.877    

Slack (VIOLATED) :        -4.877ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[25]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.855ns  (logic 0.518ns (10.669%)  route 4.337ns (89.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 4670.491 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 4669.839 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.904  4669.838    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y109        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.518  4670.356 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/Q
                         net (fo=127, routed)         4.337  4674.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep__0
    SLICE_X55Y108        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.908  4670.491    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X55Y108        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[25]/C
                         clock pessimism              0.000  4670.491    
                         clock uncertainty           -0.269  4670.222    
    SLICE_X55Y108        FDCE (Recov_fdce_C_CLR)     -0.405  4669.817    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[25]
  -------------------------------------------------------------------
                         required time                       4669.817    
                         arrival time                       -4674.694    
  -------------------------------------------------------------------
                         slack                                 -4.877    

Slack (VIOLATED) :        -4.877ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[26]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.855ns  (logic 0.518ns (10.669%)  route 4.337ns (89.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 4670.491 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 4669.839 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.904  4669.838    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y109        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.518  4670.356 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/Q
                         net (fo=127, routed)         4.337  4674.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep__0
    SLICE_X55Y108        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.908  4670.491    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X55Y108        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[26]/C
                         clock pessimism              0.000  4670.491    
                         clock uncertainty           -0.269  4670.222    
    SLICE_X55Y108        FDCE (Recov_fdce_C_CLR)     -0.405  4669.817    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[26]
  -------------------------------------------------------------------
                         required time                       4669.817    
                         arrival time                       -4674.694    
  -------------------------------------------------------------------
                         slack                                 -4.877    

Slack (VIOLATED) :        -4.877ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[27]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.855ns  (logic 0.518ns (10.669%)  route 4.337ns (89.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 4670.491 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 4669.839 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.904  4669.838    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y109        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.518  4670.356 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__0/Q
                         net (fo=127, routed)         4.337  4674.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep__0
    SLICE_X55Y108        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.908  4670.491    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X55Y108        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[27]/C
                         clock pessimism              0.000  4670.491    
                         clock uncertainty           -0.269  4670.222    
    SLICE_X55Y108        FDCE (Recov_fdce_C_CLR)     -0.405  4669.817    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr_reg[27]
  -------------------------------------------------------------------
                         required time                       4669.817    
                         arrival time                       -4674.694    
  -------------------------------------------------------------------
                         slack                                 -4.877    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.715ns  (logic 0.456ns (9.671%)  route 4.259ns (90.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 4670.395 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 4669.899 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.965  4669.899    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.355 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/Q
                         net (fo=124, routed)         4.259  4674.615    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/slv_reg4_reg[0]_rep__2
    SLICE_X100Y126       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.812  4670.395    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/s_ready_i_reg
    SLICE_X100Y126       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[0]/C
                         clock pessimism              0.000  4670.395    
                         clock uncertainty           -0.269  4670.126    
    SLICE_X100Y126       FDPE (Recov_fdpe_C_PRE)     -0.361  4669.765    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[0]
  -------------------------------------------------------------------
                         required time                       4669.765    
                         arrival time                       -4674.614    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[1]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.715ns  (logic 0.456ns (9.671%)  route 4.259ns (90.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 4670.395 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 4669.899 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.965  4669.899    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.355 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/Q
                         net (fo=124, routed)         4.259  4674.615    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/slv_reg4_reg[0]_rep__2
    SLICE_X100Y126       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.812  4670.395    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/s_ready_i_reg
    SLICE_X100Y126       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[1]/C
                         clock pessimism              0.000  4670.395    
                         clock uncertainty           -0.269  4670.126    
    SLICE_X100Y126       FDPE (Recov_fdpe_C_PRE)     -0.361  4669.765    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[1]
  -------------------------------------------------------------------
                         required time                       4669.765    
                         arrival time                       -4674.614    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[4]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.715ns  (logic 0.456ns (9.671%)  route 4.259ns (90.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 4670.395 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 4669.899 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.965  4669.899    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y116        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.456  4670.355 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__2/Q
                         net (fo=124, routed)         4.259  4674.615    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/slv_reg4_reg[0]_rep__2
    SLICE_X100Y126       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.812  4670.395    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/s_ready_i_reg
    SLICE_X100Y126       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[4]/C
                         clock pessimism              0.000  4670.395    
                         clock uncertainty           -0.269  4670.126    
    SLICE_X100Y126       FDPE (Recov_fdpe_C_PRE)     -0.361  4669.765    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr_reg[4]
  -------------------------------------------------------------------
                         required time                       4669.765    
                         arrival time                       -4674.614    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.847ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/data_init_reg[5]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.798ns  (logic 0.456ns (9.504%)  route 4.342ns (90.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 4670.477 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 4669.896 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.961  4669.896    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.456  4670.352 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         4.342  4674.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/AS[0]
    SLICE_X86Y116        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/data_init_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.894  4670.477    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X86Y116        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/data_init_reg[5]/C
                         clock pessimism              0.000  4670.477    
                         clock uncertainty           -0.269  4670.208    
    SLICE_X86Y116        FDCE (Recov_fdce_C_CLR)     -0.361  4669.847    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/data_init_reg[5]
  -------------------------------------------------------------------
                         required time                       4669.847    
                         arrival time                       -4674.694    
  -------------------------------------------------------------------
                         slack                                 -4.847    

Slack (VIOLATED) :        -4.847ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/data_init_reg[6]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (vita_clk_div4_l_n_3 rise@4666.667ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        4.798ns  (logic 0.456ns (9.504%)  route 4.342ns (90.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 4670.477 - 4666.667 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 4669.896 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        1.961  4669.896    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y119        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.456  4670.352 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=126, routed)         4.342  4674.693    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/AS[0]
    SLICE_X86Y116        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/data_init_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                   4666.667  4666.667 r  
    BUFGCTRL_X0Y18       BUFG                         0.000  4666.667 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634  4668.301    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442  4664.858 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720  4666.579    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4666.669 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996  4668.665    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918  4669.583 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.894  4670.477    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/s_ready_i_reg
    SLICE_X86Y116        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/data_init_reg[6]/C
                         clock pessimism              0.000  4670.477    
                         clock uncertainty           -0.269  4670.208    
    SLICE_X86Y116        FDCE (Recov_fdce_C_CLR)     -0.361  4669.847    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/data_init_reg[6]
  -------------------------------------------------------------------
                         required time                       4669.847    
                         arrival time                       -4674.694    
  -------------------------------------------------------------------
                         slack                                 -4.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.715%)  route 0.817ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.817     1.952    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/AS[0]
    SLICE_X109Y119       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.774    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X109Y119       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty            0.269     2.043    
    SLICE_X109Y119       FDPE (Remov_fdpe_C_PRE)     -0.095     1.948    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[7]/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.715%)  route 0.817ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.817     1.952    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/AS[0]
    SLICE_X109Y119       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.774    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X109Y119       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[7]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty            0.269     2.043    
    SLICE_X109Y119       FDPE (Remov_fdpe_C_PRE)     -0.095     1.948    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[8]/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.715%)  route 0.817ns (85.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.817     1.952    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/AS[0]
    SLICE_X109Y119       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.774    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X109Y119       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[8]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty            0.269     2.043    
    SLICE_X109Y119       FDPE (Remov_fdpe_C_PRE)     -0.095     1.948    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.129%)  route 0.933ns (86.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.933     2.068    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/AS[0]
    SLICE_X103Y118       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     1.801    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X103Y118       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
                         clock pessimism              0.000     1.801    
                         clock uncertainty            0.269     2.070    
    SLICE_X103Y118       FDCE (Remov_fdce_C_CLR)     -0.092     1.978    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.129%)  route 0.933ns (86.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.933     2.068    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/AS[0]
    SLICE_X103Y118       FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.317     1.801    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X103Y118       FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
                         clock pessimism              0.000     1.801    
                         clock uncertainty            0.269     2.070    
    SLICE_X103Y118       FDPE (Remov_fdpe_C_PRE)     -0.095     1.975    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ACK_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.009%)  route 0.943ns (86.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.943     2.078    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AS[0]
    SLICE_X103Y124       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ACK_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.310     1.794    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/s_ready_i_reg
    SLICE_X103Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ACK_reg/C
                         clock pessimism              0.000     1.794    
                         clock uncertainty            0.269     2.063    
    SLICE_X103Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.971    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ACK_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.009%)  route 0.943ns (86.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.943     2.078    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AS[0]
    SLICE_X103Y124       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.310     1.794    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/s_ready_i_reg
    SLICE_X103Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[1]/C
                         clock pessimism              0.000     1.794    
                         clock uncertainty            0.269     2.063    
    SLICE_X103Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.971    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.009%)  route 0.943ns (86.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.943     2.078    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/AS[0]
    SLICE_X103Y124       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.310     1.794    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X103Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
                         clock pessimism              0.000     1.794    
                         clock uncertainty            0.269     2.063    
    SLICE_X103Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.971    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/handshakestate_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.009%)  route 0.943ns (86.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.943     2.078    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/AS[0]
    SLICE_X103Y124       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/handshakestate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.310     1.794    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X103Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/handshakestate_reg[0]/C
                         clock pessimism              0.000     1.794    
                         clock uncertainty            0.269     2.063    
    SLICE_X103Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.971    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/handshakestate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/handshakestate_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.009%)  route 0.943ns (86.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.182ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    embv_p1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4135, routed)        0.658     0.994    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y118        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/Q
                         net (fo=125, routed)         0.943     2.078    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/AS[0]
    SLICE_X103Y124       FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/handshakestate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.310     1.794    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/s_ready_i_reg
    SLICE_X103Y124       FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/handshakestate_reg[1]/C
                         clock pessimism              0.000     1.794    
                         clock uncertainty            0.269     2.063    
    SLICE_X103Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.971    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/handshakestate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_embv_p1300c_clk_wiz_0_0
  To Clock:  vita_clk_div4_l_n_3

Setup :            0  Failing Endpoints,  Worst Slack        6.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.777ns  (logic 0.456ns (9.545%)  route 4.321ns (90.455%))
  Logic Levels:           0  
  Clock Path Skew:        2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 40.863 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.321    34.212    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y103        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.909    40.863    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism              0.000    40.863    
                         clock uncertainty           -0.087    40.776    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.319    40.457    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         40.457    
                         arrival time                         -34.212    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.777ns  (logic 0.456ns (9.545%)  route 4.321ns (90.455%))
  Logic Levels:           0  
  Clock Path Skew:        2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 40.863 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.321    34.212    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y103        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.909    40.863    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/C
                         clock pessimism              0.000    40.863    
                         clock uncertainty           -0.087    40.776    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.319    40.457    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         40.457    
                         arrival time                         -34.212    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.777ns  (logic 0.456ns (9.545%)  route 4.321ns (90.455%))
  Logic Levels:           0  
  Clock Path Skew:        2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 40.863 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.321    34.212    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y103        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.909    40.863    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/C
                         clock pessimism              0.000    40.863    
                         clock uncertainty           -0.087    40.776    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.319    40.457    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         40.457    
                         arrival time                         -34.212    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.777ns  (logic 0.456ns (9.545%)  route 4.321ns (90.455%))
  Logic Levels:           0  
  Clock Path Skew:        2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 40.863 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.321    34.212    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y103        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.909    40.863    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y103        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/C
                         clock pessimism              0.000    40.863    
                         clock uncertainty           -0.087    40.776    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.319    40.457    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         40.457    
                         arrival time                         -34.212    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.662ns  (logic 0.456ns (9.781%)  route 4.206ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 40.864 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.206    34.097    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.910    40.864    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism              0.000    40.864    
                         clock uncertainty           -0.087    40.777    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.319    40.458    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.458    
                         arrival time                         -34.097    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.662ns  (logic 0.456ns (9.781%)  route 4.206ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 40.864 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.206    34.097    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.910    40.864    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism              0.000    40.864    
                         clock uncertainty           -0.087    40.777    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.319    40.458    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.458    
                         arrival time                         -34.097    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.662ns  (logic 0.456ns (9.781%)  route 4.206ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 40.864 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.206    34.097    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.910    40.864    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/C
                         clock pessimism              0.000    40.864    
                         clock uncertainty           -0.087    40.777    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.319    40.458    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.458    
                         arrival time                         -34.097    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.662ns  (logic 0.456ns (9.781%)  route 4.206ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 40.864 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.206    34.097    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.910    40.864    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/C
                         clock pessimism              0.000    40.864    
                         clock uncertainty           -0.087    40.777    
    SLICE_X54Y101        FDCE (Recov_fdce_C_CLR)     -0.319    40.458    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.458    
                         arrival time                         -34.097    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 40.864 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.178    34.069    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.910    40.864    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism              0.000    40.864    
                         clock uncertainty           -0.087    40.777    
    SLICE_X54Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.458    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         40.458    
                         arrival time                         -34.069    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (vita_clk_div4_l_n_3 rise@37.037ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@27.778ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 40.864 - 37.037 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 29.435 - 27.778 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                     27.778    27.778 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    27.778 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831    29.609    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    25.797 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    27.680    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.781 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.654    29.435    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456    29.891 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          4.178    34.069    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y102        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.910    40.864    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y102        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism              0.000    40.864    
                         clock uncertainty           -0.087    40.777    
    SLICE_X54Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.458    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         40.458    
                         arrival time                         -34.069    
  -------------------------------------------------------------------
                         slack                                  6.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.141ns (7.961%)  route 1.630ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.630     2.331    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X51Y119        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     1.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.000     1.853    
    SLICE_X51Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     1.758    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.141ns (7.961%)  route 1.630ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.630     2.331    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X51Y119        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     1.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.000     1.853    
    SLICE_X51Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     1.758    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.141ns (7.961%)  route 1.630ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.630     2.331    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X51Y119        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     1.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.000     1.853    
    SLICE_X51Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     1.758    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.141ns (7.961%)  route 1.630ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.630     2.331    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X51Y119        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     1.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.000     1.853    
    SLICE_X51Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     1.758    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.141ns (7.961%)  route 1.630ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.630     2.331    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X51Y119        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.369     1.853    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.000     1.853    
    SLICE_X51Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     1.758    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.141ns (7.818%)  route 1.663ns (92.182%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.663     2.363    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X57Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X57Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism              0.000     1.846    
    SLICE_X57Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.754    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.141ns (7.818%)  route 1.663ns (92.182%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.663     2.363    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X57Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X57Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism              0.000     1.846    
    SLICE_X57Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.754    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.141ns (7.606%)  route 1.713ns (92.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.713     2.414    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y100        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism              0.000     1.846    
    SLICE_X54Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.779    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.141ns (7.606%)  route 1.713ns (92.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.713     2.414    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y100        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism              0.000     1.846    
    SLICE_X54Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.779    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embv_p1300c_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - clk_out1_embv_p1300c_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.141ns (7.606%)  route 1.713ns (92.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embv_p1300c_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.558     0.560    embv_p1300c_i/rst_processing_system7_0_108M/U0/slowest_sync_clk
    SLICE_X47Y94         FDRE                                         r  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  embv_p1300c_i/rst_processing_system7_0_108M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          1.713     2.414    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X54Y100        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.362     1.846    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/s_ready_i_reg
    SLICE_X54Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/C
                         clock pessimism              0.000     1.846    
    SLICE_X54Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.779    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_3
  To Clock:  vita_clk_div4_l_n_3

Setup :            0  Failing Endpoints,  Worst Slack       32.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.309ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.456ns (10.961%)  route 3.704ns (89.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.971     4.233    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     4.689 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.704     8.393    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X94Y106        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y106        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.369    41.150    
                         clock uncertainty           -0.087    41.062    
    SLICE_X94Y106        FDPE (Recov_fdpe_C_PRE)     -0.361    40.701    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         40.701    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                 32.309    

Slack (MET) :             32.351ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.456ns (10.961%)  route 3.704ns (89.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.971     4.233    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     4.689 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.704     8.393    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X94Y106        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y106        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.369    41.150    
                         clock uncertainty           -0.087    41.062    
    SLICE_X94Y106        FDPE (Recov_fdpe_C_PRE)     -0.319    40.743    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                 32.351    

Slack (MET) :             32.351ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.456ns (10.961%)  route 3.704ns (89.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.971     4.233    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     4.689 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.704     8.393    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X94Y106        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y106        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.369    41.150    
                         clock uncertainty           -0.087    41.062    
    SLICE_X94Y106        FDPE (Recov_fdpe_C_PRE)     -0.319    40.743    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                 32.351    

Slack (MET) :             33.151ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.456ns (13.439%)  route 2.937ns (86.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 40.856 - 37.037 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.971     4.233    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     4.689 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.937     7.626    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X86Y100        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.902    40.856    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.369    41.225    
                         clock uncertainty           -0.087    41.137    
    SLICE_X86Y100        FDPE (Recov_fdpe_C_PRE)     -0.361    40.776    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         40.776    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 33.151    

Slack (MET) :             33.193ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.456ns (13.439%)  route 2.937ns (86.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 40.856 - 37.037 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.971     4.233    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/s_ready_i_reg
    SLICE_X61Y113        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     4.689 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.937     7.626    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X86Y100        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.902    40.856    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.369    41.225    
                         clock uncertainty           -0.087    41.137    
    SLICE_X86Y100        FDPE (Recov_fdpe_C_PRE)     -0.319    40.818    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         40.818    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 33.193    

Slack (MET) :             34.508ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.522%)  route 1.385ns (70.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 40.782 - 37.037 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.968     4.230    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y100        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.456     4.686 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     5.343    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X88Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.467 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.727     6.194    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_3
    SLICE_X90Y100        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.828    40.782    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.369    41.151    
                         clock uncertainty           -0.087    41.063    
    SLICE_X90Y100        FDPE (Recov_fdpe_C_PRE)     -0.361    40.702    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.702    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                 34.508    

Slack (MET) :             34.508ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.522%)  route 1.385ns (70.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 40.782 - 37.037 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.968     4.230    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y100        FDRE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.456     4.686 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     5.343    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X88Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.467 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.727     6.194    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_3
    SLICE_X90Y100        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.828    40.782    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.369    41.151    
                         clock uncertainty           -0.087    41.063    
    SLICE_X90Y100        FDPE (Recov_fdpe_C_PRE)     -0.361    40.702    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.702    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                 34.508    

Slack (MET) :             34.699ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.518ns (28.011%)  route 1.331ns (71.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.892     4.154    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.518     4.672 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.331     6.003    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y104        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                         clock pessimism              0.369    41.150    
                         clock uncertainty           -0.087    41.062    
    SLICE_X96Y104        FDCE (Recov_fdce_C_CLR)     -0.361    40.701    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         40.701    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 34.699    

Slack (MET) :             34.699ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.518ns (28.011%)  route 1.331ns (71.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.892     4.154    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.518     4.672 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.331     6.003    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X96Y104        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X96Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                         clock pessimism              0.369    41.150    
                         clock uncertainty           -0.087    41.062    
    SLICE_X96Y104        FDCE (Recov_fdce_C_CLR)     -0.361    40.701    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         40.701    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 34.699    

Slack (MET) :             34.705ns  (required time - arrival time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (vita_clk_div4_l_n_3 rise@37.037ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.518ns (28.791%)  route 1.281ns (71.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 40.781 - 37.037 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.831     1.831    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         2.228     2.231    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.262 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.892     4.154    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.518     4.672 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.281     5.953    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X95Y104        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                     37.037    37.037 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.037 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.634    38.671    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    35.229 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.949    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.040 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.996    39.036    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    39.954 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.827    40.781    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X95Y104        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.369    41.150    
                         clock uncertainty           -0.087    41.062    
    SLICE_X95Y104        FDCE (Recov_fdce_C_CLR)     -0.405    40.657    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                 34.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.331     1.371    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.499 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.133     1.632    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X51Y120        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.368     1.852    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X51Y120        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.468     1.384    
    SLICE_X51Y120        FDPE (Remov_fdpe_C_PRE)     -0.149     1.235    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.249%)  route 0.198ns (54.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     1.692    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X92Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.459     1.353    
    SLICE_X92Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.286    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.249%)  route 0.198ns (54.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     1.692    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X92Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.459     1.353    
    SLICE_X92Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.286    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.249%)  route 0.198ns (54.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     1.692    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X92Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.459     1.353    
    SLICE_X92Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.286    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.249%)  route 0.198ns (54.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.198     1.692    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X92Y101        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X92Y101        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.459     1.353    
    SLICE_X92Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.286    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.207%)  route 0.183ns (58.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.331     1.371    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y119        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDPE (Prop_fdpe_C_Q)         0.128     1.499 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.183     1.681    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y118        FDPE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.370     1.854    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y118        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.468     1.386    
    SLICE_X50Y118        FDPE (Remov_fdpe_C_PRE)     -0.124     1.262    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.166%)  route 0.191ns (53.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.191     1.685    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X93Y100        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X93Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.459     1.353    
    SLICE_X93Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.261    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.166%)  route 0.191ns (53.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.191     1.685    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X93Y100        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X93Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.459     1.353    
    SLICE_X93Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.261    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.166%)  route 0.191ns (53.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.191     1.685    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X93Y100        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X93Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]/C
                         clock pessimism             -0.459     1.353    
    SLICE_X93Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.261    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_3  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_3 rise@0.000ns - vita_clk_div4_l_n_3 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.166%)  route 0.191ns (53.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.602     0.602    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         0.768     0.770    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.040 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.290     1.330    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y100        FDPE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          0.191     1.685    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X93Y100        FDCE                                         f  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  embv_p1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.869     0.869    embv_p1300c_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  embv_p1300c_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    embv_p1300c_i/clk_wiz_0/inst/clk_out1_embv_p1300c_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  embv_p1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=738, routed)         1.051     1.053    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.484 r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.328     1.812    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X93Y100        FDCE                                         r  embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[5]/C
                         clock pessimism             -0.459     1.353    
    SLICE_X93Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.261    embv_p1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.424    





