Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  4 20:24:57 2020
| Host         : DESKTOP-N4G9URI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mode[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sseg/dispClk/counterout_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.931        0.000                      0                   17        0.104        0.000                      0                   17        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.931        0.000                      0                   17        0.104        0.000                      0                   17        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 1.416ns (73.902%)  route 0.500ns (26.098%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.451 r  sseg/dispClk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.451    sseg/dispClk/counterout_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.632 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.632    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.307    14.298    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism              0.242    14.539    
                         clock uncertainty           -0.035    14.504    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.059    14.563    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             8.094ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 1.402ns (73.737%)  route 0.499ns (26.263%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.618 r  sseg/dispClk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.618    sseg/dispClk/counterout_reg[12]_i_1_n_6
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[13]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  8.094    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 1.397ns (73.668%)  route 0.499ns (26.332%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.613 r  sseg/dispClk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.613    sseg/dispClk/counterout_reg[12]_i_1_n_4
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 1.337ns (72.808%)  route 0.499ns (27.192%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.553 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.553    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 1.318ns (72.523%)  route 0.499ns (27.477%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.534 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.534    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 1.304ns (72.310%)  route 0.499ns (27.690%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.520 r  sseg/dispClk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.520    sseg/dispClk/counterout_reg[8]_i_1_n_6
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[9]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 1.299ns (72.233%)  route 0.499ns (27.767%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.515 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.515    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 1.239ns (71.275%)  route 0.499ns (28.725%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.455 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.455    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 1.220ns (70.957%)  route 0.499ns (29.043%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.436 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.436    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  8.276    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 1.206ns (70.719%)  route 0.499ns (29.281%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484     4.716    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     5.095 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.499     5.595    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.157 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.422 r  sseg/dispClk/counterout_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.422    sseg/dispClk/counterout_reg[4]_i_1_n_6
    SLICE_X40Y47         FDRE                                         r  sseg/dispClk/counterout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.325    14.315    sseg/dispClk/CLK
    SLICE_X40Y47         FDRE                                         r  sseg/dispClk/counterout_reg[5]/C
                         clock pessimism              0.373    14.688    
                         clock uncertainty           -0.035    14.653    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.059    14.712    sseg/dispClk/counterout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  8.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (74.996%)  route 0.118ns (25.004%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.118     1.732    sseg/dispClk/counterout_reg_n_0_[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.892 r  sseg/dispClk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    sseg/dispClk/counterout_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.946 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[10]/Q
                         net (fo=1, routed)           0.118     1.732    sseg/dispClk/counterout_reg_n_0_[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.118     1.732    sseg/dispClk/counterout_reg_n_0_[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y47         FDRE                                         r  sseg/dispClk/counterout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[6]/Q
                         net (fo=1, routed)           0.118     1.732    sseg/dispClk/counterout_reg_n_0_[6]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  sseg/dispClk/counterout_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    sseg/dispClk/counterout_reg[4]_i_1_n_5
    SLICE_X40Y47         FDRE                                         r  sseg/dispClk/counterout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X40Y47         FDRE                                         r  sseg/dispClk/counterout_reg[6]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.472    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.118     1.731    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  sseg/dispClk/counterout_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    sseg/dispClk/counterout_reg[0]_i_1_n_5
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.988    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.105     1.577    sseg/dispClk/counterout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[10]/Q
                         net (fo=1, routed)           0.118     1.732    sseg/dispClk/counterout_reg_n_0_[10]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.876 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.118     1.732    sseg/dispClk/counterout_reg_n_0_[14]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.876 r  sseg/dispClk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    sseg/dispClk/counterout_reg[12]_i_1_n_4
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.472    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sseg/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.118     1.731    sseg/dispClk/counterout_reg_n_0_[2]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.875 r  sseg/dispClk/counterout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    sseg/dispClk/counterout_reg[0]_i_1_n_4
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.988    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[3]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.105     1.577    sseg/dispClk/counterout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y47         FDRE                                         r  sseg/dispClk/counterout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[6]/Q
                         net (fo=1, routed)           0.118     1.732    sseg/dispClk/counterout_reg_n_0_[6]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.876 r  sseg/dispClk/counterout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    sseg/dispClk/counterout_reg[4]_i_1_n_4
    SLICE_X40Y47         FDRE                                         r  sseg/dispClk/counterout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X40Y47         FDRE                                         r  sseg/dispClk/counterout_reg[7]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.472    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.166     1.779    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X40Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     1.824    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  sseg/dispClk/counterout_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    sseg/dispClk/counterout_reg[0]_i_1_n_7
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.988    sseg/dispClk/CLK
    SLICE_X40Y46         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.105     1.577    sseg/dispClk/counterout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46    num1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y47    num1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46    num1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y49    num1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48    num1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y48    num1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y49    num1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y49    num1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y47    num2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y50    sseg/dispClk/counterout_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y46    num1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y46    num1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y46    num2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    sseg/dispClk/counterout_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y50    sseg/dispClk/counterout_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    sseg/dispClk/counterout_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    sseg/dispClk/counterout_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    sseg/dispClk/counterout_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y46    num1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    num1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y47    num1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y46    num1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y49    num1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    num1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    num1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y49    num1_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y49    num1_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    num2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    num2_reg[1]/C



