
BOOTLOADER_F446RET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004708  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  080048d8  080048d8  000058d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d88  08004d88  00006070  2**0
                  CONTENTS
  4 .ARM          00000008  08004d88  08004d88  00005d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d90  08004d90  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d90  08004d90  00005d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d94  08004d94  00005d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004d98  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  20000070  08004e08  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08004e08  00006360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a243  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0c  00000000  00000000  000102e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  000121f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007a8  00000000  00000000  00012c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000221b4  00000000  00000000  000133b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c400  00000000  00000000  00035564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb1ba  00000000  00000000  00041964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010cb1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ff8  00000000  00000000  0010cb64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  0010fb5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080048c0 	.word	0x080048c0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080048c0 	.word	0x080048c0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a4:	f001 f916 	bl	80017d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a8:	f000 f82c 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ac:	f000 f8fe 	bl	80007ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005b0:	f000 f8a8 	bl	8000704 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005b4:	f000 f8d0 	bl	8000758 <MX_USART3_UART_Init>
  MX_CRC_Init();
 80005b8:	f000 f890 	bl	80006dc <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  printf("Bootloader ready...\n");
 80005bc:	480c      	ldr	r0, [pc, #48]	@ (80005f0 <main+0x50>)
 80005be:	f003 fb1b 	bl	8003bf8 <puts>
  if (HAL_GPIO_ReadPin(button_GPIO_Port, button_Pin) == GPIO_PIN_RESET)
 80005c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005c6:	480b      	ldr	r0, [pc, #44]	@ (80005f4 <main+0x54>)
 80005c8:	f001 ffb6 	bl	8002538 <HAL_GPIO_ReadPin>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d105      	bne.n	80005de <main+0x3e>
  {
	  printf("Button is pressed...going to bootloader mode\n\r");
 80005d2:	4809      	ldr	r0, [pc, #36]	@ (80005f8 <main+0x58>)
 80005d4:	f003 faa8 	bl	8003b28 <iprintf>
	  bootloader_read_uart_data();
 80005d8:	f000 f956 	bl	8000888 <bootloader_read_uart_data>
 80005dc:	e006      	b.n	80005ec <main+0x4c>
  }
  else
  {
	  printf("button is not pressed...execute application code\n\r");
 80005de:	4807      	ldr	r0, [pc, #28]	@ (80005fc <main+0x5c>)
 80005e0:	f003 faa2 	bl	8003b28 <iprintf>
	 // bootloader_jump_to_application();
	  bootloader_jump_to_user_app(FLASH_SECTOR2_BASE_ADDRESS);
 80005e4:	4806      	ldr	r0, [pc, #24]	@ (8000600 <main+0x60>)
 80005e6:	f000 f9bd 	bl	8000964 <bootloader_jump_to_user_app>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ea:	bf00      	nop
 80005ec:	bf00      	nop
 80005ee:	e7fd      	b.n	80005ec <main+0x4c>
 80005f0:	080048d8 	.word	0x080048d8
 80005f4:	40020800 	.word	0x40020800
 80005f8:	080048ec 	.word	0x080048ec
 80005fc:	0800491c 	.word	0x0800491c
 8000600:	08008000 	.word	0x08008000

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b094      	sub	sp, #80	@ 0x50
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 031c 	add.w	r3, r7, #28
 800060e:	2234      	movs	r2, #52	@ 0x34
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f003 fbd0 	bl	8003db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	f107 0308 	add.w	r3, r7, #8
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000628:	2300      	movs	r3, #0
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	4b29      	ldr	r3, [pc, #164]	@ (80006d4 <SystemClock_Config+0xd0>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	4a28      	ldr	r2, [pc, #160]	@ (80006d4 <SystemClock_Config+0xd0>)
 8000632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000636:	6413      	str	r3, [r2, #64]	@ 0x40
 8000638:	4b26      	ldr	r3, [pc, #152]	@ (80006d4 <SystemClock_Config+0xd0>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000644:	2300      	movs	r3, #0
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	4b23      	ldr	r3, [pc, #140]	@ (80006d8 <SystemClock_Config+0xd4>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000650:	4a21      	ldr	r2, [pc, #132]	@ (80006d8 <SystemClock_Config+0xd4>)
 8000652:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000656:	6013      	str	r3, [r2, #0]
 8000658:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <SystemClock_Config+0xd4>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000660:	603b      	str	r3, [r7, #0]
 8000662:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000664:	2302      	movs	r3, #2
 8000666:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000668:	2301      	movs	r3, #1
 800066a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800066c:	2310      	movs	r3, #16
 800066e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000670:	2302      	movs	r3, #2
 8000672:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000674:	2300      	movs	r3, #0
 8000676:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000678:	2308      	movs	r3, #8
 800067a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 800067c:	2354      	movs	r3, #84	@ 0x54
 800067e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000680:	2302      	movs	r3, #2
 8000682:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000684:	2302      	movs	r3, #2
 8000686:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000688:	2302      	movs	r3, #2
 800068a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068c:	f107 031c 	add.w	r3, r7, #28
 8000690:	4618      	mov	r0, r3
 8000692:	f002 fa47 	bl	8002b24 <HAL_RCC_OscConfig>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800069c:	f000 fe9d 	bl	80013da <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a0:	230f      	movs	r3, #15
 80006a2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a4:	2302      	movs	r3, #2
 80006a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006b6:	f107 0308 	add.w	r3, r7, #8
 80006ba:	2102      	movs	r1, #2
 80006bc:	4618      	mov	r0, r3
 80006be:	f001 ff6d 	bl	800259c <HAL_RCC_ClockConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80006c8:	f000 fe87 	bl	80013da <Error_Handler>
  }
}
 80006cc:	bf00      	nop
 80006ce:	3750      	adds	r7, #80	@ 0x50
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40023800 	.word	0x40023800
 80006d8:	40007000 	.word	0x40007000

080006dc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006e0:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <MX_CRC_Init+0x20>)
 80006e2:	4a07      	ldr	r2, [pc, #28]	@ (8000700 <MX_CRC_Init+0x24>)
 80006e4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006e6:	4805      	ldr	r0, [pc, #20]	@ (80006fc <MX_CRC_Init+0x20>)
 80006e8:	f001 f9cb 	bl	8001a82 <HAL_CRC_Init>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006f2:	f000 fe72 	bl	80013da <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	2000008c 	.word	0x2000008c
 8000700:	40023000 	.word	0x40023000

08000704 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000708:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 800070a:	4a12      	ldr	r2, [pc, #72]	@ (8000754 <MX_USART2_UART_Init+0x50>)
 800070c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800070e:	4b10      	ldr	r3, [pc, #64]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 8000710:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000714:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000716:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800071c:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000722:	4b0b      	ldr	r3, [pc, #44]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000728:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 800072a:	220c      	movs	r2, #12
 800072c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800072e:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 8000730:	2200      	movs	r2, #0
 8000732:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000734:	4b06      	ldr	r3, [pc, #24]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 8000736:	2200      	movs	r2, #0
 8000738:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800073a:	4805      	ldr	r0, [pc, #20]	@ (8000750 <MX_USART2_UART_Init+0x4c>)
 800073c:	f002 fc90 	bl	8003060 <HAL_UART_Init>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000746:	f000 fe48 	bl	80013da <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000094 	.word	0x20000094
 8000754:	40004400 	.word	0x40004400

08000758 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 800075e:	4a12      	ldr	r2, [pc, #72]	@ (80007a8 <MX_USART3_UART_Init+0x50>)
 8000760:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000762:	4b10      	ldr	r3, [pc, #64]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000764:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000768:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800076a:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000770:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 800077e:	220c      	movs	r2, #12
 8000780:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000782:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <MX_USART3_UART_Init+0x4c>)
 8000790:	f002 fc66 	bl	8003060 <HAL_UART_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800079a:	f000 fe1e 	bl	80013da <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	200000dc 	.word	0x200000dc
 80007a8:	40004800 	.word	0x40004800

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08a      	sub	sp, #40	@ 0x28
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 0314 	add.w	r3, r7, #20
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	613b      	str	r3, [r7, #16]
 80007c6:	4b2d      	ldr	r3, [pc, #180]	@ (800087c <MX_GPIO_Init+0xd0>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a2c      	ldr	r2, [pc, #176]	@ (800087c <MX_GPIO_Init+0xd0>)
 80007cc:	f043 0304 	orr.w	r3, r3, #4
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b2a      	ldr	r3, [pc, #168]	@ (800087c <MX_GPIO_Init+0xd0>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0304 	and.w	r3, r3, #4
 80007da:	613b      	str	r3, [r7, #16]
 80007dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	4b26      	ldr	r3, [pc, #152]	@ (800087c <MX_GPIO_Init+0xd0>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a25      	ldr	r2, [pc, #148]	@ (800087c <MX_GPIO_Init+0xd0>)
 80007e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ee:	4b23      	ldr	r3, [pc, #140]	@ (800087c <MX_GPIO_Init+0xd0>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	60bb      	str	r3, [r7, #8]
 80007fe:	4b1f      	ldr	r3, [pc, #124]	@ (800087c <MX_GPIO_Init+0xd0>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	4a1e      	ldr	r2, [pc, #120]	@ (800087c <MX_GPIO_Init+0xd0>)
 8000804:	f043 0301 	orr.w	r3, r3, #1
 8000808:	6313      	str	r3, [r2, #48]	@ 0x30
 800080a:	4b1c      	ldr	r3, [pc, #112]	@ (800087c <MX_GPIO_Init+0xd0>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	f003 0301 	and.w	r3, r3, #1
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	4b18      	ldr	r3, [pc, #96]	@ (800087c <MX_GPIO_Init+0xd0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a17      	ldr	r2, [pc, #92]	@ (800087c <MX_GPIO_Init+0xd0>)
 8000820:	f043 0302 	orr.w	r3, r3, #2
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b15      	ldr	r3, [pc, #84]	@ (800087c <MX_GPIO_Init+0xd0>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0302 	and.w	r3, r3, #2
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	2120      	movs	r1, #32
 8000836:	4812      	ldr	r0, [pc, #72]	@ (8000880 <MX_GPIO_Init+0xd4>)
 8000838:	f001 fe96 	bl	8002568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 800083c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000842:	2300      	movs	r3, #0
 8000844:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000846:	2302      	movs	r3, #2
 8000848:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 800084a:	f107 0314 	add.w	r3, r7, #20
 800084e:	4619      	mov	r1, r3
 8000850:	480c      	ldr	r0, [pc, #48]	@ (8000884 <MX_GPIO_Init+0xd8>)
 8000852:	f001 fcdd 	bl	8002210 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000856:	2320      	movs	r3, #32
 8000858:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085a:	2301      	movs	r3, #1
 800085c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	2300      	movs	r3, #0
 8000860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000862:	2300      	movs	r3, #0
 8000864:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	4619      	mov	r1, r3
 800086c:	4804      	ldr	r0, [pc, #16]	@ (8000880 <MX_GPIO_Init+0xd4>)
 800086e:	f001 fccf 	bl	8002210 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000872:	bf00      	nop
 8000874:	3728      	adds	r7, #40	@ 0x28
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800
 8000880:	40020000 	.word	0x40020000
 8000884:	40020800 	.word	0x40020800

08000888 <bootloader_read_uart_data>:

/* USER CODE BEGIN 4 */

void bootloader_read_uart_data(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
	uint8_t rcv_len = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	71fb      	strb	r3, [r7, #7]
	while(1)
	{
		memset(bl_rx_buffer, 0, 200);
 8000892:	22c8      	movs	r2, #200	@ 0xc8
 8000894:	2100      	movs	r1, #0
 8000896:	4830      	ldr	r0, [pc, #192]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 8000898:	f003 fa8e 	bl	8003db8 <memset>
		HAL_UART_Receive(&huart3, &bl_rx_buffer, 1, HAL_MAX_DELAY);
 800089c:	f04f 33ff 	mov.w	r3, #4294967295
 80008a0:	2201      	movs	r2, #1
 80008a2:	492d      	ldr	r1, [pc, #180]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 80008a4:	482d      	ldr	r0, [pc, #180]	@ (800095c <bootloader_read_uart_data+0xd4>)
 80008a6:	f002 fcb6 	bl	8003216 <HAL_UART_Receive>
		rcv_len = bl_rx_buffer[0];
 80008aa:	4b2b      	ldr	r3, [pc, #172]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Receive(&huart3, &bl_rx_buffer[1], rcv_len, HAL_MAX_DELAY);
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	f04f 33ff 	mov.w	r3, #4294967295
 80008b8:	4929      	ldr	r1, [pc, #164]	@ (8000960 <bootloader_read_uart_data+0xd8>)
 80008ba:	4828      	ldr	r0, [pc, #160]	@ (800095c <bootloader_read_uart_data+0xd4>)
 80008bc:	f002 fcab 	bl	8003216 <HAL_UART_Receive>
		switch(bl_rx_buffer[1])
 80008c0:	4b25      	ldr	r3, [pc, #148]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 80008c2:	785b      	ldrb	r3, [r3, #1]
 80008c4:	3b51      	subs	r3, #81	@ 0x51
 80008c6:	2b0a      	cmp	r3, #10
 80008c8:	d844      	bhi.n	8000954 <bootloader_read_uart_data+0xcc>
 80008ca:	a201      	add	r2, pc, #4	@ (adr r2, 80008d0 <bootloader_read_uart_data+0x48>)
 80008cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008d0:	080008fd 	.word	0x080008fd
 80008d4:	08000905 	.word	0x08000905
 80008d8:	0800090d 	.word	0x0800090d
 80008dc:	08000915 	.word	0x08000915
 80008e0:	0800091d 	.word	0x0800091d
 80008e4:	08000925 	.word	0x08000925
 80008e8:	0800092d 	.word	0x0800092d
 80008ec:	08000935 	.word	0x08000935
 80008f0:	0800093d 	.word	0x0800093d
 80008f4:	08000945 	.word	0x08000945
 80008f8:	0800094d 	.word	0x0800094d
		{
			case BL_GET_VER:
				bootloader_handle_getver_cmd(bl_rx_buffer);
 80008fc:	4816      	ldr	r0, [pc, #88]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 80008fe:	f000 fb17 	bl	8000f30 <bootloader_handle_getver_cmd>
				break;
 8000902:	e028      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_GET_HELP:
				bootloader_handle_gethelp_cmd(bl_rx_buffer);
 8000904:	4814      	ldr	r0, [pc, #80]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 8000906:	f000 fad9 	bl	8000ebc <bootloader_handle_gethelp_cmd>
				break;
 800090a:	e024      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_GET_CID:
				bootloader_handle_getcid_cmd(bl_rx_buffer);
 800090c:	4812      	ldr	r0, [pc, #72]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 800090e:	f000 fa8b 	bl	8000e28 <bootloader_handle_getcid_cmd>
				break;
 8000912:	e020      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_GET_RDP_STATUS:
				bootloader_handle_getrdp_cmd(bl_rx_buffer);
 8000914:	4810      	ldr	r0, [pc, #64]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 8000916:	f000 fa3d 	bl	8000d94 <bootloader_handle_getrdp_cmd>
		 	    break;
 800091a:	e01c      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_GO_TO_ADDR:
				bootloader_handle_go_cmd(bl_rx_buffer);
 800091c:	480e      	ldr	r0, [pc, #56]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 800091e:	f000 f9d9 	bl	8000cd4 <bootloader_handle_go_cmd>
				break;
 8000922:	e018      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_FLASH_ERASE:
				bootloader_handle_flash_erase_cmd(bl_rx_buffer);
 8000924:	480c      	ldr	r0, [pc, #48]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 8000926:	f000 f96d 	bl	8000c04 <bootloader_handle_flash_erase_cmd>
				break;
 800092a:	e014      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_MEM_WRITE:
				bootloader_handle_mem_write_cmd(bl_rx_buffer);
 800092c:	480a      	ldr	r0, [pc, #40]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 800092e:	f000 f8e5 	bl	8000afc <bootloader_handle_mem_write_cmd>
				break;
 8000932:	e010      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_EN_RW_PROTECT:
				bootloader_handle_endis_rw_protect(bl_rx_buffer);
 8000934:	4808      	ldr	r0, [pc, #32]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 8000936:	f000 f891 	bl	8000a5c <bootloader_handle_endis_rw_protect>
				break;
 800093a:	e00c      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_MEM_READ:
				bootloader_handle_mem_read(bl_rx_buffer);
 800093c:	4806      	ldr	r0, [pc, #24]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 800093e:	f000 f883 	bl	8000a48 <bootloader_handle_mem_read>
				break;
 8000942:	e008      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_READ_SECTOR_STATUS:
				bootloader_handle_read_sector_status(bl_rx_buffer);
 8000944:	4804      	ldr	r0, [pc, #16]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 8000946:	f000 f839 	bl	80009bc <bootloader_handle_read_sector_status>
				break;
 800094a:	e004      	b.n	8000956 <bootloader_read_uart_data+0xce>
			case BL_OTP_READ:
				bootloader_handle_read_otp(bl_rx_buffer);
 800094c:	4802      	ldr	r0, [pc, #8]	@ (8000958 <bootloader_read_uart_data+0xd0>)
 800094e:	f000 f82b 	bl	80009a8 <bootloader_handle_read_otp>
				break;
 8000952:	e000      	b.n	8000956 <bootloader_read_uart_data+0xce>
			default:
				break;
 8000954:	bf00      	nop
		memset(bl_rx_buffer, 0, 200);
 8000956:	e79c      	b.n	8000892 <bootloader_read_uart_data+0xa>
 8000958:	20000124 	.word	0x20000124
 800095c:	200000dc 	.word	0x200000dc
 8000960:	20000125 	.word	0x20000125

08000964 <bootloader_jump_to_user_app>:
		}
	}
}

void bootloader_jump_to_user_app(uint32_t app_start_address)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
    // Function pointer to the application's reset handler
    void (*app_reset_handler)(void);

    // Step 1: Read the MSP value from the application start address
    uint32_t msp_value = *(volatile uint32_t*)app_start_address;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	617b      	str	r3, [r7, #20]

    // Step 2: Read the reset handler address
    uint32_t reset_handler_address = *(volatile uint32_t*)(app_start_address + 4);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	3304      	adds	r3, #4
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	613b      	str	r3, [r7, #16]

    printf("app reset handler addr: 0x%08lx\n", reset_handler_address);
 800097a:	6939      	ldr	r1, [r7, #16]
 800097c:	4809      	ldr	r0, [pc, #36]	@ (80009a4 <bootloader_jump_to_user_app+0x40>)
 800097e:	f003 f8d3 	bl	8003b28 <iprintf>
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	f383 8808 	msr	MSP, r3
}
 800098c:	bf00      	nop

    // Step 3: Set MSP to application's MSP
    __set_MSP(msp_value);

    // Step 4: Set the function pointer and jump
    app_reset_handler = (void*) (reset_handler_address | 0x1);  // Ensure Thumb bit is set
 800098e:	693b      	ldr	r3, [r7, #16]
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	60fb      	str	r3, [r7, #12]
    app_reset_handler();
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	4798      	blx	r3
}
 800099a:	bf00      	nop
 800099c:	3718      	adds	r7, #24
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	08004950 	.word	0x08004950

080009a8 <bootloader_handle_read_otp>:

void bootloader_handle_read_otp(uint8_t *bl_rx_buffer)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]

}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <bootloader_handle_read_sector_status>:

void bootloader_handle_read_sector_status(uint8_t *bl_rx_buffer)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	uint16_t status;
	printf("BL_DEBUG_MSG:bootloader_handle_read_sector_protection_status\n");
 80009c4:	481c      	ldr	r0, [pc, #112]	@ (8000a38 <bootloader_handle_read_sector_status+0x7c>)
 80009c6:	f003 f917 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	3301      	adds	r3, #1
 80009d0:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	3b04      	subs	r3, #4
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	3b04      	subs	r3, #4
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4619      	mov	r1, r3
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f000 fb16 	bl	8001018 <bootloader_verify_crc>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d118      	bne.n	8000a24 <bootloader_handle_read_sector_status+0x68>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 80009f2:	4812      	ldr	r0, [pc, #72]	@ (8000a3c <bootloader_handle_read_sector_status+0x80>)
 80009f4:	f003 f900 	bl	8003bf8 <puts>
		bootloader_send_ack(bl_rx_buffer[0],2);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	2102      	movs	r1, #2
 80009fe:	4618      	mov	r0, r3
 8000a00:	f000 fade 	bl	8000fc0 <bootloader_send_ack>
		status=read_OB_rw_protection_status();
 8000a04:	f000 fcd8 	bl	80013b8 <read_OB_rw_protection_status>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	81fb      	strh	r3, [r7, #14]
		printf("BL_DEBUG_MSG: nWRP status: %#x\n",status);
 8000a0c:	89fb      	ldrh	r3, [r7, #14]
 8000a0e:	4619      	mov	r1, r3
 8000a10:	480b      	ldr	r0, [pc, #44]	@ (8000a40 <bootloader_handle_read_sector_status+0x84>)
 8000a12:	f003 f889 	bl	8003b28 <iprintf>
		bootloader_uart_write_data((uint8_t*)&status,2);
 8000a16:	f107 030e 	add.w	r3, r7, #14
 8000a1a:	2102      	movs	r1, #2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f000 fb2f 	bl	8001080 <bootloader_uart_write_data>
	else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000a22:	e004      	b.n	8000a2e <bootloader_handle_read_sector_status+0x72>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8000a24:	4807      	ldr	r0, [pc, #28]	@ (8000a44 <bootloader_handle_read_sector_status+0x88>)
 8000a26:	f003 f8e7 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000a2a:	f000 fae3 	bl	8000ff4 <bootloader_send_nack>
}
 8000a2e:	bf00      	nop
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	08004974 	.word	0x08004974
 8000a3c:	080049b4 	.word	0x080049b4
 8000a40:	080049d8 	.word	0x080049d8
 8000a44:	080049f8 	.word	0x080049f8

08000a48 <bootloader_handle_mem_read>:

void bootloader_handle_mem_read(uint8_t *bl_rx_buffer)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]


}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr

08000a5c <bootloader_handle_endis_rw_protect>:
        bootloader_send_nack();
	}
}

void bootloader_handle_endis_rw_protect(uint8_t *bl_rx_buffer)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	uint8_t status = 0x00;
 8000a64:	2300      	movs	r3, #0
 8000a66:	73fb      	strb	r3, [r7, #15]
	printf("BL_DEBUG_MSG:bootloader_handle_endis_rw_protect\n");
 8000a68:	4820      	ldr	r0, [pc, #128]	@ (8000aec <bootloader_handle_endis_rw_protect+0x90>)
 8000a6a:	f003 f8c5 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	3301      	adds	r3, #1
 8000a74:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	3b04      	subs	r3, #4
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	3b04      	subs	r3, #4
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	4619      	mov	r1, r3
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	f000 fac4 	bl	8001018 <bootloader_verify_crc>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d120      	bne.n	8000ad8 <bootloader_handle_endis_rw_protect+0x7c>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8000a96:	4816      	ldr	r0, [pc, #88]	@ (8000af0 <bootloader_handle_endis_rw_protect+0x94>)
 8000a98:	f003 f8ae 	bl	8003bf8 <puts>
		bootloader_send_ack(bl_rx_buffer[0],1);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2101      	movs	r1, #1
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f000 fa8c 	bl	8000fc0 <bootloader_send_ack>
		status = configure_flash_sector_rw_protection(bl_rx_buffer[2] , bl_rx_buffer[3],0);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	3302      	adds	r3, #2
 8000aac:	7818      	ldrb	r0, [r3, #0]
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3303      	adds	r3, #3
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	f000 fbe8 	bl	800128c <configure_flash_sector_rw_protection>
 8000abc:	4603      	mov	r3, r0
 8000abe:	73fb      	strb	r3, [r7, #15]
		printf("BL_DEBUG_MSG: flash erase status: %#x\n",status);
 8000ac0:	7bfb      	ldrb	r3, [r7, #15]
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	480b      	ldr	r0, [pc, #44]	@ (8000af4 <bootloader_handle_endis_rw_protect+0x98>)
 8000ac6:	f003 f82f 	bl	8003b28 <iprintf>
		bootloader_uart_write_data(&status,1);
 8000aca:	f107 030f 	add.w	r3, r7, #15
 8000ace:	2101      	movs	r1, #1
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f000 fad5 	bl	8001080 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000ad6:	e004      	b.n	8000ae2 <bootloader_handle_endis_rw_protect+0x86>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8000ad8:	4807      	ldr	r0, [pc, #28]	@ (8000af8 <bootloader_handle_endis_rw_protect+0x9c>)
 8000ada:	f003 f88d 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000ade:	f000 fa89 	bl	8000ff4 <bootloader_send_nack>
}
 8000ae2:	bf00      	nop
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	08004a70 	.word	0x08004a70
 8000af0:	080049b4 	.word	0x080049b4
 8000af4:	08004a48 	.word	0x08004a48
 8000af8:	080049f8 	.word	0x080049f8

08000afc <bootloader_handle_mem_write_cmd>:

void bootloader_handle_mem_write_cmd(uint8_t *bl_rx_buffer)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b088      	sub	sp, #32
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
	uint8_t write_status = 0x00;
 8000b04:	2300      	movs	r3, #0
 8000b06:	73fb      	strb	r3, [r7, #15]
	uint8_t chksum =0, len=0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	77fb      	strb	r3, [r7, #31]
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	77bb      	strb	r3, [r7, #30]
	len = bl_rx_buffer[0];
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	77bb      	strb	r3, [r7, #30]
	uint8_t payload_len = bl_rx_buffer[6];
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	799b      	ldrb	r3, [r3, #6]
 8000b1a:	777b      	strb	r3, [r7, #29]
	uint32_t mem_address = *((uint32_t *) ( &bl_rx_buffer[2]) );
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000b22:	61bb      	str	r3, [r7, #24]
	chksum = bl_rx_buffer[len];
 8000b24:	7fbb      	ldrb	r3, [r7, #30]
 8000b26:	687a      	ldr	r2, [r7, #4]
 8000b28:	4413      	add	r3, r2
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	77fb      	strb	r3, [r7, #31]
	printf("BL_DEBUG_MSG:bootloader_handle_mem_write_cmd\n");
 8000b2e:	482e      	ldr	r0, [pc, #184]	@ (8000be8 <bootloader_handle_mem_write_cmd+0xec>)
 8000b30:	f003 f862 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	3b04      	subs	r3, #4
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	4413      	add	r3, r2
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	613b      	str	r3, [r7, #16]


	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	3b04      	subs	r3, #4
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	4619      	mov	r1, r3
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f000 fa61 	bl	8001018 <bootloader_verify_crc>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d13b      	bne.n	8000bd4 <bootloader_handle_mem_write_cmd+0xd8>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8000b5c:	4823      	ldr	r0, [pc, #140]	@ (8000bec <bootloader_handle_mem_write_cmd+0xf0>)
 8000b5e:	f003 f84b 	bl	8003bf8 <puts>

		bootloader_send_ack(bl_rx_buffer[0],1);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2101      	movs	r1, #1
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f000 fa29 	bl	8000fc0 <bootloader_send_ack>

		printf("BL_DEBUG_MSG: mem write address : %#x\n",mem_address);
 8000b6e:	69b9      	ldr	r1, [r7, #24]
 8000b70:	481f      	ldr	r0, [pc, #124]	@ (8000bf0 <bootloader_handle_mem_write_cmd+0xf4>)
 8000b72:	f002 ffd9 	bl	8003b28 <iprintf>

		if( verify_address(mem_address) == ADDR_VALID )
 8000b76:	69b8      	ldr	r0, [r7, #24]
 8000b78:	f000 fad6 	bl	8001128 <verify_address>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d11c      	bne.n	8000bbc <bootloader_handle_mem_write_cmd+0xc0>
		{
			printf("BL_DEBUG_MSG: valid mem write address\n");
 8000b82:	481c      	ldr	r0, [pc, #112]	@ (8000bf4 <bootloader_handle_mem_write_cmd+0xf8>)
 8000b84:	f003 f838 	bl	8003bf8 <puts>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	2120      	movs	r1, #32
 8000b8c:	481a      	ldr	r0, [pc, #104]	@ (8000bf8 <bootloader_handle_mem_write_cmd+0xfc>)
 8000b8e:	f001 fceb 	bl	8002568 <HAL_GPIO_WritePin>
			write_status = execute_mem_write(&bl_rx_buffer[7],mem_address, payload_len);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	3307      	adds	r3, #7
 8000b96:	7f7a      	ldrb	r2, [r7, #29]
 8000b98:	69b9      	ldr	r1, [r7, #24]
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f000 fb49 	bl	8001232 <execute_mem_write>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2120      	movs	r1, #32
 8000ba8:	4813      	ldr	r0, [pc, #76]	@ (8000bf8 <bootloader_handle_mem_write_cmd+0xfc>)
 8000baa:	f001 fcdd 	bl	8002568 <HAL_GPIO_WritePin>
			bootloader_uart_write_data(&write_status,1);
 8000bae:	f107 030f 	add.w	r3, r7, #15
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 fa63 	bl	8001080 <bootloader_uart_write_data>
	else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000bba:	e010      	b.n	8000bde <bootloader_handle_mem_write_cmd+0xe2>
			printf("BL_DEBUG_MSG: invalid mem write address\n");
 8000bbc:	480f      	ldr	r0, [pc, #60]	@ (8000bfc <bootloader_handle_mem_write_cmd+0x100>)
 8000bbe:	f003 f81b 	bl	8003bf8 <puts>
			write_status = ADDR_INVALID;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	73fb      	strb	r3, [r7, #15]
			bootloader_uart_write_data(&write_status,1);
 8000bc6:	f107 030f 	add.w	r3, r7, #15
 8000bca:	2101      	movs	r1, #1
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f000 fa57 	bl	8001080 <bootloader_uart_write_data>
}
 8000bd2:	e004      	b.n	8000bde <bootloader_handle_mem_write_cmd+0xe2>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8000bd4:	480a      	ldr	r0, [pc, #40]	@ (8000c00 <bootloader_handle_mem_write_cmd+0x104>)
 8000bd6:	f003 f80f 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000bda:	f000 fa0b 	bl	8000ff4 <bootloader_send_nack>
}
 8000bde:	bf00      	nop
 8000be0:	3720      	adds	r7, #32
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	08004aa0 	.word	0x08004aa0
 8000bec:	080049b4 	.word	0x080049b4
 8000bf0:	08004ad0 	.word	0x08004ad0
 8000bf4:	08004af8 	.word	0x08004af8
 8000bf8:	40020000 	.word	0x40020000
 8000bfc:	08004b20 	.word	0x08004b20
 8000c00:	080049f8 	.word	0x080049f8

08000c04 <bootloader_handle_flash_erase_cmd>:

void bootloader_handle_flash_erase_cmd(uint8_t *bl_rx_buffer)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
	uint8_t erase_status = 0x00;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	73fb      	strb	r3, [r7, #15]
	printf("BL_DEBUG_MSG:bootloader_handle_flash_erase_cmd\n");
 8000c10:	482a      	ldr	r0, [pc, #168]	@ (8000cbc <bootloader_handle_flash_erase_cmd+0xb8>)
 8000c12:	f002 fff1 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	3b04      	subs	r3, #4
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	3b04      	subs	r3, #4
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	4619      	mov	r1, r3
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f000 f9f0 	bl	8001018 <bootloader_verify_crc>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d135      	bne.n	8000caa <bootloader_handle_flash_erase_cmd+0xa6>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8000c3e:	4820      	ldr	r0, [pc, #128]	@ (8000cc0 <bootloader_handle_flash_erase_cmd+0xbc>)
 8000c40:	f002 ffda 	bl	8003bf8 <puts>
		bootloader_send_ack(bl_rx_buffer[0],1);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2101      	movs	r1, #1
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f000 f9b8 	bl	8000fc0 <bootloader_send_ack>
		printf("BL_DEBUG_MSG:initial_sector : %d  no_ofsectors: %d\n",bl_rx_buffer[2],bl_rx_buffer[3]);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	3302      	adds	r3, #2
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	4619      	mov	r1, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	3303      	adds	r3, #3
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	461a      	mov	r2, r3
 8000c60:	4818      	ldr	r0, [pc, #96]	@ (8000cc4 <bootloader_handle_flash_erase_cmd+0xc0>)
 8000c62:	f002 ff61 	bl	8003b28 <iprintf>

		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,1);
 8000c66:	2201      	movs	r2, #1
 8000c68:	2120      	movs	r1, #32
 8000c6a:	4817      	ldr	r0, [pc, #92]	@ (8000cc8 <bootloader_handle_flash_erase_cmd+0xc4>)
 8000c6c:	f001 fc7c 	bl	8002568 <HAL_GPIO_WritePin>
		erase_status = execute_flash_erase(bl_rx_buffer[2] , bl_rx_buffer[3]);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3302      	adds	r3, #2
 8000c74:	781a      	ldrb	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	3303      	adds	r3, #3
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4610      	mov	r0, r2
 8000c80:	f000 fa90 	bl	80011a4 <execute_flash_erase>
 8000c84:	4603      	mov	r3, r0
 8000c86:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,0);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2120      	movs	r1, #32
 8000c8c:	480e      	ldr	r0, [pc, #56]	@ (8000cc8 <bootloader_handle_flash_erase_cmd+0xc4>)
 8000c8e:	f001 fc6b 	bl	8002568 <HAL_GPIO_WritePin>

		printf("BL_DEBUG_MSG: flash erase status: %#x\n",erase_status);
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
 8000c94:	4619      	mov	r1, r3
 8000c96:	480d      	ldr	r0, [pc, #52]	@ (8000ccc <bootloader_handle_flash_erase_cmd+0xc8>)
 8000c98:	f002 ff46 	bl	8003b28 <iprintf>

		bootloader_uart_write_data(&erase_status,1);
 8000c9c:	f107 030f 	add.w	r3, r7, #15
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 f9ec 	bl	8001080 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000ca8:	e004      	b.n	8000cb4 <bootloader_handle_flash_erase_cmd+0xb0>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8000caa:	4809      	ldr	r0, [pc, #36]	@ (8000cd0 <bootloader_handle_flash_erase_cmd+0xcc>)
 8000cac:	f002 ffa4 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000cb0:	f000 f9a0 	bl	8000ff4 <bootloader_send_nack>
}
 8000cb4:	bf00      	nop
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	08004b48 	.word	0x08004b48
 8000cc0:	080049b4 	.word	0x080049b4
 8000cc4:	08004b78 	.word	0x08004b78
 8000cc8:	40020000 	.word	0x40020000
 8000ccc:	08004a48 	.word	0x08004a48
 8000cd0:	080049f8 	.word	0x080049f8

08000cd4 <bootloader_handle_go_cmd>:

void bootloader_handle_go_cmd(uint8_t *bl_rx_buffer)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	uint32_t go_address=0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]
	uint8_t addr_valid = ADDR_VALID;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	72fb      	strb	r3, [r7, #11]
	uint8_t addr_invalid = ADDR_INVALID;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	72bb      	strb	r3, [r7, #10]

	printf("BL_DEBUG_MSG:bootloader_handle_go_cmd\n");
 8000ce8:	4825      	ldr	r0, [pc, #148]	@ (8000d80 <bootloader_handle_go_cmd+0xac>)
 8000cea:	f002 ff85 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	613b      	str	r3, [r7, #16]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	3b04      	subs	r3, #4
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	60fb      	str	r3, [r7, #12]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	3b04      	subs	r3, #4
 8000d06:	68fa      	ldr	r2, [r7, #12]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f000 f984 	bl	8001018 <bootloader_verify_crc>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d12a      	bne.n	8000d6c <bootloader_handle_go_cmd+0x98>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8000d16:	481b      	ldr	r0, [pc, #108]	@ (8000d84 <bootloader_handle_go_cmd+0xb0>)
 8000d18:	f002 ff6e 	bl	8003bf8 <puts>

		bootloader_send_ack(bl_rx_buffer[0],1);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2101      	movs	r1, #1
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f94c 	bl	8000fc0 <bootloader_send_ack>

		//extract the go address
		go_address = *((uint32_t *)&bl_rx_buffer[2] );
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000d2e:	617b      	str	r3, [r7, #20]
		printf("BL_DEBUG_MSG:GO addr: %#x\n",go_address);
 8000d30:	6979      	ldr	r1, [r7, #20]
 8000d32:	4815      	ldr	r0, [pc, #84]	@ (8000d88 <bootloader_handle_go_cmd+0xb4>)
 8000d34:	f002 fef8 	bl	8003b28 <iprintf>

		if( verify_address(go_address) == ADDR_VALID )
 8000d38:	6978      	ldr	r0, [r7, #20]
 8000d3a:	f000 f9f5 	bl	8001128 <verify_address>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d109      	bne.n	8000d58 <bootloader_handle_go_cmd+0x84>
		{
			bootloader_uart_write_data(&addr_valid,1);
 8000d44:	f107 030b 	add.w	r3, r7, #11
 8000d48:	2101      	movs	r1, #1
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f998 	bl	8001080 <bootloader_uart_write_data>
            bootloader_jump_to_user_app(go_address);
 8000d50:	6978      	ldr	r0, [r7, #20]
 8000d52:	f7ff fe07 	bl	8000964 <bootloader_jump_to_user_app>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000d56:	e00e      	b.n	8000d76 <bootloader_handle_go_cmd+0xa2>
			printf("BL_DEBUG_MSG:GO addr invalid ! \n");
 8000d58:	480c      	ldr	r0, [pc, #48]	@ (8000d8c <bootloader_handle_go_cmd+0xb8>)
 8000d5a:	f002 ff4d 	bl	8003bf8 <puts>
			bootloader_uart_write_data(&addr_invalid,1);
 8000d5e:	f107 030a 	add.w	r3, r7, #10
 8000d62:	2101      	movs	r1, #1
 8000d64:	4618      	mov	r0, r3
 8000d66:	f000 f98b 	bl	8001080 <bootloader_uart_write_data>
}
 8000d6a:	e004      	b.n	8000d76 <bootloader_handle_go_cmd+0xa2>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8000d6c:	4808      	ldr	r0, [pc, #32]	@ (8000d90 <bootloader_handle_go_cmd+0xbc>)
 8000d6e:	f002 ff43 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000d72:	f000 f93f 	bl	8000ff4 <bootloader_send_nack>
}
 8000d76:	bf00      	nop
 8000d78:	3718      	adds	r7, #24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	08004bac 	.word	0x08004bac
 8000d84:	080049b4 	.word	0x080049b4
 8000d88:	08004bd4 	.word	0x08004bd4
 8000d8c:	08004bf0 	.word	0x08004bf0
 8000d90:	080049f8 	.word	0x080049f8

08000d94 <bootloader_handle_getrdp_cmd>:

void bootloader_handle_getrdp_cmd(uint8_t *bl_rx_buffer)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
	uint8_t rdp_level = 0x00;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	73fb      	strb	r3, [r7, #15]
	printf("BL_DEBUG_MSG:bootloader_handle_getrdp_cmd\n");
 8000da0:	481d      	ldr	r0, [pc, #116]	@ (8000e18 <bootloader_handle_getrdp_cmd+0x84>)
 8000da2:	f002 ff29 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	3301      	adds	r3, #1
 8000dac:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	3b04      	subs	r3, #4
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	3b04      	subs	r3, #4
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f000 f928 	bl	8001018 <bootloader_verify_crc>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d11a      	bne.n	8000e04 <bootloader_handle_getrdp_cmd+0x70>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8000dce:	4813      	ldr	r0, [pc, #76]	@ (8000e1c <bootloader_handle_getrdp_cmd+0x88>)
 8000dd0:	f002 ff12 	bl	8003bf8 <puts>
		bootloader_send_ack(bl_rx_buffer[0],1);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	2101      	movs	r1, #1
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 f8f0 	bl	8000fc0 <bootloader_send_ack>
		rdp_level = get_flash_rdp_level();
 8000de0:	f000 f98e 	bl	8001100 <get_flash_rdp_level>
 8000de4:	4603      	mov	r3, r0
 8000de6:	73fb      	strb	r3, [r7, #15]
		printf("BL_DEBUG_MSG:RDP level: %d %#x\n",rdp_level,rdp_level);
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	4619      	mov	r1, r3
 8000dec:	7bfb      	ldrb	r3, [r7, #15]
 8000dee:	461a      	mov	r2, r3
 8000df0:	480b      	ldr	r0, [pc, #44]	@ (8000e20 <bootloader_handle_getrdp_cmd+0x8c>)
 8000df2:	f002 fe99 	bl	8003b28 <iprintf>
		bootloader_uart_write_data(&rdp_level,1);
 8000df6:	f107 030f 	add.w	r3, r7, #15
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 f93f 	bl	8001080 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000e02:	e004      	b.n	8000e0e <bootloader_handle_getrdp_cmd+0x7a>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8000e04:	4807      	ldr	r0, [pc, #28]	@ (8000e24 <bootloader_handle_getrdp_cmd+0x90>)
 8000e06:	f002 fef7 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000e0a:	f000 f8f3 	bl	8000ff4 <bootloader_send_nack>
}
 8000e0e:	bf00      	nop
 8000e10:	3718      	adds	r7, #24
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	08004c10 	.word	0x08004c10
 8000e1c:	080049b4 	.word	0x080049b4
 8000e20:	08004c3c 	.word	0x08004c3c
 8000e24:	080049f8 	.word	0x080049f8

08000e28 <bootloader_handle_getcid_cmd>:

void bootloader_handle_getcid_cmd(uint8_t *bl_rx_buffer)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	uint16_t bl_cid_num = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	81fb      	strh	r3, [r7, #14]
	printf("BL_DEBUG_MSG:bootloader_handle_getcid_cmd\n");
 8000e34:	481d      	ldr	r0, [pc, #116]	@ (8000eac <bootloader_handle_getcid_cmd+0x84>)
 8000e36:	f002 fedf 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	3b04      	subs	r3, #4
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	3b04      	subs	r3, #4
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4619      	mov	r1, r3
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f000 f8de 	bl	8001018 <bootloader_verify_crc>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d11a      	bne.n	8000e98 <bootloader_handle_getcid_cmd+0x70>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8000e62:	4813      	ldr	r0, [pc, #76]	@ (8000eb0 <bootloader_handle_getcid_cmd+0x88>)
 8000e64:	f002 fec8 	bl	8003bf8 <puts>
		bootloader_send_ack(bl_rx_buffer[0],2);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	2102      	movs	r1, #2
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 f8a6 	bl	8000fc0 <bootloader_send_ack>
		bl_cid_num = get_mcu_chip_id();
 8000e74:	f000 f932 	bl	80010dc <get_mcu_chip_id>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	81fb      	strh	r3, [r7, #14]
		printf("BL_DEBUG_MSG:MCU id : %d %#x !!\n",bl_cid_num, bl_cid_num);
 8000e7c:	89fb      	ldrh	r3, [r7, #14]
 8000e7e:	4619      	mov	r1, r3
 8000e80:	89fb      	ldrh	r3, [r7, #14]
 8000e82:	461a      	mov	r2, r3
 8000e84:	480b      	ldr	r0, [pc, #44]	@ (8000eb4 <bootloader_handle_getcid_cmd+0x8c>)
 8000e86:	f002 fe4f 	bl	8003b28 <iprintf>
		bootloader_uart_write_data((uint8_t *)&bl_cid_num,2);
 8000e8a:	f107 030e 	add.w	r3, r7, #14
 8000e8e:	2102      	movs	r1, #2
 8000e90:	4618      	mov	r0, r3
 8000e92:	f000 f8f5 	bl	8001080 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000e96:	e004      	b.n	8000ea2 <bootloader_handle_getcid_cmd+0x7a>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8000e98:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <bootloader_handle_getcid_cmd+0x90>)
 8000e9a:	f002 fead 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000e9e:	f000 f8a9 	bl	8000ff4 <bootloader_send_nack>
}
 8000ea2:	bf00      	nop
 8000ea4:	3718      	adds	r7, #24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	08004c5c 	.word	0x08004c5c
 8000eb0:	080049b4 	.word	0x080049b4
 8000eb4:	08004c88 	.word	0x08004c88
 8000eb8:	080049f8 	.word	0x080049f8

08000ebc <bootloader_handle_gethelp_cmd>:

void bootloader_handle_gethelp_cmd(uint8_t *bl_rx_buffer)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	printf("BL_DEBUG_MSG:bootloader_handle_gethelp_cmd\n");
 8000ec4:	4816      	ldr	r0, [pc, #88]	@ (8000f20 <bootloader_handle_gethelp_cmd+0x64>)
 8000ec6:	f002 fe97 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	60fb      	str	r3, [r7, #12]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	3b04      	subs	r3, #4
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	4413      	add	r3, r2
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	60bb      	str	r3, [r7, #8]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3b04      	subs	r3, #4
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f000 f896 	bl	8001018 <bootloader_verify_crc>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d10d      	bne.n	8000f0e <bootloader_handle_gethelp_cmd+0x52>
	{
		printf("BL_DEBUG_MSG:checksum success !!\n");
 8000ef2:	480c      	ldr	r0, [pc, #48]	@ (8000f24 <bootloader_handle_gethelp_cmd+0x68>)
 8000ef4:	f002 fe80 	bl	8003bf8 <puts>
		bootloader_send_ack(bl_rx_buffer[0],sizeof(supported_commands));
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2108      	movs	r1, #8
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 f85e 	bl	8000fc0 <bootloader_send_ack>
		bootloader_uart_write_data(supported_commands,sizeof(supported_commands) );
 8000f04:	2108      	movs	r1, #8
 8000f06:	4808      	ldr	r0, [pc, #32]	@ (8000f28 <bootloader_handle_gethelp_cmd+0x6c>)
 8000f08:	f000 f8ba 	bl	8001080 <bootloader_uart_write_data>
	}else
	{
		printf("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000f0c:	e004      	b.n	8000f18 <bootloader_handle_gethelp_cmd+0x5c>
		printf("BL_DEBUG_MSG:checksum fail !!\n");
 8000f0e:	4807      	ldr	r0, [pc, #28]	@ (8000f2c <bootloader_handle_gethelp_cmd+0x70>)
 8000f10:	f002 fe72 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000f14:	f000 f86e 	bl	8000ff4 <bootloader_send_nack>
}
 8000f18:	bf00      	nop
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	08004cac 	.word	0x08004cac
 8000f24:	080049b4 	.word	0x080049b4
 8000f28:	20000000 	.word	0x20000000
 8000f2c:	080049f8 	.word	0x080049f8

08000f30 <bootloader_handle_getver_cmd>:

void bootloader_handle_getver_cmd(uint8_t *bl_rx_buffer)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	uint8_t bl_version;
	printf("bootloader handle get version command\n");
 8000f38:	481d      	ldr	r0, [pc, #116]	@ (8000fb0 <bootloader_handle_getver_cmd+0x80>)
 8000f3a:	f002 fe5d 	bl	8003bf8 <puts>
	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	3301      	adds	r3, #1
 8000f44:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t *) (bl_rx_buffer + command_packet_len - 4));
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	3b04      	subs	r3, #4
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	613b      	str	r3, [r7, #16]
	if (! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len-4, host_crc))
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	3b04      	subs	r3, #4
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f000 f85c 	bl	8001018 <bootloader_verify_crc>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d11a      	bne.n	8000f9c <bootloader_handle_getver_cmd+0x6c>
	{
		printf("checksum success !!\n");
 8000f66:	4813      	ldr	r0, [pc, #76]	@ (8000fb4 <bootloader_handle_getver_cmd+0x84>)
 8000f68:	f002 fe46 	bl	8003bf8 <puts>
		bootloader_send_ack(bl_rx_buffer[0], 1);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2101      	movs	r1, #1
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 f824 	bl	8000fc0 <bootloader_send_ack>
		bl_version = get_bootloader_version();
 8000f78:	f000 f896 	bl	80010a8 <get_bootloader_version>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	73fb      	strb	r3, [r7, #15]
		printf("BL VERSION: %d %#x\n", bl_version, bl_version);
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	4619      	mov	r1, r3
 8000f84:	7bfb      	ldrb	r3, [r7, #15]
 8000f86:	461a      	mov	r2, r3
 8000f88:	480b      	ldr	r0, [pc, #44]	@ (8000fb8 <bootloader_handle_getver_cmd+0x88>)
 8000f8a:	f002 fdcd 	bl	8003b28 <iprintf>
		bootloader_uart_write_data(&bl_version, 1);
 8000f8e:	f107 030f 	add.w	r3, r7, #15
 8000f92:	2101      	movs	r1, #1
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 f873 	bl	8001080 <bootloader_uart_write_data>
	else
	{
		printf("checksum failed !!\n");
		bootloader_send_nack();
	}
}
 8000f9a:	e004      	b.n	8000fa6 <bootloader_handle_getver_cmd+0x76>
		printf("checksum failed !!\n");
 8000f9c:	4807      	ldr	r0, [pc, #28]	@ (8000fbc <bootloader_handle_getver_cmd+0x8c>)
 8000f9e:	f002 fe2b 	bl	8003bf8 <puts>
		bootloader_send_nack();
 8000fa2:	f000 f827 	bl	8000ff4 <bootloader_send_nack>
}
 8000fa6:	bf00      	nop
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	08004cd8 	.word	0x08004cd8
 8000fb4:	08004d00 	.word	0x08004d00
 8000fb8:	08004d14 	.word	0x08004d14
 8000fbc:	08004d28 	.word	0x08004d28

08000fc0 <bootloader_send_ack>:

void bootloader_send_ack(uint8_t command_code, uint8_t follow_len)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	460a      	mov	r2, r1
 8000fca:	71fb      	strb	r3, [r7, #7]
 8000fcc:	4613      	mov	r3, r2
 8000fce:	71bb      	strb	r3, [r7, #6]
	uint8_t ack_buf[2];
	ack_buf[0] = BL_ACK;
 8000fd0:	23a5      	movs	r3, #165	@ 0xa5
 8000fd2:	733b      	strb	r3, [r7, #12]
	ack_buf[1] = follow_len;
 8000fd4:	79bb      	ldrb	r3, [r7, #6]
 8000fd6:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(&huart3, ack_buf, 2, HAL_MAX_DELAY);
 8000fd8:	f107 010c 	add.w	r1, r7, #12
 8000fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	4803      	ldr	r0, [pc, #12]	@ (8000ff0 <bootloader_send_ack+0x30>)
 8000fe4:	f002 f88c 	bl	8003100 <HAL_UART_Transmit>
}
 8000fe8:	bf00      	nop
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	200000dc 	.word	0x200000dc

08000ff4 <bootloader_send_nack>:

void bootloader_send_nack(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
	uint8_t nack = BL_NACK;
 8000ffa:	237f      	movs	r3, #127	@ 0x7f
 8000ffc:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart3, &nack, 1, HAL_MAX_DELAY);
 8000ffe:	1df9      	adds	r1, r7, #7
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	2201      	movs	r2, #1
 8001006:	4803      	ldr	r0, [pc, #12]	@ (8001014 <bootloader_send_nack+0x20>)
 8001008:	f002 f87a 	bl	8003100 <HAL_UART_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200000dc 	.word	0x200000dc

08001018 <bootloader_verify_crc>:

uint8_t bootloader_verify_crc(uint8_t *pData, uint32_t len, uint32_t crc_host)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
	uint32_t uwCRCValue = 0xff;
 8001024:	23ff      	movs	r3, #255	@ 0xff
 8001026:	61fb      	str	r3, [r7, #28]
	__HAL_CRC_DR_RESET(&hcrc);
 8001028:	4b14      	ldr	r3, [pc, #80]	@ (800107c <bootloader_verify_crc+0x64>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	689a      	ldr	r2, [r3, #8]
 800102e:	4b13      	ldr	r3, [pc, #76]	@ (800107c <bootloader_verify_crc+0x64>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f042 0201 	orr.w	r2, r2, #1
 8001036:	609a      	str	r2, [r3, #8]
	for (uint32_t i = 0; i < len; i++)
 8001038:	2300      	movs	r3, #0
 800103a:	61bb      	str	r3, [r7, #24]
 800103c:	e00f      	b.n	800105e <bootloader_verify_crc+0x46>
	{
		uint32_t i_data = pData[i];
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	4413      	add	r3, r2
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	617b      	str	r3, [r7, #20]
		uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	2201      	movs	r2, #1
 800104e:	4619      	mov	r1, r3
 8001050:	480a      	ldr	r0, [pc, #40]	@ (800107c <bootloader_verify_crc+0x64>)
 8001052:	f000 fd32 	bl	8001aba <HAL_CRC_Accumulate>
 8001056:	61f8      	str	r0, [r7, #28]
	for (uint32_t i = 0; i < len; i++)
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	3301      	adds	r3, #1
 800105c:	61bb      	str	r3, [r7, #24]
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	429a      	cmp	r2, r3
 8001064:	d3eb      	bcc.n	800103e <bootloader_verify_crc+0x26>
	}
	if(uwCRCValue == crc_host)
 8001066:	69fa      	ldr	r2, [r7, #28]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d101      	bne.n	8001072 <bootloader_verify_crc+0x5a>
	{
		return VERIFY_CRC_SUCCESS;
 800106e:	2300      	movs	r3, #0
 8001070:	e000      	b.n	8001074 <bootloader_verify_crc+0x5c>
	}
	return VERIFY_CRC_FAIL;
 8001072:	2301      	movs	r3, #1
}
 8001074:	4618      	mov	r0, r3
 8001076:	3720      	adds	r7, #32
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	2000008c 	.word	0x2000008c

08001080 <bootloader_uart_write_data>:

void bootloader_uart_write_data(uint8_t *pBuffer, uint32_t len)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, pBuffer, len, HAL_MAX_DELAY);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	b29a      	uxth	r2, r3
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	6879      	ldr	r1, [r7, #4]
 8001094:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <bootloader_uart_write_data+0x24>)
 8001096:	f002 f833 	bl	8003100 <HAL_UART_Transmit>
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200000dc 	.word	0x200000dc

080010a8 <get_bootloader_version>:

uint8_t get_bootloader_version(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
	return (uint8_t)BL_VERSION;
 80010ac:	2310      	movs	r3, #16
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <__io_putchar>:

#define PRINTF   int __io_putchar(int ch)
PRINTF
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80010c0:	1d39      	adds	r1, r7, #4
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	2201      	movs	r2, #1
 80010c8:	4803      	ldr	r0, [pc, #12]	@ (80010d8 <__io_putchar+0x20>)
 80010ca:	f002 f819 	bl	8003100 <HAL_UART_Transmit>
	return ch;
 80010ce:	687b      	ldr	r3, [r7, #4]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000094 	.word	0x20000094

080010dc <get_mcu_chip_id>:

uint16_t get_mcu_chip_id(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
	and the die revision. It is part of the DBG_MCU component and is mapped on the
	external PPB bus (see Section 33.16 on page 1304). This code is accessible using the
	JTAG debug pCat.2ort (4 to 5 pins) or the SW debug port (two pins) or by the user software.
	It is even accessible while the MCU is under system reset. */
	uint16_t cid;
	cid = (uint16_t)(DBGMCU->IDCODE) & 0x0FFF;
 80010e2:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <get_mcu_chip_id+0x20>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010ec:	80fb      	strh	r3, [r7, #6]
	return  cid;
 80010ee:	88fb      	ldrh	r3, [r7, #6]

}
 80010f0:	4618      	mov	r0, r3
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e0042000 	.word	0xe0042000

08001100 <get_flash_rdp_level>:

/*This function reads the RDP ( Read protection option byte) value
 *For more info refer "Table 9. Description of the option bytes" in stm32f446xx RM
 */
uint8_t get_flash_rdp_level(void)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0

	uint8_t rdp_status=0;
 8001106:	2300      	movs	r3, #0
 8001108:	71fb      	strb	r3, [r7, #7]
	FLASH_OBProgramInitTypeDef  ob_handle;
	HAL_FLASHEx_OBGetConfig(&ob_handle);
	rdp_status = (uint8_t)ob_handle.RDPLevel;
#else

	 volatile uint32_t *pOB_addr = (uint32_t*) 0x1FFFC000;
 800110a:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <get_flash_rdp_level+0x24>)
 800110c:	603b      	str	r3, [r7, #0]
	 rdp_status =  (uint8_t)(*pOB_addr >> 8) ;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	0a1b      	lsrs	r3, r3, #8
 8001114:	71fb      	strb	r3, [r7, #7]
#endif

	return rdp_status;
 8001116:	79fb      	ldrb	r3, [r7, #7]

}
 8001118:	4618      	mov	r0, r3
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	1fffc000 	.word	0x1fffc000

08001128 <verify_address>:

//verify the address sent by the host .
uint8_t verify_address(uint32_t go_address)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	//can we jump to backup sram memory ? yes
	//can we jump to peripheral memory ? its possible , but dont allow. so no
	//can we jump to external memory ? yes.

//incomplete -poorly written .. optimize it
	if ( go_address >= SRAM1_BASE && go_address <= SRAM1_END)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001136:	d305      	bcc.n	8001144 <verify_address+0x1c>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a15      	ldr	r2, [pc, #84]	@ (8001190 <verify_address+0x68>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d801      	bhi.n	8001144 <verify_address+0x1c>
	{
		return ADDR_VALID;
 8001140:	2300      	movs	r3, #0
 8001142:	e01e      	b.n	8001182 <verify_address+0x5a>
	}
	else if ( go_address >= SRAM2_BASE && go_address <= SRAM2_END)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a12      	ldr	r2, [pc, #72]	@ (8001190 <verify_address+0x68>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d305      	bcc.n	8001158 <verify_address+0x30>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a11      	ldr	r2, [pc, #68]	@ (8001194 <verify_address+0x6c>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d801      	bhi.n	8001158 <verify_address+0x30>
	{
		return ADDR_VALID;
 8001154:	2300      	movs	r3, #0
 8001156:	e014      	b.n	8001182 <verify_address+0x5a>
	}
	else if ( go_address >= FLASH_BASE && go_address <= FLASH_END)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800115e:	d305      	bcc.n	800116c <verify_address+0x44>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <verify_address+0x70>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d801      	bhi.n	800116c <verify_address+0x44>
	{
		return ADDR_VALID;
 8001168:	2300      	movs	r3, #0
 800116a:	e00a      	b.n	8001182 <verify_address+0x5a>
	}
	else if ( go_address >= BKPSRAM_BASE && go_address <= BKPSRAM_END)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a0b      	ldr	r2, [pc, #44]	@ (800119c <verify_address+0x74>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d305      	bcc.n	8001180 <verify_address+0x58>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a0a      	ldr	r2, [pc, #40]	@ (80011a0 <verify_address+0x78>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d801      	bhi.n	8001180 <verify_address+0x58>
	{
		return ADDR_VALID;
 800117c:	2300      	movs	r3, #0
 800117e:	e000      	b.n	8001182 <verify_address+0x5a>
	}
	else
		return ADDR_INVALID;
 8001180:	2301      	movs	r3, #1
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	2001c000 	.word	0x2001c000
 8001194:	20020000 	.word	0x20020000
 8001198:	0807ffff 	.word	0x0807ffff
 800119c:	40024000 	.word	0x40024000
 80011a0:	40025000 	.word	0x40025000

080011a4 <execute_flash_erase>:

 uint8_t execute_flash_erase(uint8_t sector_number , uint8_t number_of_sector)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	@ 0x28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	460a      	mov	r2, r1
 80011ae:	71fb      	strb	r3, [r7, #7]
 80011b0:	4613      	mov	r3, r2
 80011b2:	71bb      	strb	r3, [r7, #6]
	FLASH_EraseInitTypeDef flashErase_handle;
	uint32_t sectorError;
	HAL_StatusTypeDef status;


	if( number_of_sector > 8 )
 80011b4:	79bb      	ldrb	r3, [r7, #6]
 80011b6:	2b08      	cmp	r3, #8
 80011b8:	d901      	bls.n	80011be <execute_flash_erase+0x1a>
		return INVALID_SECTOR;
 80011ba:	2304      	movs	r3, #4
 80011bc:	e035      	b.n	800122a <execute_flash_erase+0x86>

	if( (sector_number == 0xff ) || (sector_number <= 7) )
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2bff      	cmp	r3, #255	@ 0xff
 80011c2:	d002      	beq.n	80011ca <execute_flash_erase+0x26>
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	2b07      	cmp	r3, #7
 80011c8:	d82e      	bhi.n	8001228 <execute_flash_erase+0x84>
	{
		if(sector_number == (uint8_t) 0xff)
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2bff      	cmp	r3, #255	@ 0xff
 80011ce:	d102      	bne.n	80011d6 <execute_flash_erase+0x32>
		{
			flashErase_handle.TypeErase = FLASH_TYPEERASE_MASSERASE;
 80011d0:	2301      	movs	r3, #1
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	e012      	b.n	80011fc <execute_flash_erase+0x58>
		}else
		{
		    /*Here we are just calculating how many sectors needs to erased */
			uint8_t remanining_sector = 8 - sector_number;
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	f1c3 0308 	rsb	r3, r3, #8
 80011dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( number_of_sector > remanining_sector)
 80011e0:	79ba      	ldrb	r2, [r7, #6]
 80011e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d902      	bls.n	80011f0 <execute_flash_erase+0x4c>
            {
            	number_of_sector = remanining_sector;
 80011ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011ee:	71bb      	strb	r3, [r7, #6]
            }
			flashErase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
			flashErase_handle.Sector = sector_number; // this is the initial sector
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	61bb      	str	r3, [r7, #24]
			flashErase_handle.NbSectors = number_of_sector;
 80011f8:	79bb      	ldrb	r3, [r7, #6]
 80011fa:	61fb      	str	r3, [r7, #28]
		}
		flashErase_handle.Banks = FLASH_BANK_1;
 80011fc:	2301      	movs	r3, #1
 80011fe:	617b      	str	r3, [r7, #20]

		/*Get access to touch the flash registers */
		HAL_FLASH_Unlock();
 8001200:	f000 fcd8 	bl	8001bb4 <HAL_FLASH_Unlock>
		flashErase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;  // our mcu will work on this voltage range
 8001204:	2302      	movs	r3, #2
 8001206:	623b      	str	r3, [r7, #32]
		status = (uint8_t) HAL_FLASHEx_Erase(&flashErase_handle, &sectorError);
 8001208:	f107 020c 	add.w	r2, r7, #12
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	4611      	mov	r1, r2
 8001212:	4618      	mov	r0, r3
 8001214:	f000 fe6c 	bl	8001ef0 <HAL_FLASHEx_Erase>
 8001218:	4603      	mov	r3, r0
 800121a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		HAL_FLASH_Lock();
 800121e:	f000 fceb 	bl	8001bf8 <HAL_FLASH_Lock>

		return status;
 8001222:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001226:	e000      	b.n	800122a <execute_flash_erase+0x86>
	}


	return INVALID_SECTOR;
 8001228:	2304      	movs	r3, #4
}
 800122a:	4618      	mov	r0, r3
 800122c:	3728      	adds	r7, #40	@ 0x28
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <execute_mem_write>:

/*This function writes the contents of pBuffer to  "mem_address" byte by byte */
//Note1 : Currently this function supports writing to Flash only .
//Note2 : This functions does not check whether "mem_address" is a valid address of the flash range.
uint8_t execute_mem_write(uint8_t *pBuffer, uint32_t mem_address, uint32_t len)
{
 8001232:	b5b0      	push	{r4, r5, r7, lr}
 8001234:	b086      	sub	sp, #24
 8001236:	af00      	add	r7, sp, #0
 8001238:	60f8      	str	r0, [r7, #12]
 800123a:	60b9      	str	r1, [r7, #8]
 800123c:	607a      	str	r2, [r7, #4]
    uint8_t status=HAL_OK;
 800123e:	2300      	movs	r3, #0
 8001240:	75fb      	strb	r3, [r7, #23]

    //We have to unlock flash module to get control of registers
    HAL_FLASH_Unlock();
 8001242:	f000 fcb7 	bl	8001bb4 <HAL_FLASH_Unlock>

    for(uint32_t i = 0 ; i <len ; i++)
 8001246:	2300      	movs	r3, #0
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	e014      	b.n	8001276 <execute_mem_write+0x44>
    {
        //Here we program the flash byte by byte
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,mem_address+i,pBuffer[i] );
 800124c:	68ba      	ldr	r2, [r7, #8]
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	18d1      	adds	r1, r2, r3
 8001252:	68fa      	ldr	r2, [r7, #12]
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	4413      	add	r3, r2
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2200      	movs	r2, #0
 800125e:	461c      	mov	r4, r3
 8001260:	4615      	mov	r5, r2
 8001262:	4622      	mov	r2, r4
 8001264:	462b      	mov	r3, r5
 8001266:	2000      	movs	r0, #0
 8001268:	f000 fc52 	bl	8001b10 <HAL_FLASH_Program>
 800126c:	4603      	mov	r3, r0
 800126e:	75fb      	strb	r3, [r7, #23]
    for(uint32_t i = 0 ; i <len ; i++)
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	3301      	adds	r3, #1
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	429a      	cmp	r2, r3
 800127c:	d3e6      	bcc.n	800124c <execute_mem_write+0x1a>
    }

    HAL_FLASH_Lock();
 800127e:	f000 fcbb 	bl	8001bf8 <HAL_FLASH_Lock>

    return status;
 8001282:	7dfb      	ldrb	r3, [r7, #23]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bdb0      	pop	{r4, r5, r7, pc}

0800128c <configure_flash_sector_rw_protection>:
2. Write the desired option value in the FLASH_OPTCR register.
3. Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
4. Wait for the BSY bit to be cleared.
*/
uint8_t configure_flash_sector_rw_protection(uint8_t sector_details, uint8_t protection_mode, uint8_t disable)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
 8001296:	460b      	mov	r3, r1
 8001298:	71bb      	strb	r3, [r7, #6]
 800129a:	4613      	mov	r3, r2
 800129c:	717b      	strb	r3, [r7, #5]
    //protection_mode =1 , means write protect of the user flash sectors
    //protection_mode =2, means read/write protect of the user flash sectors
    //According to RM of stm32f446xx TABLE 9, We have to modify the address 0x1FFF C008 bit 15(SPRMOD)

	 //Flash option control register (OPTCR)
    volatile uint32_t *pOPTCR = (uint32_t*) 0x40023C14;
 800129e:	4b44      	ldr	r3, [pc, #272]	@ (80013b0 <configure_flash_sector_rw_protection+0x124>)
 80012a0:	60fb      	str	r3, [r7, #12]

	  if(disable)
 80012a2:	797b      	ldrb	r3, [r7, #5]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d025      	beq.n	80012f4 <configure_flash_sector_rw_protection+0x68>
		{

			//disable all r/w protection on sectors

			//Option byte configuration unlock
			HAL_FLASH_OB_Unlock();
 80012a8:	f000 fcb6 	bl	8001c18 <HAL_FLASH_OB_Unlock>

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 80012ac:	bf00      	nop
 80012ae:	4b41      	ldr	r3, [pc, #260]	@ (80013b4 <configure_flash_sector_rw_protection+0x128>)
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1f9      	bne.n	80012ae <configure_flash_sector_rw_protection+0x22>

			//clear the 31st bit (default state)
			//please refer : Flash option control register (FLASH_OPTCR) in RM
			*pOPTCR &= ~(1 << 31);
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	601a      	str	r2, [r3, #0]

			//clear the protection : make all bits belonging to sectors as 1
			*pOPTCR |= (0xFF << 16);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f443 027f 	orr.w	r2, r3, #16711680	@ 0xff0000
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	601a      	str	r2, [r3, #0]

			//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
			*pOPTCR |= ( 1 << 1);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f043 0202 	orr.w	r2, r3, #2
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	601a      	str	r2, [r3, #0]

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 80012de:	bf00      	nop
 80012e0:	4b34      	ldr	r3, [pc, #208]	@ (80013b4 <configure_flash_sector_rw_protection+0x128>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1f9      	bne.n	80012e0 <configure_flash_sector_rw_protection+0x54>

			HAL_FLASH_OB_Lock();
 80012ec:	f000 fcb0 	bl	8001c50 <HAL_FLASH_OB_Lock>

			return 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	e058      	b.n	80013a6 <configure_flash_sector_rw_protection+0x11a>

		}

	   if(protection_mode == (uint8_t) 1)
 80012f4:	79bb      	ldrb	r3, [r7, #6]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d126      	bne.n	8001348 <configure_flash_sector_rw_protection+0xbc>
    {
           //we are putting write protection on the sectors encoded in sector_details argument

			//Option byte configuration unlock
			HAL_FLASH_OB_Unlock();
 80012fa:	f000 fc8d 	bl	8001c18 <HAL_FLASH_OB_Unlock>

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 80012fe:	bf00      	nop
 8001300:	4b2c      	ldr	r3, [pc, #176]	@ (80013b4 <configure_flash_sector_rw_protection+0x128>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1f9      	bne.n	8001300 <configure_flash_sector_rw_protection+0x74>

			//here we are setting just write protection for the sectors
			//clear the 31st bit
			//please refer : Flash option control register (FLASH_OPTCR) in RM
			*pOPTCR &= ~(1 << 31);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	601a      	str	r2, [r3, #0]

			//put write protection on sectors
			*pOPTCR &= ~ (sector_details << 16);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	79fa      	ldrb	r2, [r7, #7]
 800131e:	0412      	lsls	r2, r2, #16
 8001320:	43d2      	mvns	r2, r2
 8001322:	401a      	ands	r2, r3
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	601a      	str	r2, [r3, #0]

			//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
			*pOPTCR |= ( 1 << 1);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f043 0202 	orr.w	r2, r3, #2
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	601a      	str	r2, [r3, #0]

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8001334:	bf00      	nop
 8001336:	4b1f      	ldr	r3, [pc, #124]	@ (80013b4 <configure_flash_sector_rw_protection+0x128>)
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f9      	bne.n	8001336 <configure_flash_sector_rw_protection+0xaa>

			HAL_FLASH_OB_Lock();
 8001342:	f000 fc85 	bl	8001c50 <HAL_FLASH_OB_Lock>
 8001346:	e02d      	b.n	80013a4 <configure_flash_sector_rw_protection+0x118>
		}

		else if (protection_mode == (uint8_t) 2)
 8001348:	79bb      	ldrb	r3, [r7, #6]
 800134a:	2b02      	cmp	r3, #2
 800134c:	d12a      	bne.n	80013a4 <configure_flash_sector_rw_protection+0x118>
    {
	  	//Option byte configuration unlock
			HAL_FLASH_OB_Unlock();
 800134e:	f000 fc63 	bl	8001c18 <HAL_FLASH_OB_Unlock>

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8001352:	bf00      	nop
 8001354:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <configure_flash_sector_rw_protection+0x128>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1f9      	bne.n	8001354 <configure_flash_sector_rw_protection+0xc8>

			//here wer are setting read and write protection for the sectors
			//set the 31st bit
			//please refer : Flash option control register (FLASH_OPTCR) in RM
			*pOPTCR |= (1 << 31);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	601a      	str	r2, [r3, #0]

			//put read and write protection on sectors
            *pOPTCR &= ~(0xff << 16);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	601a      	str	r2, [r3, #0]
			*pOPTCR |= (sector_details << 16);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	041b      	lsls	r3, r3, #16
 8001380:	431a      	orrs	r2, r3
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	601a      	str	r2, [r3, #0]

			//Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
			*pOPTCR |= ( 1 << 1);
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f043 0202 	orr.w	r2, r3, #2
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	601a      	str	r2, [r3, #0]

			//wait till no active operation on flash
			while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8001392:	bf00      	nop
 8001394:	4b07      	ldr	r3, [pc, #28]	@ (80013b4 <configure_flash_sector_rw_protection+0x128>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1f9      	bne.n	8001394 <configure_flash_sector_rw_protection+0x108>

			HAL_FLASH_OB_Lock();
 80013a0:	f000 fc56 	bl	8001c50 <HAL_FLASH_OB_Lock>
    }

		return 0;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40023c14 	.word	0x40023c14
 80013b4:	40023c00 	.word	0x40023c00

080013b8 <read_OB_rw_protection_status>:

uint16_t read_OB_rw_protection_status(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b088      	sub	sp, #32
 80013bc:	af00      	add	r7, sp, #0
    //This structure is given by ST Flash driver to hold the OB(Option Byte) contents .
	FLASH_OBProgramInitTypeDef OBInit;

	//First unlock the OB(Option Byte) memory access
	HAL_FLASH_OB_Unlock();
 80013be:	f000 fc2b 	bl	8001c18 <HAL_FLASH_OB_Unlock>
	//get the OB configuration details
	HAL_FLASHEx_OBGetConfig(&OBInit);
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 fe01 	bl	8001fcc <HAL_FLASHEx_OBGetConfig>
	//Lock back .
	HAL_FLASH_Lock();
 80013ca:	f000 fc15 	bl	8001bf8 <HAL_FLASH_Lock>
	return (uint16_t)OBInit.WRPSector;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	b29b      	uxth	r3, r3

}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3720      	adds	r7, #32
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80013de:	b672      	cpsid	i
}
 80013e0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e2:	bf00      	nop
 80013e4:	e7fd      	b.n	80013e2 <Error_Handler+0x8>
	...

080013e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	607b      	str	r3, [r7, #4]
 80013f2:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <HAL_MspInit+0x4c>)
 80013f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001434 <HAL_MspInit+0x4c>)
 80013f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001434 <HAL_MspInit+0x4c>)
 8001400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001402:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001406:	607b      	str	r3, [r7, #4]
 8001408:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	603b      	str	r3, [r7, #0]
 800140e:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <HAL_MspInit+0x4c>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001412:	4a08      	ldr	r2, [pc, #32]	@ (8001434 <HAL_MspInit+0x4c>)
 8001414:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001418:	6413      	str	r3, [r2, #64]	@ 0x40
 800141a:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <HAL_MspInit+0x4c>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001422:	603b      	str	r3, [r7, #0]
 8001424:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800

08001438 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a0b      	ldr	r2, [pc, #44]	@ (8001474 <HAL_CRC_MspInit+0x3c>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d10d      	bne.n	8001466 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	60fb      	str	r3, [r7, #12]
 800144e:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <HAL_CRC_MspInit+0x40>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	4a09      	ldr	r2, [pc, #36]	@ (8001478 <HAL_CRC_MspInit+0x40>)
 8001454:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001458:	6313      	str	r3, [r2, #48]	@ 0x30
 800145a:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <HAL_CRC_MspInit+0x40>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 8001466:	bf00      	nop
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	40023000 	.word	0x40023000
 8001478:	40023800 	.word	0x40023800

0800147c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08c      	sub	sp, #48	@ 0x30
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 031c 	add.w	r3, r7, #28
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a41      	ldr	r2, [pc, #260]	@ (80015a0 <HAL_UART_MspInit+0x124>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d12c      	bne.n	80014f8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	61bb      	str	r3, [r7, #24]
 80014a2:	4b40      	ldr	r3, [pc, #256]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	4a3f      	ldr	r2, [pc, #252]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 80014a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ae:	4b3d      	ldr	r3, [pc, #244]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b6:	61bb      	str	r3, [r7, #24]
 80014b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	4b39      	ldr	r3, [pc, #228]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a38      	ldr	r2, [pc, #224]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b36      	ldr	r3, [pc, #216]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014d6:	230c      	movs	r3, #12
 80014d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014da:	2302      	movs	r3, #2
 80014dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e2:	2303      	movs	r3, #3
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014e6:	2307      	movs	r3, #7
 80014e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ea:	f107 031c 	add.w	r3, r7, #28
 80014ee:	4619      	mov	r1, r3
 80014f0:	482d      	ldr	r0, [pc, #180]	@ (80015a8 <HAL_UART_MspInit+0x12c>)
 80014f2:	f000 fe8d 	bl	8002210 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014f6:	e04f      	b.n	8001598 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART3)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a2b      	ldr	r2, [pc, #172]	@ (80015ac <HAL_UART_MspInit+0x130>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d14a      	bne.n	8001598 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	4b27      	ldr	r3, [pc, #156]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	4a26      	ldr	r2, [pc, #152]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 800150c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001510:	6413      	str	r3, [r2, #64]	@ 0x40
 8001512:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001516:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	4a1f      	ldr	r2, [pc, #124]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 8001528:	f043 0304 	orr.w	r3, r3, #4
 800152c:	6313      	str	r3, [r2, #48]	@ 0x30
 800152e:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a18      	ldr	r2, [pc, #96]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 8001544:	f043 0302 	orr.w	r3, r3, #2
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b16      	ldr	r3, [pc, #88]	@ (80015a4 <HAL_UART_MspInit+0x128>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001556:	2320      	movs	r3, #32
 8001558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001562:	2303      	movs	r3, #3
 8001564:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001566:	2307      	movs	r3, #7
 8001568:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156a:	f107 031c 	add.w	r3, r7, #28
 800156e:	4619      	mov	r1, r3
 8001570:	480f      	ldr	r0, [pc, #60]	@ (80015b0 <HAL_UART_MspInit+0x134>)
 8001572:	f000 fe4d 	bl	8002210 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800157a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001584:	2303      	movs	r3, #3
 8001586:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001588:	2307      	movs	r3, #7
 800158a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158c:	f107 031c 	add.w	r3, r7, #28
 8001590:	4619      	mov	r1, r3
 8001592:	4808      	ldr	r0, [pc, #32]	@ (80015b4 <HAL_UART_MspInit+0x138>)
 8001594:	f000 fe3c 	bl	8002210 <HAL_GPIO_Init>
}
 8001598:	bf00      	nop
 800159a:	3730      	adds	r7, #48	@ 0x30
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40004400 	.word	0x40004400
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40020000 	.word	0x40020000
 80015ac:	40004800 	.word	0x40004800
 80015b0:	40020800 	.word	0x40020800
 80015b4:	40020400 	.word	0x40020400

080015b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <NMI_Handler+0x4>

080015c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <HardFault_Handler+0x4>

080015c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <MemManage_Handler+0x4>

080015d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <BusFault_Handler+0x4>

080015d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <UsageFault_Handler+0x4>

080015e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ee:	b480      	push	{r7}
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800160e:	f000 f933 	bl	8001878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}

08001616 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b086      	sub	sp, #24
 800161a:	af00      	add	r7, sp, #0
 800161c:	60f8      	str	r0, [r7, #12]
 800161e:	60b9      	str	r1, [r7, #8]
 8001620:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
 8001626:	e00a      	b.n	800163e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001628:	f3af 8000 	nop.w
 800162c:	4601      	mov	r1, r0
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	1c5a      	adds	r2, r3, #1
 8001632:	60ba      	str	r2, [r7, #8]
 8001634:	b2ca      	uxtb	r2, r1
 8001636:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	3301      	adds	r3, #1
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	429a      	cmp	r2, r3
 8001644:	dbf0      	blt.n	8001628 <_read+0x12>
  }

  return len;
 8001646:	687b      	ldr	r3, [r7, #4]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	e009      	b.n	8001676 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	60ba      	str	r2, [r7, #8]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fd24 	bl	80010b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	3301      	adds	r3, #1
 8001674:	617b      	str	r3, [r7, #20]
 8001676:	697a      	ldr	r2, [r7, #20]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	429a      	cmp	r2, r3
 800167c:	dbf1      	blt.n	8001662 <_write+0x12>
  }
  return len;
 800167e:	687b      	ldr	r3, [r7, #4]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <_close>:

int _close(int file)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001694:	4618      	mov	r0, r3
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016b0:	605a      	str	r2, [r3, #4]
  return 0;
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <_isatty>:

int _isatty(int file)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016c8:	2301      	movs	r3, #1
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b085      	sub	sp, #20
 80016da:	af00      	add	r7, sp, #0
 80016dc:	60f8      	str	r0, [r7, #12]
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3714      	adds	r7, #20
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f8:	4a14      	ldr	r2, [pc, #80]	@ (800174c <_sbrk+0x5c>)
 80016fa:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <_sbrk+0x60>)
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001704:	4b13      	ldr	r3, [pc, #76]	@ (8001754 <_sbrk+0x64>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800170c:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <_sbrk+0x64>)
 800170e:	4a12      	ldr	r2, [pc, #72]	@ (8001758 <_sbrk+0x68>)
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	429a      	cmp	r2, r3
 800171e:	d207      	bcs.n	8001730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001720:	f002 fb98 	bl	8003e54 <__errno>
 8001724:	4603      	mov	r3, r0
 8001726:	220c      	movs	r2, #12
 8001728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172a:	f04f 33ff 	mov.w	r3, #4294967295
 800172e:	e009      	b.n	8001744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001736:	4b07      	ldr	r3, [pc, #28]	@ (8001754 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	4a05      	ldr	r2, [pc, #20]	@ (8001754 <_sbrk+0x64>)
 8001740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001742:	68fb      	ldr	r3, [r7, #12]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20020000 	.word	0x20020000
 8001750:	00000400 	.word	0x00000400
 8001754:	200001ec 	.word	0x200001ec
 8001758:	20000360 	.word	0x20000360

0800175c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001760:	4b06      	ldr	r3, [pc, #24]	@ (800177c <SystemInit+0x20>)
 8001762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001766:	4a05      	ldr	r2, [pc, #20]	@ (800177c <SystemInit+0x20>)
 8001768:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800176c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001780:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001784:	f7ff ffea 	bl	800175c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001788:	480c      	ldr	r0, [pc, #48]	@ (80017bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800178a:	490d      	ldr	r1, [pc, #52]	@ (80017c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800178c:	4a0d      	ldr	r2, [pc, #52]	@ (80017c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001790:	e002      	b.n	8001798 <LoopCopyDataInit>

08001792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001796:	3304      	adds	r3, #4

08001798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800179c:	d3f9      	bcc.n	8001792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179e:	4a0a      	ldr	r2, [pc, #40]	@ (80017c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017a0:	4c0a      	ldr	r4, [pc, #40]	@ (80017cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80017a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a4:	e001      	b.n	80017aa <LoopFillZerobss>

080017a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a8:	3204      	adds	r2, #4

080017aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017ac:	d3fb      	bcc.n	80017a6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017ae:	f002 fb57 	bl	8003e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017b2:	f7fe fef5 	bl	80005a0 <main>
  bx  lr    
 80017b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017c4:	08004d98 	.word	0x08004d98
  ldr r2, =_sbss
 80017c8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017cc:	20000360 	.word	0x20000360

080017d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017d0:	e7fe      	b.n	80017d0 <ADC_IRQHandler>
	...

080017d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <HAL_Init+0x40>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001814 <HAL_Init+0x40>)
 80017de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <HAL_Init+0x40>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <HAL_Init+0x40>)
 80017ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f0:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_Init+0x40>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <HAL_Init+0x40>)
 80017f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fc:	2003      	movs	r0, #3
 80017fe:	f000 f90d 	bl	8001a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001802:	200f      	movs	r0, #15
 8001804:	f000 f808 	bl	8001818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001808:	f7ff fdee 	bl	80013e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40023c00 	.word	0x40023c00

08001818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <HAL_InitTick+0x54>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <HAL_InitTick+0x58>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001832:	fbb2 f3f3 	udiv	r3, r2, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f917 	bl	8001a6a <HAL_SYSTICK_Config>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00e      	b.n	8001864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b0f      	cmp	r3, #15
 800184a:	d80a      	bhi.n	8001862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800184c:	2200      	movs	r2, #0
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295
 8001854:	f000 f8ed 	bl	8001a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001858:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <HAL_InitTick+0x5c>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e000      	b.n	8001864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
}
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000008 	.word	0x20000008
 8001870:	20000010 	.word	0x20000010
 8001874:	2000000c 	.word	0x2000000c

08001878 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <HAL_IncTick+0x20>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	4b06      	ldr	r3, [pc, #24]	@ (800189c <HAL_IncTick+0x24>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4a04      	ldr	r2, [pc, #16]	@ (800189c <HAL_IncTick+0x24>)
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20000010 	.word	0x20000010
 800189c:	200001f0 	.word	0x200001f0

080018a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return uwTick;
 80018a4:	4b03      	ldr	r3, [pc, #12]	@ (80018b4 <HAL_GetTick+0x14>)
 80018a6:	681b      	ldr	r3, [r3, #0]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	200001f0 	.word	0x200001f0

080018b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <__NVIC_SetPriorityGrouping+0x44>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018d4:	4013      	ands	r3, r2
 80018d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ea:	4a04      	ldr	r2, [pc, #16]	@ (80018fc <__NVIC_SetPriorityGrouping+0x44>)
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	60d3      	str	r3, [r2, #12]
}
 80018f0:	bf00      	nop
 80018f2:	3714      	adds	r7, #20
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001904:	4b04      	ldr	r3, [pc, #16]	@ (8001918 <__NVIC_GetPriorityGrouping+0x18>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	0a1b      	lsrs	r3, r3, #8
 800190a:	f003 0307 	and.w	r3, r3, #7
}
 800190e:	4618      	mov	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	6039      	str	r1, [r7, #0]
 8001926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db0a      	blt.n	8001946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	490c      	ldr	r1, [pc, #48]	@ (8001968 <__NVIC_SetPriority+0x4c>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	440b      	add	r3, r1
 8001940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001944:	e00a      	b.n	800195c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4908      	ldr	r1, [pc, #32]	@ (800196c <__NVIC_SetPriority+0x50>)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3b04      	subs	r3, #4
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	440b      	add	r3, r1
 800195a:	761a      	strb	r2, [r3, #24]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	@ 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f1c3 0307 	rsb	r3, r3, #7
 800198a:	2b04      	cmp	r3, #4
 800198c:	bf28      	it	cs
 800198e:	2304      	movcs	r3, #4
 8001990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3304      	adds	r3, #4
 8001996:	2b06      	cmp	r3, #6
 8001998:	d902      	bls.n	80019a0 <NVIC_EncodePriority+0x30>
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3b03      	subs	r3, #3
 800199e:	e000      	b.n	80019a2 <NVIC_EncodePriority+0x32>
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	f04f 32ff 	mov.w	r2, #4294967295
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43da      	mvns	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	401a      	ands	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b8:	f04f 31ff 	mov.w	r1, #4294967295
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	43d9      	mvns	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	4313      	orrs	r3, r2
         );
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3724      	adds	r7, #36	@ 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3b01      	subs	r3, #1
 80019e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019e8:	d301      	bcc.n	80019ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ea:	2301      	movs	r3, #1
 80019ec:	e00f      	b.n	8001a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001a18 <SysTick_Config+0x40>)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f6:	210f      	movs	r1, #15
 80019f8:	f04f 30ff 	mov.w	r0, #4294967295
 80019fc:	f7ff ff8e 	bl	800191c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a00:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <SysTick_Config+0x40>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a06:	4b04      	ldr	r3, [pc, #16]	@ (8001a18 <SysTick_Config+0x40>)
 8001a08:	2207      	movs	r2, #7
 8001a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	e000e010 	.word	0xe000e010

08001a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff47 	bl	80018b8 <__NVIC_SetPriorityGrouping>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b086      	sub	sp, #24
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
 8001a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a44:	f7ff ff5c 	bl	8001900 <__NVIC_GetPriorityGrouping>
 8001a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	6978      	ldr	r0, [r7, #20]
 8001a50:	f7ff ff8e 	bl	8001970 <NVIC_EncodePriority>
 8001a54:	4602      	mov	r2, r0
 8001a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ff5d 	bl	800191c <__NVIC_SetPriority>
}
 8001a62:	bf00      	nop
 8001a64:	3718      	adds	r7, #24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff ffb0 	bl	80019d8 <SysTick_Config>
 8001a78:	4603      	mov	r3, r0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d101      	bne.n	8001a94 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e00e      	b.n	8001ab2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	795b      	ldrb	r3, [r3, #5]
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d105      	bne.n	8001aaa <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff fcc7 	bl	8001438 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2201      	movs	r2, #1
 8001aae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b087      	sub	sp, #28
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2202      	movs	r2, #2
 8001ace:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	e00a      	b.n	8001aec <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	441a      	add	r2, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	6812      	ldr	r2, [r2, #0]
 8001ae4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d3f0      	bcc.n	8001ad6 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2201      	movs	r2, #1
 8001b00:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8001b02:	693b      	ldr	r3, [r7, #16]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	371c      	adds	r7, #28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001b1e:	4b23      	ldr	r3, [pc, #140]	@ (8001bac <HAL_FLASH_Program+0x9c>)
 8001b20:	7e1b      	ldrb	r3, [r3, #24]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d101      	bne.n	8001b2a <HAL_FLASH_Program+0x1a>
 8001b26:	2302      	movs	r3, #2
 8001b28:	e03b      	b.n	8001ba2 <HAL_FLASH_Program+0x92>
 8001b2a:	4b20      	ldr	r3, [pc, #128]	@ (8001bac <HAL_FLASH_Program+0x9c>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b30:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001b34:	f000 f89c 	bl	8001c70 <FLASH_WaitForLastOperation>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001b3c:	7dfb      	ldrb	r3, [r7, #23]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d12b      	bne.n	8001b9a <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d105      	bne.n	8001b54 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001b48:	783b      	ldrb	r3, [r7, #0]
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	68b8      	ldr	r0, [r7, #8]
 8001b4e:	f000 f947 	bl	8001de0 <FLASH_Program_Byte>
 8001b52:	e016      	b.n	8001b82 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d105      	bne.n	8001b66 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001b5a:	883b      	ldrh	r3, [r7, #0]
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	68b8      	ldr	r0, [r7, #8]
 8001b60:	f000 f91a 	bl	8001d98 <FLASH_Program_HalfWord>
 8001b64:	e00d      	b.n	8001b82 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d105      	bne.n	8001b78 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	4619      	mov	r1, r3
 8001b70:	68b8      	ldr	r0, [r7, #8]
 8001b72:	f000 f8ef 	bl	8001d54 <FLASH_Program_Word>
 8001b76:	e004      	b.n	8001b82 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001b78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b7c:	68b8      	ldr	r0, [r7, #8]
 8001b7e:	f000 f8b7 	bl	8001cf0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b82:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001b86:	f000 f873 	bl	8001c70 <FLASH_WaitForLastOperation>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001b8e:	4b08      	ldr	r3, [pc, #32]	@ (8001bb0 <HAL_FLASH_Program+0xa0>)
 8001b90:	691b      	ldr	r3, [r3, #16]
 8001b92:	4a07      	ldr	r2, [pc, #28]	@ (8001bb0 <HAL_FLASH_Program+0xa0>)
 8001b94:	f023 0301 	bic.w	r3, r3, #1
 8001b98:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001b9a:	4b04      	ldr	r3, [pc, #16]	@ (8001bac <HAL_FLASH_Program+0x9c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	761a      	strb	r2, [r3, #24]

  return status;
 8001ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	200001f4 	.word	0x200001f4
 8001bb0:	40023c00 	.word	0x40023c00

08001bb4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001bec <HAL_FLASH_Unlock+0x38>)
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	da0b      	bge.n	8001bde <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001bc6:	4b09      	ldr	r3, [pc, #36]	@ (8001bec <HAL_FLASH_Unlock+0x38>)
 8001bc8:	4a09      	ldr	r2, [pc, #36]	@ (8001bf0 <HAL_FLASH_Unlock+0x3c>)
 8001bca:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001bcc:	4b07      	ldr	r3, [pc, #28]	@ (8001bec <HAL_FLASH_Unlock+0x38>)
 8001bce:	4a09      	ldr	r2, [pc, #36]	@ (8001bf4 <HAL_FLASH_Unlock+0x40>)
 8001bd0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001bd2:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <HAL_FLASH_Unlock+0x38>)
 8001bd4:	691b      	ldr	r3, [r3, #16]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	da01      	bge.n	8001bde <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001bde:	79fb      	ldrb	r3, [r7, #7]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40023c00 	.word	0x40023c00
 8001bf0:	45670123 	.word	0x45670123
 8001bf4:	cdef89ab 	.word	0xcdef89ab

08001bf8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001bfc:	4b05      	ldr	r3, [pc, #20]	@ (8001c14 <HAL_FLASH_Lock+0x1c>)
 8001bfe:	691b      	ldr	r3, [r3, #16]
 8001c00:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <HAL_FLASH_Lock+0x1c>)
 8001c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001c06:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	40023c00 	.word	0x40023c00

08001c18 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8001c1c:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <HAL_FLASH_OB_Unlock+0x2c>)
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d007      	beq.n	8001c38 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <HAL_FLASH_OB_Unlock+0x2c>)
 8001c2a:	4a07      	ldr	r2, [pc, #28]	@ (8001c48 <HAL_FLASH_OB_Unlock+0x30>)
 8001c2c:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001c2e:	4b05      	ldr	r3, [pc, #20]	@ (8001c44 <HAL_FLASH_OB_Unlock+0x2c>)
 8001c30:	4a06      	ldr	r2, [pc, #24]	@ (8001c4c <HAL_FLASH_OB_Unlock+0x34>)
 8001c32:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	e000      	b.n	8001c3a <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	40023c00 	.word	0x40023c00
 8001c48:	08192a3b 	.word	0x08192a3b
 8001c4c:	4c5d6e7f 	.word	0x4c5d6e7f

08001c50 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001c54:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <HAL_FLASH_OB_Lock+0x1c>)
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	4a04      	ldr	r2, [pc, #16]	@ (8001c6c <HAL_FLASH_OB_Lock+0x1c>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	40023c00 	.word	0x40023c00

08001c70 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce8 <FLASH_WaitForLastOperation+0x78>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001c82:	f7ff fe0d 	bl	80018a0 <HAL_GetTick>
 8001c86:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001c88:	e010      	b.n	8001cac <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c90:	d00c      	beq.n	8001cac <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d007      	beq.n	8001ca8 <FLASH_WaitForLastOperation+0x38>
 8001c98:	f7ff fe02 	bl	80018a0 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d201      	bcs.n	8001cac <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e019      	b.n	8001ce0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001cac:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <FLASH_WaitForLastOperation+0x7c>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1e8      	bne.n	8001c8a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <FLASH_WaitForLastOperation+0x7c>)
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d002      	beq.n	8001cca <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001cc4:	4b09      	ldr	r3, [pc, #36]	@ (8001cec <FLASH_WaitForLastOperation+0x7c>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001cca:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <FLASH_WaitForLastOperation+0x7c>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001cd6:	f000 f8a5 	bl	8001e24 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e000      	b.n	8001ce0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001cde:	2300      	movs	r3, #0

}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	200001f4 	.word	0x200001f4
 8001cec:	40023c00 	.word	0x40023c00

08001cf0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001cfc:	4b14      	ldr	r3, [pc, #80]	@ (8001d50 <FLASH_Program_DoubleWord+0x60>)
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	4a13      	ldr	r2, [pc, #76]	@ (8001d50 <FLASH_Program_DoubleWord+0x60>)
 8001d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d06:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001d08:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <FLASH_Program_DoubleWord+0x60>)
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	4a10      	ldr	r2, [pc, #64]	@ (8001d50 <FLASH_Program_DoubleWord+0x60>)
 8001d0e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001d12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d14:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <FLASH_Program_DoubleWord+0x60>)
 8001d16:	691b      	ldr	r3, [r3, #16]
 8001d18:	4a0d      	ldr	r2, [pc, #52]	@ (8001d50 <FLASH_Program_DoubleWord+0x60>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001d26:	f3bf 8f6f 	isb	sy
}
 8001d2a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001d2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	000a      	movs	r2, r1
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	68f9      	ldr	r1, [r7, #12]
 8001d3e:	3104      	adds	r1, #4
 8001d40:	4613      	mov	r3, r2
 8001d42:	600b      	str	r3, [r1, #0]
}
 8001d44:	bf00      	nop
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	40023c00 	.word	0x40023c00

08001d54 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <FLASH_Program_Word+0x40>)
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	4a0c      	ldr	r2, [pc, #48]	@ (8001d94 <FLASH_Program_Word+0x40>)
 8001d64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d94 <FLASH_Program_Word+0x40>)
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	4a09      	ldr	r2, [pc, #36]	@ (8001d94 <FLASH_Program_Word+0x40>)
 8001d70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d76:	4b07      	ldr	r3, [pc, #28]	@ (8001d94 <FLASH_Program_Word+0x40>)
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	4a06      	ldr	r2, [pc, #24]	@ (8001d94 <FLASH_Program_Word+0x40>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	601a      	str	r2, [r3, #0]
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	40023c00 	.word	0x40023c00

08001d98 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001da4:	4b0d      	ldr	r3, [pc, #52]	@ (8001ddc <FLASH_Program_HalfWord+0x44>)
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	4a0c      	ldr	r2, [pc, #48]	@ (8001ddc <FLASH_Program_HalfWord+0x44>)
 8001daa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001db0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <FLASH_Program_HalfWord+0x44>)
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	4a09      	ldr	r2, [pc, #36]	@ (8001ddc <FLASH_Program_HalfWord+0x44>)
 8001db6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001dbc:	4b07      	ldr	r3, [pc, #28]	@ (8001ddc <FLASH_Program_HalfWord+0x44>)
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	4a06      	ldr	r2, [pc, #24]	@ (8001ddc <FLASH_Program_HalfWord+0x44>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	887a      	ldrh	r2, [r7, #2]
 8001dcc:	801a      	strh	r2, [r3, #0]
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40023c00 	.word	0x40023c00

08001de0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001dec:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <FLASH_Program_Byte+0x40>)
 8001dee:	691b      	ldr	r3, [r3, #16]
 8001df0:	4a0b      	ldr	r2, [pc, #44]	@ (8001e20 <FLASH_Program_Byte+0x40>)
 8001df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001df6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001df8:	4b09      	ldr	r3, [pc, #36]	@ (8001e20 <FLASH_Program_Byte+0x40>)
 8001dfa:	4a09      	ldr	r2, [pc, #36]	@ (8001e20 <FLASH_Program_Byte+0x40>)
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e00:	4b07      	ldr	r3, [pc, #28]	@ (8001e20 <FLASH_Program_Byte+0x40>)
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	4a06      	ldr	r2, [pc, #24]	@ (8001e20 <FLASH_Program_Byte+0x40>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	78fa      	ldrb	r2, [r7, #3]
 8001e10:	701a      	strb	r2, [r3, #0]
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40023c00 	.word	0x40023c00

08001e24 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001e28:	4b2f      	ldr	r3, [pc, #188]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	f003 0310 	and.w	r3, r3, #16
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d008      	beq.n	8001e46 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001e34:	4b2d      	ldr	r3, [pc, #180]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001e36:	69db      	ldr	r3, [r3, #28]
 8001e38:	f043 0310 	orr.w	r3, r3, #16
 8001e3c:	4a2b      	ldr	r2, [pc, #172]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001e3e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001e40:	4b29      	ldr	r3, [pc, #164]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001e42:	2210      	movs	r2, #16
 8001e44:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001e46:	4b28      	ldr	r3, [pc, #160]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	f003 0320 	and.w	r3, r3, #32
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d008      	beq.n	8001e64 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001e52:	4b26      	ldr	r3, [pc, #152]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	f043 0308 	orr.w	r3, r3, #8
 8001e5a:	4a24      	ldr	r2, [pc, #144]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001e5c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001e5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001e60:	2220      	movs	r2, #32
 8001e62:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001e64:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d008      	beq.n	8001e82 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001e70:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	f043 0304 	orr.w	r3, r3, #4
 8001e78:	4a1c      	ldr	r2, [pc, #112]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001e7a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001e7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001e7e:	2240      	movs	r2, #64	@ 0x40
 8001e80:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001e82:	4b19      	ldr	r3, [pc, #100]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d008      	beq.n	8001ea0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001e8e:	4b17      	ldr	r3, [pc, #92]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	f043 0302 	orr.w	r3, r3, #2
 8001e96:	4a15      	ldr	r2, [pc, #84]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001e98:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001e9a:	4b13      	ldr	r3, [pc, #76]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001e9c:	2280      	movs	r2, #128	@ 0x80
 8001e9e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001ea0:	4b11      	ldr	r3, [pc, #68]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d009      	beq.n	8001ec0 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001eac:	4b0f      	ldr	r3, [pc, #60]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001eb6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001eba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ebe:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001ec0:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d008      	beq.n	8001ede <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001ecc:	4b07      	ldr	r3, [pc, #28]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001ece:	69db      	ldr	r3, [r3, #28]
 8001ed0:	f043 0320 	orr.w	r3, r3, #32
 8001ed4:	4a05      	ldr	r2, [pc, #20]	@ (8001eec <FLASH_SetErrorCode+0xc8>)
 8001ed6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001ed8:	4b03      	ldr	r3, [pc, #12]	@ (8001ee8 <FLASH_SetErrorCode+0xc4>)
 8001eda:	2202      	movs	r2, #2
 8001edc:	60da      	str	r2, [r3, #12]
  }
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	40023c00 	.word	0x40023c00
 8001eec:	200001f4 	.word	0x200001f4

08001ef0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001efe:	4b31      	ldr	r3, [pc, #196]	@ (8001fc4 <HAL_FLASHEx_Erase+0xd4>)
 8001f00:	7e1b      	ldrb	r3, [r3, #24]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d101      	bne.n	8001f0a <HAL_FLASHEx_Erase+0x1a>
 8001f06:	2302      	movs	r3, #2
 8001f08:	e058      	b.n	8001fbc <HAL_FLASHEx_Erase+0xcc>
 8001f0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc4 <HAL_FLASHEx_Erase+0xd4>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f10:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f14:	f7ff feac 	bl	8001c70 <FLASH_WaitForLastOperation>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d148      	bne.n	8001fb4 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	f04f 32ff 	mov.w	r2, #4294967295
 8001f28:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d115      	bne.n	8001f5e <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4610      	mov	r0, r2
 8001f40:	f000 f868 	bl	8002014 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f44:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f48:	f7ff fe92 	bl	8001c70 <FLASH_WaitForLastOperation>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001f50:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc8 <HAL_FLASHEx_Erase+0xd8>)
 8001f52:	691b      	ldr	r3, [r3, #16]
 8001f54:	4a1c      	ldr	r2, [pc, #112]	@ (8001fc8 <HAL_FLASHEx_Erase+0xd8>)
 8001f56:	f023 0304 	bic.w	r3, r3, #4
 8001f5a:	6113      	str	r3, [r2, #16]
 8001f5c:	e028      	b.n	8001fb0 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	e01c      	b.n	8001fa0 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	68b8      	ldr	r0, [r7, #8]
 8001f70:	f000 f874 	bl	800205c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f74:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f78:	f7ff fe7a 	bl	8001c70 <FLASH_WaitForLastOperation>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <HAL_FLASHEx_Erase+0xd8>)
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	4a10      	ldr	r2, [pc, #64]	@ (8001fc8 <HAL_FLASHEx_Erase+0xd8>)
 8001f86:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8001f8a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	68ba      	ldr	r2, [r7, #8]
 8001f96:	601a      	str	r2, [r3, #0]
          break;
 8001f98:	e00a      	b.n	8001fb0 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	60bb      	str	r3, [r7, #8]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68da      	ldr	r2, [r3, #12]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	4413      	add	r3, r2
 8001faa:	68ba      	ldr	r2, [r7, #8]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d3da      	bcc.n	8001f66 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001fb0:	f000 f8e8 	bl	8002184 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001fb4:	4b03      	ldr	r3, [pc, #12]	@ (8001fc4 <HAL_FLASHEx_Erase+0xd4>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	761a      	strb	r2, [r3, #24]

  return status;
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	200001f4 	.word	0x200001f4
 8001fc8:	40023c00 	.word	0x40023c00

08001fcc <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	220f      	movs	r2, #15
 8001fd8:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8001fda:	f000 f897 	bl	800210c <FLASH_OB_GetWRP>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8001fe6:	f000 f89d 	bl	8002124 <FLASH_OB_GetRDP>
 8001fea:	4603      	mov	r3, r0
 8001fec:	461a      	mov	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8001ff2:	f000 f87b 	bl	80020ec <FLASH_OB_GetUser>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8001ffe:	f000 f8b1 	bl	8002164 <FLASH_OB_GetBOR>
 8002002:	4603      	mov	r3, r0
 8002004:	461a      	mov	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	615a      	str	r2, [r3, #20]
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	6039      	str	r1, [r7, #0]
 800201e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002020:	4b0d      	ldr	r3, [pc, #52]	@ (8002058 <FLASH_MassErase+0x44>)
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	4a0c      	ldr	r2, [pc, #48]	@ (8002058 <FLASH_MassErase+0x44>)
 8002026:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800202a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800202c:	4b0a      	ldr	r3, [pc, #40]	@ (8002058 <FLASH_MassErase+0x44>)
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	4a09      	ldr	r2, [pc, #36]	@ (8002058 <FLASH_MassErase+0x44>)
 8002032:	f043 0304 	orr.w	r3, r3, #4
 8002036:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002038:	4b07      	ldr	r3, [pc, #28]	@ (8002058 <FLASH_MassErase+0x44>)
 800203a:	691a      	ldr	r2, [r3, #16]
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	021b      	lsls	r3, r3, #8
 8002040:	4313      	orrs	r3, r2
 8002042:	4a05      	ldr	r2, [pc, #20]	@ (8002058 <FLASH_MassErase+0x44>)
 8002044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002048:	6113      	str	r3, [r2, #16]
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40023c00 	.word	0x40023c00

0800205c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002068:	2300      	movs	r3, #0
 800206a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800206c:	78fb      	ldrb	r3, [r7, #3]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d102      	bne.n	8002078 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002072:	2300      	movs	r3, #0
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	e010      	b.n	800209a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002078:	78fb      	ldrb	r3, [r7, #3]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d103      	bne.n	8002086 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800207e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	e009      	b.n	800209a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002086:	78fb      	ldrb	r3, [r7, #3]
 8002088:	2b02      	cmp	r3, #2
 800208a:	d103      	bne.n	8002094 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800208c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	e002      	b.n	800209a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002094:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002098:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800209a:	4b13      	ldr	r3, [pc, #76]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	4a12      	ldr	r2, [pc, #72]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020a4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80020a6:	4b10      	ldr	r3, [pc, #64]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020a8:	691a      	ldr	r2, [r3, #16]
 80020aa:	490f      	ldr	r1, [pc, #60]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80020b2:	4b0d      	ldr	r3, [pc, #52]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020b4:	691b      	ldr	r3, [r3, #16]
 80020b6:	4a0c      	ldr	r2, [pc, #48]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020b8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80020bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80020be:	4b0a      	ldr	r3, [pc, #40]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020c0:	691a      	ldr	r2, [r3, #16]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	4313      	orrs	r3, r2
 80020c8:	4a07      	ldr	r2, [pc, #28]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020ca:	f043 0302 	orr.w	r3, r3, #2
 80020ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80020d0:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	4a04      	ldr	r2, [pc, #16]	@ (80020e8 <FLASH_Erase_Sector+0x8c>)
 80020d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020da:	6113      	str	r3, [r2, #16]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	40023c00 	.word	0x40023c00

080020ec <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 80020f0:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <FLASH_OB_GetUser+0x1c>)
 80020f2:	695b      	ldr	r3, [r3, #20]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	f023 031f 	bic.w	r3, r3, #31
 80020fa:	b2db      	uxtb	r3, r3
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	40023c00 	.word	0x40023c00

0800210c <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8002110:	4b03      	ldr	r3, [pc, #12]	@ (8002120 <FLASH_OB_GetWRP+0x14>)
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	b29b      	uxth	r3, r3
}
 8002116:	4618      	mov	r0, r3
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	40023c16 	.word	0x40023c16

08002124 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 800212a:	23aa      	movs	r3, #170	@ 0xaa
 800212c:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 800212e:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <FLASH_OB_GetRDP+0x3c>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2bcc      	cmp	r3, #204	@ 0xcc
 8002136:	d102      	bne.n	800213e <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8002138:	23cc      	movs	r3, #204	@ 0xcc
 800213a:	71fb      	strb	r3, [r7, #7]
 800213c:	e009      	b.n	8002152 <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 800213e:	4b08      	ldr	r3, [pc, #32]	@ (8002160 <FLASH_OB_GetRDP+0x3c>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2baa      	cmp	r3, #170	@ 0xaa
 8002146:	d102      	bne.n	800214e <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8002148:	23aa      	movs	r3, #170	@ 0xaa
 800214a:	71fb      	strb	r3, [r7, #7]
 800214c:	e001      	b.n	8002152 <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 800214e:	2355      	movs	r3, #85	@ 0x55
 8002150:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8002152:	79fb      	ldrb	r3, [r7, #7]
}
 8002154:	4618      	mov	r0, r3
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	40023c15 	.word	0x40023c15

08002164 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002168:	4b05      	ldr	r3, [pc, #20]	@ (8002180 <FLASH_OB_GetBOR+0x1c>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	f003 030c 	and.w	r3, r3, #12
 8002172:	b2db      	uxtb	r3, r3
}
 8002174:	4618      	mov	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	40023c14 	.word	0x40023c14

08002184 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002188:	4b20      	ldr	r3, [pc, #128]	@ (800220c <FLASH_FlushCaches+0x88>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002190:	2b00      	cmp	r3, #0
 8002192:	d017      	beq.n	80021c4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002194:	4b1d      	ldr	r3, [pc, #116]	@ (800220c <FLASH_FlushCaches+0x88>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a1c      	ldr	r2, [pc, #112]	@ (800220c <FLASH_FlushCaches+0x88>)
 800219a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800219e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80021a0:	4b1a      	ldr	r3, [pc, #104]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a19      	ldr	r2, [pc, #100]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	4b17      	ldr	r3, [pc, #92]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a16      	ldr	r2, [pc, #88]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80021b6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021b8:	4b14      	ldr	r3, [pc, #80]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a13      	ldr	r2, [pc, #76]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021c2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80021c4:	4b11      	ldr	r3, [pc, #68]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d017      	beq.n	8002200 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80021d0:	4b0e      	ldr	r3, [pc, #56]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a0d      	ldr	r2, [pc, #52]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80021da:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80021dc:	4b0b      	ldr	r3, [pc, #44]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021e6:	6013      	str	r3, [r2, #0]
 80021e8:	4b08      	ldr	r3, [pc, #32]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a07      	ldr	r2, [pc, #28]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80021f2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80021f4:	4b05      	ldr	r3, [pc, #20]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a04      	ldr	r2, [pc, #16]	@ (800220c <FLASH_FlushCaches+0x88>)
 80021fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021fe:	6013      	str	r3, [r2, #0]
  }
}
 8002200:	bf00      	nop
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	40023c00 	.word	0x40023c00

08002210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002210:	b480      	push	{r7}
 8002212:	b089      	sub	sp, #36	@ 0x24
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800221e:	2300      	movs	r3, #0
 8002220:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002222:	2300      	movs	r3, #0
 8002224:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
 800222a:	e165      	b.n	80024f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800222c:	2201      	movs	r2, #1
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	4013      	ands	r3, r2
 800223e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	429a      	cmp	r2, r3
 8002246:	f040 8154 	bne.w	80024f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	2b01      	cmp	r3, #1
 8002254:	d005      	beq.n	8002262 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800225e:	2b02      	cmp	r3, #2
 8002260:	d130      	bne.n	80022c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	2203      	movs	r2, #3
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	43db      	mvns	r3, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4013      	ands	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	68da      	ldr	r2, [r3, #12]
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4313      	orrs	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002298:	2201      	movs	r2, #1
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	43db      	mvns	r3, r3
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	4013      	ands	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	091b      	lsrs	r3, r3, #4
 80022ae:	f003 0201 	and.w	r2, r3, #1
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d017      	beq.n	8002300 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	2203      	movs	r2, #3
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f003 0303 	and.w	r3, r3, #3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d123      	bne.n	8002354 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	08da      	lsrs	r2, r3, #3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3208      	adds	r2, #8
 8002314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002318:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	220f      	movs	r2, #15
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	691a      	ldr	r2, [r3, #16]
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	f003 0307 	and.w	r3, r3, #7
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4313      	orrs	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	08da      	lsrs	r2, r3, #3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3208      	adds	r2, #8
 800234e:	69b9      	ldr	r1, [r7, #24]
 8002350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	2203      	movs	r2, #3
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	43db      	mvns	r3, r3
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4013      	ands	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 0203 	and.w	r2, r3, #3
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4313      	orrs	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002390:	2b00      	cmp	r3, #0
 8002392:	f000 80ae 	beq.w	80024f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	4b5d      	ldr	r3, [pc, #372]	@ (8002510 <HAL_GPIO_Init+0x300>)
 800239c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239e:	4a5c      	ldr	r2, [pc, #368]	@ (8002510 <HAL_GPIO_Init+0x300>)
 80023a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023a6:	4b5a      	ldr	r3, [pc, #360]	@ (8002510 <HAL_GPIO_Init+0x300>)
 80023a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023b2:	4a58      	ldr	r2, [pc, #352]	@ (8002514 <HAL_GPIO_Init+0x304>)
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	089b      	lsrs	r3, r3, #2
 80023b8:	3302      	adds	r3, #2
 80023ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f003 0303 	and.w	r3, r3, #3
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	220f      	movs	r2, #15
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43db      	mvns	r3, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4013      	ands	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002518 <HAL_GPIO_Init+0x308>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d025      	beq.n	800242a <HAL_GPIO_Init+0x21a>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a4e      	ldr	r2, [pc, #312]	@ (800251c <HAL_GPIO_Init+0x30c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d01f      	beq.n	8002426 <HAL_GPIO_Init+0x216>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002520 <HAL_GPIO_Init+0x310>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d019      	beq.n	8002422 <HAL_GPIO_Init+0x212>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002524 <HAL_GPIO_Init+0x314>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d013      	beq.n	800241e <HAL_GPIO_Init+0x20e>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002528 <HAL_GPIO_Init+0x318>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d00d      	beq.n	800241a <HAL_GPIO_Init+0x20a>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a4a      	ldr	r2, [pc, #296]	@ (800252c <HAL_GPIO_Init+0x31c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d007      	beq.n	8002416 <HAL_GPIO_Init+0x206>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a49      	ldr	r2, [pc, #292]	@ (8002530 <HAL_GPIO_Init+0x320>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d101      	bne.n	8002412 <HAL_GPIO_Init+0x202>
 800240e:	2306      	movs	r3, #6
 8002410:	e00c      	b.n	800242c <HAL_GPIO_Init+0x21c>
 8002412:	2307      	movs	r3, #7
 8002414:	e00a      	b.n	800242c <HAL_GPIO_Init+0x21c>
 8002416:	2305      	movs	r3, #5
 8002418:	e008      	b.n	800242c <HAL_GPIO_Init+0x21c>
 800241a:	2304      	movs	r3, #4
 800241c:	e006      	b.n	800242c <HAL_GPIO_Init+0x21c>
 800241e:	2303      	movs	r3, #3
 8002420:	e004      	b.n	800242c <HAL_GPIO_Init+0x21c>
 8002422:	2302      	movs	r3, #2
 8002424:	e002      	b.n	800242c <HAL_GPIO_Init+0x21c>
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <HAL_GPIO_Init+0x21c>
 800242a:	2300      	movs	r3, #0
 800242c:	69fa      	ldr	r2, [r7, #28]
 800242e:	f002 0203 	and.w	r2, r2, #3
 8002432:	0092      	lsls	r2, r2, #2
 8002434:	4093      	lsls	r3, r2
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4313      	orrs	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800243c:	4935      	ldr	r1, [pc, #212]	@ (8002514 <HAL_GPIO_Init+0x304>)
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	089b      	lsrs	r3, r3, #2
 8002442:	3302      	adds	r3, #2
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800244a:	4b3a      	ldr	r3, [pc, #232]	@ (8002534 <HAL_GPIO_Init+0x324>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4013      	ands	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800246e:	4a31      	ldr	r2, [pc, #196]	@ (8002534 <HAL_GPIO_Init+0x324>)
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002474:	4b2f      	ldr	r3, [pc, #188]	@ (8002534 <HAL_GPIO_Init+0x324>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d003      	beq.n	8002498 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002498:	4a26      	ldr	r2, [pc, #152]	@ (8002534 <HAL_GPIO_Init+0x324>)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800249e:	4b25      	ldr	r3, [pc, #148]	@ (8002534 <HAL_GPIO_Init+0x324>)
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002534 <HAL_GPIO_Init+0x324>)
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002534 <HAL_GPIO_Init+0x324>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024ec:	4a11      	ldr	r2, [pc, #68]	@ (8002534 <HAL_GPIO_Init+0x324>)
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3301      	adds	r3, #1
 80024f6:	61fb      	str	r3, [r7, #28]
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	2b0f      	cmp	r3, #15
 80024fc:	f67f ae96 	bls.w	800222c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3724      	adds	r7, #36	@ 0x24
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800
 8002514:	40013800 	.word	0x40013800
 8002518:	40020000 	.word	0x40020000
 800251c:	40020400 	.word	0x40020400
 8002520:	40020800 	.word	0x40020800
 8002524:	40020c00 	.word	0x40020c00
 8002528:	40021000 	.word	0x40021000
 800252c:	40021400 	.word	0x40021400
 8002530:	40021800 	.word	0x40021800
 8002534:	40013c00 	.word	0x40013c00

08002538 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	460b      	mov	r3, r1
 8002542:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	691a      	ldr	r2, [r3, #16]
 8002548:	887b      	ldrh	r3, [r7, #2]
 800254a:	4013      	ands	r3, r2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d002      	beq.n	8002556 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
 8002554:	e001      	b.n	800255a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002556:	2300      	movs	r3, #0
 8002558:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800255a:	7bfb      	ldrb	r3, [r7, #15]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3714      	adds	r7, #20
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	460b      	mov	r3, r1
 8002572:	807b      	strh	r3, [r7, #2]
 8002574:	4613      	mov	r3, r2
 8002576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002578:	787b      	ldrb	r3, [r7, #1]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800257e:	887a      	ldrh	r2, [r7, #2]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002584:	e003      	b.n	800258e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002586:	887b      	ldrh	r3, [r7, #2]
 8002588:	041a      	lsls	r2, r3, #16
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	619a      	str	r2, [r3, #24]
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
	...

0800259c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e0cc      	b.n	800274a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025b0:	4b68      	ldr	r3, [pc, #416]	@ (8002754 <HAL_RCC_ClockConfig+0x1b8>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 030f 	and.w	r3, r3, #15
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d90c      	bls.n	80025d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025be:	4b65      	ldr	r3, [pc, #404]	@ (8002754 <HAL_RCC_ClockConfig+0x1b8>)
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025c6:	4b63      	ldr	r3, [pc, #396]	@ (8002754 <HAL_RCC_ClockConfig+0x1b8>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 030f 	and.w	r3, r3, #15
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d001      	beq.n	80025d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e0b8      	b.n	800274a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0302 	and.w	r3, r3, #2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d020      	beq.n	8002626 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025f0:	4b59      	ldr	r3, [pc, #356]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	4a58      	ldr	r2, [pc, #352]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 80025f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0308 	and.w	r3, r3, #8
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002608:	4b53      	ldr	r3, [pc, #332]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	4a52      	ldr	r2, [pc, #328]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 800260e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002612:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002614:	4b50      	ldr	r3, [pc, #320]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	494d      	ldr	r1, [pc, #308]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 8002622:	4313      	orrs	r3, r2
 8002624:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d044      	beq.n	80026bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d107      	bne.n	800264a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263a:	4b47      	ldr	r3, [pc, #284]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d119      	bne.n	800267a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e07f      	b.n	800274a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2b02      	cmp	r3, #2
 8002650:	d003      	beq.n	800265a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002656:	2b03      	cmp	r3, #3
 8002658:	d107      	bne.n	800266a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800265a:	4b3f      	ldr	r3, [pc, #252]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d109      	bne.n	800267a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e06f      	b.n	800274a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800266a:	4b3b      	ldr	r3, [pc, #236]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e067      	b.n	800274a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800267a:	4b37      	ldr	r3, [pc, #220]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f023 0203 	bic.w	r2, r3, #3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	4934      	ldr	r1, [pc, #208]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 8002688:	4313      	orrs	r3, r2
 800268a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800268c:	f7ff f908 	bl	80018a0 <HAL_GetTick>
 8002690:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002692:	e00a      	b.n	80026aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002694:	f7ff f904 	bl	80018a0 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e04f      	b.n	800274a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f003 020c 	and.w	r2, r3, #12
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d1eb      	bne.n	8002694 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026bc:	4b25      	ldr	r3, [pc, #148]	@ (8002754 <HAL_RCC_ClockConfig+0x1b8>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 030f 	and.w	r3, r3, #15
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d20c      	bcs.n	80026e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ca:	4b22      	ldr	r3, [pc, #136]	@ (8002754 <HAL_RCC_ClockConfig+0x1b8>)
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026d2:	4b20      	ldr	r3, [pc, #128]	@ (8002754 <HAL_RCC_ClockConfig+0x1b8>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 030f 	and.w	r3, r3, #15
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d001      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e032      	b.n	800274a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d008      	beq.n	8002702 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026f0:	4b19      	ldr	r3, [pc, #100]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	4916      	ldr	r1, [pc, #88]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0308 	and.w	r3, r3, #8
 800270a:	2b00      	cmp	r3, #0
 800270c:	d009      	beq.n	8002722 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800270e:	4b12      	ldr	r3, [pc, #72]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	490e      	ldr	r1, [pc, #56]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 800271e:	4313      	orrs	r3, r2
 8002720:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002722:	f000 f855 	bl	80027d0 <HAL_RCC_GetSysClockFreq>
 8002726:	4602      	mov	r2, r0
 8002728:	4b0b      	ldr	r3, [pc, #44]	@ (8002758 <HAL_RCC_ClockConfig+0x1bc>)
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	091b      	lsrs	r3, r3, #4
 800272e:	f003 030f 	and.w	r3, r3, #15
 8002732:	490a      	ldr	r1, [pc, #40]	@ (800275c <HAL_RCC_ClockConfig+0x1c0>)
 8002734:	5ccb      	ldrb	r3, [r1, r3]
 8002736:	fa22 f303 	lsr.w	r3, r2, r3
 800273a:	4a09      	ldr	r2, [pc, #36]	@ (8002760 <HAL_RCC_ClockConfig+0x1c4>)
 800273c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800273e:	4b09      	ldr	r3, [pc, #36]	@ (8002764 <HAL_RCC_ClockConfig+0x1c8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff f868 	bl	8001818 <HAL_InitTick>

  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40023c00 	.word	0x40023c00
 8002758:	40023800 	.word	0x40023800
 800275c:	08004d3c 	.word	0x08004d3c
 8002760:	20000008 	.word	0x20000008
 8002764:	2000000c 	.word	0x2000000c

08002768 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800276c:	4b03      	ldr	r3, [pc, #12]	@ (800277c <HAL_RCC_GetHCLKFreq+0x14>)
 800276e:	681b      	ldr	r3, [r3, #0]
}
 8002770:	4618      	mov	r0, r3
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	20000008 	.word	0x20000008

08002780 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002784:	f7ff fff0 	bl	8002768 <HAL_RCC_GetHCLKFreq>
 8002788:	4602      	mov	r2, r0
 800278a:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	0a9b      	lsrs	r3, r3, #10
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	4903      	ldr	r1, [pc, #12]	@ (80027a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002796:	5ccb      	ldrb	r3, [r1, r3]
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40023800 	.word	0x40023800
 80027a4:	08004d4c 	.word	0x08004d4c

080027a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027ac:	f7ff ffdc 	bl	8002768 <HAL_RCC_GetHCLKFreq>
 80027b0:	4602      	mov	r2, r0
 80027b2:	4b05      	ldr	r3, [pc, #20]	@ (80027c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	0b5b      	lsrs	r3, r3, #13
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	4903      	ldr	r1, [pc, #12]	@ (80027cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80027be:	5ccb      	ldrb	r3, [r1, r3]
 80027c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40023800 	.word	0x40023800
 80027cc:	08004d4c 	.word	0x08004d4c

080027d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027d4:	b0a6      	sub	sp, #152	@ 0x98
 80027d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027d8:	2300      	movs	r3, #0
 80027da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80027de:	2300      	movs	r3, #0
 80027e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027f6:	4bc8      	ldr	r3, [pc, #800]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 030c 	and.w	r3, r3, #12
 80027fe:	2b0c      	cmp	r3, #12
 8002800:	f200 817e 	bhi.w	8002b00 <HAL_RCC_GetSysClockFreq+0x330>
 8002804:	a201      	add	r2, pc, #4	@ (adr r2, 800280c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280a:	bf00      	nop
 800280c:	08002841 	.word	0x08002841
 8002810:	08002b01 	.word	0x08002b01
 8002814:	08002b01 	.word	0x08002b01
 8002818:	08002b01 	.word	0x08002b01
 800281c:	08002849 	.word	0x08002849
 8002820:	08002b01 	.word	0x08002b01
 8002824:	08002b01 	.word	0x08002b01
 8002828:	08002b01 	.word	0x08002b01
 800282c:	08002851 	.word	0x08002851
 8002830:	08002b01 	.word	0x08002b01
 8002834:	08002b01 	.word	0x08002b01
 8002838:	08002b01 	.word	0x08002b01
 800283c:	080029bb 	.word	0x080029bb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002840:	4bb6      	ldr	r3, [pc, #728]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002842:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002846:	e15f      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002848:	4bb5      	ldr	r3, [pc, #724]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x350>)
 800284a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800284e:	e15b      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002850:	4bb1      	ldr	r3, [pc, #708]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002858:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800285c:	4bae      	ldr	r3, [pc, #696]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d031      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002868:	4bab      	ldr	r3, [pc, #684]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	099b      	lsrs	r3, r3, #6
 800286e:	2200      	movs	r2, #0
 8002870:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002872:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002874:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800287a:	663b      	str	r3, [r7, #96]	@ 0x60
 800287c:	2300      	movs	r3, #0
 800287e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002880:	4ba7      	ldr	r3, [pc, #668]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x350>)
 8002882:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002886:	462a      	mov	r2, r5
 8002888:	fb03 f202 	mul.w	r2, r3, r2
 800288c:	2300      	movs	r3, #0
 800288e:	4621      	mov	r1, r4
 8002890:	fb01 f303 	mul.w	r3, r1, r3
 8002894:	4413      	add	r3, r2
 8002896:	4aa2      	ldr	r2, [pc, #648]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x350>)
 8002898:	4621      	mov	r1, r4
 800289a:	fba1 1202 	umull	r1, r2, r1, r2
 800289e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028a0:	460a      	mov	r2, r1
 80028a2:	67ba      	str	r2, [r7, #120]	@ 0x78
 80028a4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80028a6:	4413      	add	r3, r2
 80028a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80028aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028ae:	2200      	movs	r2, #0
 80028b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80028b2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80028b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028b8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80028bc:	f7fd fcf8 	bl	80002b0 <__aeabi_uldivmod>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4613      	mov	r3, r2
 80028c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80028ca:	e064      	b.n	8002996 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028cc:	4b92      	ldr	r3, [pc, #584]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	099b      	lsrs	r3, r3, #6
 80028d2:	2200      	movs	r2, #0
 80028d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80028d6:	657a      	str	r2, [r7, #84]	@ 0x54
 80028d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028e0:	2300      	movs	r3, #0
 80028e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028e4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80028e8:	4622      	mov	r2, r4
 80028ea:	462b      	mov	r3, r5
 80028ec:	f04f 0000 	mov.w	r0, #0
 80028f0:	f04f 0100 	mov.w	r1, #0
 80028f4:	0159      	lsls	r1, r3, #5
 80028f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028fa:	0150      	lsls	r0, r2, #5
 80028fc:	4602      	mov	r2, r0
 80028fe:	460b      	mov	r3, r1
 8002900:	4621      	mov	r1, r4
 8002902:	1a51      	subs	r1, r2, r1
 8002904:	6139      	str	r1, [r7, #16]
 8002906:	4629      	mov	r1, r5
 8002908:	eb63 0301 	sbc.w	r3, r3, r1
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	f04f 0200 	mov.w	r2, #0
 8002912:	f04f 0300 	mov.w	r3, #0
 8002916:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800291a:	4659      	mov	r1, fp
 800291c:	018b      	lsls	r3, r1, #6
 800291e:	4651      	mov	r1, sl
 8002920:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002924:	4651      	mov	r1, sl
 8002926:	018a      	lsls	r2, r1, #6
 8002928:	4651      	mov	r1, sl
 800292a:	ebb2 0801 	subs.w	r8, r2, r1
 800292e:	4659      	mov	r1, fp
 8002930:	eb63 0901 	sbc.w	r9, r3, r1
 8002934:	f04f 0200 	mov.w	r2, #0
 8002938:	f04f 0300 	mov.w	r3, #0
 800293c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002940:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002944:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002948:	4690      	mov	r8, r2
 800294a:	4699      	mov	r9, r3
 800294c:	4623      	mov	r3, r4
 800294e:	eb18 0303 	adds.w	r3, r8, r3
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	462b      	mov	r3, r5
 8002956:	eb49 0303 	adc.w	r3, r9, r3
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	f04f 0200 	mov.w	r2, #0
 8002960:	f04f 0300 	mov.w	r3, #0
 8002964:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002968:	4629      	mov	r1, r5
 800296a:	028b      	lsls	r3, r1, #10
 800296c:	4621      	mov	r1, r4
 800296e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002972:	4621      	mov	r1, r4
 8002974:	028a      	lsls	r2, r1, #10
 8002976:	4610      	mov	r0, r2
 8002978:	4619      	mov	r1, r3
 800297a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800297e:	2200      	movs	r2, #0
 8002980:	643b      	str	r3, [r7, #64]	@ 0x40
 8002982:	647a      	str	r2, [r7, #68]	@ 0x44
 8002984:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002988:	f7fd fc92 	bl	80002b0 <__aeabi_uldivmod>
 800298c:	4602      	mov	r2, r0
 800298e:	460b      	mov	r3, r1
 8002990:	4613      	mov	r3, r2
 8002992:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002996:	4b60      	ldr	r3, [pc, #384]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	0c1b      	lsrs	r3, r3, #16
 800299c:	f003 0303 	and.w	r3, r3, #3
 80029a0:	3301      	adds	r3, #1
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80029a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80029ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80029b8:	e0a6      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029ba:	4b57      	ldr	r3, [pc, #348]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029c6:	4b54      	ldr	r3, [pc, #336]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d02a      	beq.n	8002a28 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029d2:	4b51      	ldr	r3, [pc, #324]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	099b      	lsrs	r3, r3, #6
 80029d8:	2200      	movs	r2, #0
 80029da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80029de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029e0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80029e4:	2100      	movs	r1, #0
 80029e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x350>)
 80029e8:	fb03 f201 	mul.w	r2, r3, r1
 80029ec:	2300      	movs	r3, #0
 80029ee:	fb00 f303 	mul.w	r3, r0, r3
 80029f2:	4413      	add	r3, r2
 80029f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x350>)
 80029f6:	fba0 1202 	umull	r1, r2, r0, r2
 80029fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80029fc:	460a      	mov	r2, r1
 80029fe:	673a      	str	r2, [r7, #112]	@ 0x70
 8002a00:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002a02:	4413      	add	r3, r2
 8002a04:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a0e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002a10:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002a14:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002a18:	f7fd fc4a 	bl	80002b0 <__aeabi_uldivmod>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	4613      	mov	r3, r2
 8002a22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002a26:	e05b      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a28:	4b3b      	ldr	r3, [pc, #236]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	099b      	lsrs	r3, r3, #6
 8002a2e:	2200      	movs	r2, #0
 8002a30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a3a:	623b      	str	r3, [r7, #32]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a44:	4642      	mov	r2, r8
 8002a46:	464b      	mov	r3, r9
 8002a48:	f04f 0000 	mov.w	r0, #0
 8002a4c:	f04f 0100 	mov.w	r1, #0
 8002a50:	0159      	lsls	r1, r3, #5
 8002a52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a56:	0150      	lsls	r0, r2, #5
 8002a58:	4602      	mov	r2, r0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4641      	mov	r1, r8
 8002a5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a62:	4649      	mov	r1, r9
 8002a64:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a68:	f04f 0200 	mov.w	r2, #0
 8002a6c:	f04f 0300 	mov.w	r3, #0
 8002a70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a7c:	ebb2 040a 	subs.w	r4, r2, sl
 8002a80:	eb63 050b 	sbc.w	r5, r3, fp
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	f04f 0300 	mov.w	r3, #0
 8002a8c:	00eb      	lsls	r3, r5, #3
 8002a8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a92:	00e2      	lsls	r2, r4, #3
 8002a94:	4614      	mov	r4, r2
 8002a96:	461d      	mov	r5, r3
 8002a98:	4643      	mov	r3, r8
 8002a9a:	18e3      	adds	r3, r4, r3
 8002a9c:	603b      	str	r3, [r7, #0]
 8002a9e:	464b      	mov	r3, r9
 8002aa0:	eb45 0303 	adc.w	r3, r5, r3
 8002aa4:	607b      	str	r3, [r7, #4]
 8002aa6:	f04f 0200 	mov.w	r2, #0
 8002aaa:	f04f 0300 	mov.w	r3, #0
 8002aae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ab2:	4629      	mov	r1, r5
 8002ab4:	028b      	lsls	r3, r1, #10
 8002ab6:	4621      	mov	r1, r4
 8002ab8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002abc:	4621      	mov	r1, r4
 8002abe:	028a      	lsls	r2, r1, #10
 8002ac0:	4610      	mov	r0, r2
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ac8:	2200      	movs	r2, #0
 8002aca:	61bb      	str	r3, [r7, #24]
 8002acc:	61fa      	str	r2, [r7, #28]
 8002ace:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ad2:	f7fd fbed 	bl	80002b0 <__aeabi_uldivmod>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	460b      	mov	r3, r1
 8002ada:	4613      	mov	r3, r2
 8002adc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	0f1b      	lsrs	r3, r3, #28
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002aee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002af2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002afa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002afe:	e003      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b00:	4b06      	ldr	r3, [pc, #24]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002b02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3798      	adds	r7, #152	@ 0x98
 8002b10:	46bd      	mov	sp, r7
 8002b12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b16:	bf00      	nop
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	00f42400 	.word	0x00f42400
 8002b20:	017d7840 	.word	0x017d7840

08002b24 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e28d      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 8083 	beq.w	8002c4a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b44:	4b94      	ldr	r3, [pc, #592]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 030c 	and.w	r3, r3, #12
 8002b4c:	2b04      	cmp	r3, #4
 8002b4e:	d019      	beq.n	8002b84 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b50:	4b91      	ldr	r3, [pc, #580]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f003 030c 	and.w	r3, r3, #12
        || \
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d106      	bne.n	8002b6a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b5c:	4b8e      	ldr	r3, [pc, #568]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b68:	d00c      	beq.n	8002b84 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b6a:	4b8b      	ldr	r3, [pc, #556]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b72:	2b0c      	cmp	r3, #12
 8002b74:	d112      	bne.n	8002b9c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b76:	4b88      	ldr	r3, [pc, #544]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b82:	d10b      	bne.n	8002b9c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b84:	4b84      	ldr	r3, [pc, #528]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d05b      	beq.n	8002c48 <HAL_RCC_OscConfig+0x124>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d157      	bne.n	8002c48 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e25a      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ba4:	d106      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x90>
 8002ba6:	4b7c      	ldr	r3, [pc, #496]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a7b      	ldr	r2, [pc, #492]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002bac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	e01d      	b.n	8002bf0 <HAL_RCC_OscConfig+0xcc>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bbc:	d10c      	bne.n	8002bd8 <HAL_RCC_OscConfig+0xb4>
 8002bbe:	4b76      	ldr	r3, [pc, #472]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a75      	ldr	r2, [pc, #468]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002bc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	4b73      	ldr	r3, [pc, #460]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a72      	ldr	r2, [pc, #456]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bd4:	6013      	str	r3, [r2, #0]
 8002bd6:	e00b      	b.n	8002bf0 <HAL_RCC_OscConfig+0xcc>
 8002bd8:	4b6f      	ldr	r3, [pc, #444]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a6e      	ldr	r2, [pc, #440]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002bde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002be2:	6013      	str	r3, [r2, #0]
 8002be4:	4b6c      	ldr	r3, [pc, #432]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a6b      	ldr	r2, [pc, #428]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002bea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d013      	beq.n	8002c20 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7fe fe52 	bl	80018a0 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c00:	f7fe fe4e 	bl	80018a0 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b64      	cmp	r3, #100	@ 0x64
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e21f      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c12:	4b61      	ldr	r3, [pc, #388]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0f0      	beq.n	8002c00 <HAL_RCC_OscConfig+0xdc>
 8002c1e:	e014      	b.n	8002c4a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c20:	f7fe fe3e 	bl	80018a0 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c28:	f7fe fe3a 	bl	80018a0 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b64      	cmp	r3, #100	@ 0x64
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e20b      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c3a:	4b57      	ldr	r3, [pc, #348]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x104>
 8002c46:	e000      	b.n	8002c4a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d06f      	beq.n	8002d36 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c56:	4b50      	ldr	r3, [pc, #320]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d017      	beq.n	8002c92 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c62:	4b4d      	ldr	r3, [pc, #308]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 030c 	and.w	r3, r3, #12
        || \
 8002c6a:	2b08      	cmp	r3, #8
 8002c6c:	d105      	bne.n	8002c7a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c6e:	4b4a      	ldr	r3, [pc, #296]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00b      	beq.n	8002c92 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c7a:	4b47      	ldr	r3, [pc, #284]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c82:	2b0c      	cmp	r3, #12
 8002c84:	d11c      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c86:	4b44      	ldr	r3, [pc, #272]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d116      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c92:	4b41      	ldr	r3, [pc, #260]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d005      	beq.n	8002caa <HAL_RCC_OscConfig+0x186>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d001      	beq.n	8002caa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e1d3      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002caa:	4b3b      	ldr	r3, [pc, #236]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	4937      	ldr	r1, [pc, #220]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cbe:	e03a      	b.n	8002d36 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d020      	beq.n	8002d0a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cc8:	4b34      	ldr	r3, [pc, #208]	@ (8002d9c <HAL_RCC_OscConfig+0x278>)
 8002cca:	2201      	movs	r2, #1
 8002ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cce:	f7fe fde7 	bl	80018a0 <HAL_GetTick>
 8002cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cd4:	e008      	b.n	8002ce8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cd6:	f7fe fde3 	bl	80018a0 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d901      	bls.n	8002ce8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e1b4      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d0f0      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf4:	4b28      	ldr	r3, [pc, #160]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	4925      	ldr	r1, [pc, #148]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	600b      	str	r3, [r1, #0]
 8002d08:	e015      	b.n	8002d36 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d0a:	4b24      	ldr	r3, [pc, #144]	@ (8002d9c <HAL_RCC_OscConfig+0x278>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d10:	f7fe fdc6 	bl	80018a0 <HAL_GetTick>
 8002d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d16:	e008      	b.n	8002d2a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d18:	f7fe fdc2 	bl	80018a0 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e193      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1f0      	bne.n	8002d18 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d036      	beq.n	8002db0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d016      	beq.n	8002d78 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d4a:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <HAL_RCC_OscConfig+0x27c>)
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d50:	f7fe fda6 	bl	80018a0 <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d56:	e008      	b.n	8002d6a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d58:	f7fe fda2 	bl	80018a0 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e173      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002d6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d0f0      	beq.n	8002d58 <HAL_RCC_OscConfig+0x234>
 8002d76:	e01b      	b.n	8002db0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d78:	4b09      	ldr	r3, [pc, #36]	@ (8002da0 <HAL_RCC_OscConfig+0x27c>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7e:	f7fe fd8f 	bl	80018a0 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d84:	e00e      	b.n	8002da4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d86:	f7fe fd8b 	bl	80018a0 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d907      	bls.n	8002da4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e15c      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	42470000 	.word	0x42470000
 8002da0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002da4:	4b8a      	ldr	r3, [pc, #552]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002da6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002da8:	f003 0302 	and.w	r3, r3, #2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1ea      	bne.n	8002d86 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0304 	and.w	r3, r3, #4
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8097 	beq.w	8002eec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dc2:	4b83      	ldr	r3, [pc, #524]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10f      	bne.n	8002dee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	4b7f      	ldr	r3, [pc, #508]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	4a7e      	ldr	r2, [pc, #504]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002dd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ddc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dde:	4b7c      	ldr	r3, [pc, #496]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dea:	2301      	movs	r3, #1
 8002dec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dee:	4b79      	ldr	r3, [pc, #484]	@ (8002fd4 <HAL_RCC_OscConfig+0x4b0>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d118      	bne.n	8002e2c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dfa:	4b76      	ldr	r3, [pc, #472]	@ (8002fd4 <HAL_RCC_OscConfig+0x4b0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a75      	ldr	r2, [pc, #468]	@ (8002fd4 <HAL_RCC_OscConfig+0x4b0>)
 8002e00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e06:	f7fe fd4b 	bl	80018a0 <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e0e:	f7fe fd47 	bl	80018a0 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e118      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e20:	4b6c      	ldr	r3, [pc, #432]	@ (8002fd4 <HAL_RCC_OscConfig+0x4b0>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f0      	beq.n	8002e0e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d106      	bne.n	8002e42 <HAL_RCC_OscConfig+0x31e>
 8002e34:	4b66      	ldr	r3, [pc, #408]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e38:	4a65      	ldr	r2, [pc, #404]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e3a:	f043 0301 	orr.w	r3, r3, #1
 8002e3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e40:	e01c      	b.n	8002e7c <HAL_RCC_OscConfig+0x358>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	2b05      	cmp	r3, #5
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x340>
 8002e4a:	4b61      	ldr	r3, [pc, #388]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e4e:	4a60      	ldr	r2, [pc, #384]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e50:	f043 0304 	orr.w	r3, r3, #4
 8002e54:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e56:	4b5e      	ldr	r3, [pc, #376]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e5a:	4a5d      	ldr	r2, [pc, #372]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e5c:	f043 0301 	orr.w	r3, r3, #1
 8002e60:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e62:	e00b      	b.n	8002e7c <HAL_RCC_OscConfig+0x358>
 8002e64:	4b5a      	ldr	r3, [pc, #360]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e68:	4a59      	ldr	r2, [pc, #356]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e6a:	f023 0301 	bic.w	r3, r3, #1
 8002e6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e70:	4b57      	ldr	r3, [pc, #348]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e74:	4a56      	ldr	r2, [pc, #344]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002e76:	f023 0304 	bic.w	r3, r3, #4
 8002e7a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d015      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e84:	f7fe fd0c 	bl	80018a0 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e8a:	e00a      	b.n	8002ea2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e8c:	f7fe fd08 	bl	80018a0 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e0d7      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea2:	4b4b      	ldr	r3, [pc, #300]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0ee      	beq.n	8002e8c <HAL_RCC_OscConfig+0x368>
 8002eae:	e014      	b.n	8002eda <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb0:	f7fe fcf6 	bl	80018a0 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb6:	e00a      	b.n	8002ece <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb8:	f7fe fcf2 	bl	80018a0 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e0c1      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ece:	4b40      	ldr	r3, [pc, #256]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1ee      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eda:	7dfb      	ldrb	r3, [r7, #23]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d105      	bne.n	8002eec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ee0:	4b3b      	ldr	r3, [pc, #236]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee4:	4a3a      	ldr	r2, [pc, #232]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002ee6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	f000 80ad 	beq.w	8003050 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ef6:	4b36      	ldr	r3, [pc, #216]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 030c 	and.w	r3, r3, #12
 8002efe:	2b08      	cmp	r3, #8
 8002f00:	d060      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d145      	bne.n	8002f96 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f0a:	4b33      	ldr	r3, [pc, #204]	@ (8002fd8 <HAL_RCC_OscConfig+0x4b4>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f10:	f7fe fcc6 	bl	80018a0 <HAL_GetTick>
 8002f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f16:	e008      	b.n	8002f2a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f18:	f7fe fcc2 	bl	80018a0 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e093      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f2a:	4b29      	ldr	r3, [pc, #164]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f0      	bne.n	8002f18 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	69da      	ldr	r2, [r3, #28]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f44:	019b      	lsls	r3, r3, #6
 8002f46:	431a      	orrs	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f4c:	085b      	lsrs	r3, r3, #1
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	041b      	lsls	r3, r3, #16
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f58:	061b      	lsls	r3, r3, #24
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	071b      	lsls	r3, r3, #28
 8002f62:	491b      	ldr	r1, [pc, #108]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f68:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd8 <HAL_RCC_OscConfig+0x4b4>)
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6e:	f7fe fc97 	bl	80018a0 <HAL_GetTick>
 8002f72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f74:	e008      	b.n	8002f88 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f76:	f7fe fc93 	bl	80018a0 <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e064      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f88:	4b11      	ldr	r3, [pc, #68]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d0f0      	beq.n	8002f76 <HAL_RCC_OscConfig+0x452>
 8002f94:	e05c      	b.n	8003050 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f96:	4b10      	ldr	r3, [pc, #64]	@ (8002fd8 <HAL_RCC_OscConfig+0x4b4>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9c:	f7fe fc80 	bl	80018a0 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa4:	f7fe fc7c 	bl	80018a0 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e04d      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fb6:	4b06      	ldr	r3, [pc, #24]	@ (8002fd0 <HAL_RCC_OscConfig+0x4ac>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x480>
 8002fc2:	e045      	b.n	8003050 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d107      	bne.n	8002fdc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e040      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40007000 	.word	0x40007000
 8002fd8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800305c <HAL_RCC_OscConfig+0x538>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d030      	beq.n	800304c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d129      	bne.n	800304c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003002:	429a      	cmp	r2, r3
 8003004:	d122      	bne.n	800304c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800300c:	4013      	ands	r3, r2
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003012:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003014:	4293      	cmp	r3, r2
 8003016:	d119      	bne.n	800304c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003022:	085b      	lsrs	r3, r3, #1
 8003024:	3b01      	subs	r3, #1
 8003026:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003028:	429a      	cmp	r2, r3
 800302a:	d10f      	bne.n	800304c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003036:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003038:	429a      	cmp	r2, r3
 800303a:	d107      	bne.n	800304c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003046:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003048:	429a      	cmp	r2, r3
 800304a:	d001      	beq.n	8003050 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e000      	b.n	8003052 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3718      	adds	r7, #24
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40023800 	.word	0x40023800

08003060 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e042      	b.n	80030f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d106      	bne.n	800308c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7fe f9f8 	bl	800147c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2224      	movs	r2, #36	@ 0x24
 8003090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68da      	ldr	r2, [r3, #12]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f000 fa09 	bl	80034bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	691a      	ldr	r2, [r3, #16]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695a      	ldr	r2, [r3, #20]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2220      	movs	r2, #32
 80030e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2220      	movs	r2, #32
 80030ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08a      	sub	sp, #40	@ 0x28
 8003104:	af02      	add	r7, sp, #8
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b20      	cmp	r3, #32
 800311e:	d175      	bne.n	800320c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d002      	beq.n	800312c <HAL_UART_Transmit+0x2c>
 8003126:	88fb      	ldrh	r3, [r7, #6]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e06e      	b.n	800320e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2221      	movs	r2, #33	@ 0x21
 800313a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800313e:	f7fe fbaf 	bl	80018a0 <HAL_GetTick>
 8003142:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	88fa      	ldrh	r2, [r7, #6]
 8003148:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	88fa      	ldrh	r2, [r7, #6]
 800314e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003158:	d108      	bne.n	800316c <HAL_UART_Transmit+0x6c>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d104      	bne.n	800316c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003162:	2300      	movs	r3, #0
 8003164:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	e003      	b.n	8003174 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003170:	2300      	movs	r3, #0
 8003172:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003174:	e02e      	b.n	80031d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	2200      	movs	r2, #0
 800317e:	2180      	movs	r1, #128	@ 0x80
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f000 f8df 	bl	8003344 <UART_WaitOnFlagUntilTimeout>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e03a      	b.n	800320e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10b      	bne.n	80031b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	3302      	adds	r3, #2
 80031b2:	61bb      	str	r3, [r7, #24]
 80031b4:	e007      	b.n	80031c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	781a      	ldrb	r2, [r3, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	3301      	adds	r3, #1
 80031c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031d8:	b29b      	uxth	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1cb      	bne.n	8003176 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	2200      	movs	r2, #0
 80031e6:	2140      	movs	r1, #64	@ 0x40
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f000 f8ab 	bl	8003344 <UART_WaitOnFlagUntilTimeout>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d005      	beq.n	8003200 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2220      	movs	r2, #32
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e006      	b.n	800320e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2220      	movs	r2, #32
 8003204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	e000      	b.n	800320e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800320c:	2302      	movs	r3, #2
  }
}
 800320e:	4618      	mov	r0, r3
 8003210:	3720      	adds	r7, #32
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b08a      	sub	sp, #40	@ 0x28
 800321a:	af02      	add	r7, sp, #8
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	603b      	str	r3, [r7, #0]
 8003222:	4613      	mov	r3, r2
 8003224:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b20      	cmp	r3, #32
 8003234:	f040 8081 	bne.w	800333a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <HAL_UART_Receive+0x2e>
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e079      	b.n	800333c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2222      	movs	r2, #34	@ 0x22
 8003252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800325c:	f7fe fb20 	bl	80018a0 <HAL_GetTick>
 8003260:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	88fa      	ldrh	r2, [r7, #6]
 8003266:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	88fa      	ldrh	r2, [r7, #6]
 800326c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003276:	d108      	bne.n	800328a <HAL_UART_Receive+0x74>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d104      	bne.n	800328a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003280:	2300      	movs	r3, #0
 8003282:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	61bb      	str	r3, [r7, #24]
 8003288:	e003      	b.n	8003292 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800328e:	2300      	movs	r3, #0
 8003290:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003292:	e047      	b.n	8003324 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	2200      	movs	r2, #0
 800329c:	2120      	movs	r1, #32
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 f850 	bl	8003344 <UART_WaitOnFlagUntilTimeout>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d005      	beq.n	80032b6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e042      	b.n	800333c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10c      	bne.n	80032d6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	3302      	adds	r3, #2
 80032d2:	61bb      	str	r3, [r7, #24]
 80032d4:	e01f      	b.n	8003316 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032de:	d007      	beq.n	80032f0 <HAL_UART_Receive+0xda>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10a      	bne.n	80032fe <HAL_UART_Receive+0xe8>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d106      	bne.n	80032fe <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	701a      	strb	r2, [r3, #0]
 80032fc:	e008      	b.n	8003310 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	b2db      	uxtb	r3, r3
 8003306:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800330a:	b2da      	uxtb	r2, r3
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	3301      	adds	r3, #1
 8003314:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800331a:	b29b      	uxth	r3, r3
 800331c:	3b01      	subs	r3, #1
 800331e:	b29a      	uxth	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003328:	b29b      	uxth	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1b2      	bne.n	8003294 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	e000      	b.n	800333c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800333a:	2302      	movs	r3, #2
  }
}
 800333c:	4618      	mov	r0, r3
 800333e:	3720      	adds	r7, #32
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	603b      	str	r3, [r7, #0]
 8003350:	4613      	mov	r3, r2
 8003352:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003354:	e03b      	b.n	80033ce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335c:	d037      	beq.n	80033ce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800335e:	f7fe fa9f 	bl	80018a0 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	6a3a      	ldr	r2, [r7, #32]
 800336a:	429a      	cmp	r2, r3
 800336c:	d302      	bcc.n	8003374 <UART_WaitOnFlagUntilTimeout+0x30>
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e03a      	b.n	80033ee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f003 0304 	and.w	r3, r3, #4
 8003382:	2b00      	cmp	r3, #0
 8003384:	d023      	beq.n	80033ce <UART_WaitOnFlagUntilTimeout+0x8a>
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	2b80      	cmp	r3, #128	@ 0x80
 800338a:	d020      	beq.n	80033ce <UART_WaitOnFlagUntilTimeout+0x8a>
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	2b40      	cmp	r3, #64	@ 0x40
 8003390:	d01d      	beq.n	80033ce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0308 	and.w	r3, r3, #8
 800339c:	2b08      	cmp	r3, #8
 800339e:	d116      	bne.n	80033ce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	617b      	str	r3, [r7, #20]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	617b      	str	r3, [r7, #20]
 80033b4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 f81d 	bl	80033f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2208      	movs	r2, #8
 80033c0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e00f      	b.n	80033ee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	4013      	ands	r3, r2
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	429a      	cmp	r2, r3
 80033dc:	bf0c      	ite	eq
 80033de:	2301      	moveq	r3, #1
 80033e0:	2300      	movne	r3, #0
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	461a      	mov	r2, r3
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d0b4      	beq.n	8003356 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3718      	adds	r7, #24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b095      	sub	sp, #84	@ 0x54
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	330c      	adds	r3, #12
 8003404:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003408:	e853 3f00 	ldrex	r3, [r3]
 800340c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800340e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003410:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003414:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	330c      	adds	r3, #12
 800341c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800341e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003420:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003422:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003424:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003426:	e841 2300 	strex	r3, r2, [r1]
 800342a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800342c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1e5      	bne.n	80033fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	3314      	adds	r3, #20
 8003438:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	e853 3f00 	ldrex	r3, [r3]
 8003440:	61fb      	str	r3, [r7, #28]
   return(result);
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	f023 0301 	bic.w	r3, r3, #1
 8003448:	64bb      	str	r3, [r7, #72]	@ 0x48
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	3314      	adds	r3, #20
 8003450:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003452:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003454:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003456:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003458:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800345a:	e841 2300 	strex	r3, r2, [r1]
 800345e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1e5      	bne.n	8003432 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346a:	2b01      	cmp	r3, #1
 800346c:	d119      	bne.n	80034a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	330c      	adds	r3, #12
 8003474:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	e853 3f00 	ldrex	r3, [r3]
 800347c:	60bb      	str	r3, [r7, #8]
   return(result);
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	f023 0310 	bic.w	r3, r3, #16
 8003484:	647b      	str	r3, [r7, #68]	@ 0x44
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	330c      	adds	r3, #12
 800348c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800348e:	61ba      	str	r2, [r7, #24]
 8003490:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003492:	6979      	ldr	r1, [r7, #20]
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	e841 2300 	strex	r3, r2, [r1]
 800349a:	613b      	str	r3, [r7, #16]
   return(result);
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1e5      	bne.n	800346e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2220      	movs	r2, #32
 80034a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80034b0:	bf00      	nop
 80034b2:	3754      	adds	r7, #84	@ 0x54
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034c0:	b0c0      	sub	sp, #256	@ 0x100
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80034d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034d8:	68d9      	ldr	r1, [r3, #12]
 80034da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	ea40 0301 	orr.w	r3, r0, r1
 80034e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	431a      	orrs	r2, r3
 80034f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	431a      	orrs	r2, r3
 80034fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	4313      	orrs	r3, r2
 8003504:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003514:	f021 010c 	bic.w	r1, r1, #12
 8003518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003522:	430b      	orrs	r3, r1
 8003524:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003536:	6999      	ldr	r1, [r3, #24]
 8003538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	ea40 0301 	orr.w	r3, r0, r1
 8003542:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	4b8f      	ldr	r3, [pc, #572]	@ (8003788 <UART_SetConfig+0x2cc>)
 800354c:	429a      	cmp	r2, r3
 800354e:	d005      	beq.n	800355c <UART_SetConfig+0xa0>
 8003550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	4b8d      	ldr	r3, [pc, #564]	@ (800378c <UART_SetConfig+0x2d0>)
 8003558:	429a      	cmp	r2, r3
 800355a:	d104      	bne.n	8003566 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800355c:	f7ff f924 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 8003560:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003564:	e003      	b.n	800356e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003566:	f7ff f90b 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 800356a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800356e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003578:	f040 810c 	bne.w	8003794 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800357c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003580:	2200      	movs	r2, #0
 8003582:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003586:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800358a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800358e:	4622      	mov	r2, r4
 8003590:	462b      	mov	r3, r5
 8003592:	1891      	adds	r1, r2, r2
 8003594:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003596:	415b      	adcs	r3, r3
 8003598:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800359a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800359e:	4621      	mov	r1, r4
 80035a0:	eb12 0801 	adds.w	r8, r2, r1
 80035a4:	4629      	mov	r1, r5
 80035a6:	eb43 0901 	adc.w	r9, r3, r1
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	f04f 0300 	mov.w	r3, #0
 80035b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035be:	4690      	mov	r8, r2
 80035c0:	4699      	mov	r9, r3
 80035c2:	4623      	mov	r3, r4
 80035c4:	eb18 0303 	adds.w	r3, r8, r3
 80035c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80035cc:	462b      	mov	r3, r5
 80035ce:	eb49 0303 	adc.w	r3, r9, r3
 80035d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80035d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80035e2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80035e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80035ea:	460b      	mov	r3, r1
 80035ec:	18db      	adds	r3, r3, r3
 80035ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80035f0:	4613      	mov	r3, r2
 80035f2:	eb42 0303 	adc.w	r3, r2, r3
 80035f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80035f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80035fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003600:	f7fc fe56 	bl	80002b0 <__aeabi_uldivmod>
 8003604:	4602      	mov	r2, r0
 8003606:	460b      	mov	r3, r1
 8003608:	4b61      	ldr	r3, [pc, #388]	@ (8003790 <UART_SetConfig+0x2d4>)
 800360a:	fba3 2302 	umull	r2, r3, r3, r2
 800360e:	095b      	lsrs	r3, r3, #5
 8003610:	011c      	lsls	r4, r3, #4
 8003612:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003616:	2200      	movs	r2, #0
 8003618:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800361c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003620:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003624:	4642      	mov	r2, r8
 8003626:	464b      	mov	r3, r9
 8003628:	1891      	adds	r1, r2, r2
 800362a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800362c:	415b      	adcs	r3, r3
 800362e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003630:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003634:	4641      	mov	r1, r8
 8003636:	eb12 0a01 	adds.w	sl, r2, r1
 800363a:	4649      	mov	r1, r9
 800363c:	eb43 0b01 	adc.w	fp, r3, r1
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	f04f 0300 	mov.w	r3, #0
 8003648:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800364c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003650:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003654:	4692      	mov	sl, r2
 8003656:	469b      	mov	fp, r3
 8003658:	4643      	mov	r3, r8
 800365a:	eb1a 0303 	adds.w	r3, sl, r3
 800365e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003662:	464b      	mov	r3, r9
 8003664:	eb4b 0303 	adc.w	r3, fp, r3
 8003668:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800366c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003678:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800367c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003680:	460b      	mov	r3, r1
 8003682:	18db      	adds	r3, r3, r3
 8003684:	643b      	str	r3, [r7, #64]	@ 0x40
 8003686:	4613      	mov	r3, r2
 8003688:	eb42 0303 	adc.w	r3, r2, r3
 800368c:	647b      	str	r3, [r7, #68]	@ 0x44
 800368e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003692:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003696:	f7fc fe0b 	bl	80002b0 <__aeabi_uldivmod>
 800369a:	4602      	mov	r2, r0
 800369c:	460b      	mov	r3, r1
 800369e:	4611      	mov	r1, r2
 80036a0:	4b3b      	ldr	r3, [pc, #236]	@ (8003790 <UART_SetConfig+0x2d4>)
 80036a2:	fba3 2301 	umull	r2, r3, r3, r1
 80036a6:	095b      	lsrs	r3, r3, #5
 80036a8:	2264      	movs	r2, #100	@ 0x64
 80036aa:	fb02 f303 	mul.w	r3, r2, r3
 80036ae:	1acb      	subs	r3, r1, r3
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80036b6:	4b36      	ldr	r3, [pc, #216]	@ (8003790 <UART_SetConfig+0x2d4>)
 80036b8:	fba3 2302 	umull	r2, r3, r3, r2
 80036bc:	095b      	lsrs	r3, r3, #5
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80036c4:	441c      	add	r4, r3
 80036c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036ca:	2200      	movs	r2, #0
 80036cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80036d0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80036d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80036d8:	4642      	mov	r2, r8
 80036da:	464b      	mov	r3, r9
 80036dc:	1891      	adds	r1, r2, r2
 80036de:	63b9      	str	r1, [r7, #56]	@ 0x38
 80036e0:	415b      	adcs	r3, r3
 80036e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80036e8:	4641      	mov	r1, r8
 80036ea:	1851      	adds	r1, r2, r1
 80036ec:	6339      	str	r1, [r7, #48]	@ 0x30
 80036ee:	4649      	mov	r1, r9
 80036f0:	414b      	adcs	r3, r1
 80036f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80036f4:	f04f 0200 	mov.w	r2, #0
 80036f8:	f04f 0300 	mov.w	r3, #0
 80036fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003700:	4659      	mov	r1, fp
 8003702:	00cb      	lsls	r3, r1, #3
 8003704:	4651      	mov	r1, sl
 8003706:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800370a:	4651      	mov	r1, sl
 800370c:	00ca      	lsls	r2, r1, #3
 800370e:	4610      	mov	r0, r2
 8003710:	4619      	mov	r1, r3
 8003712:	4603      	mov	r3, r0
 8003714:	4642      	mov	r2, r8
 8003716:	189b      	adds	r3, r3, r2
 8003718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800371c:	464b      	mov	r3, r9
 800371e:	460a      	mov	r2, r1
 8003720:	eb42 0303 	adc.w	r3, r2, r3
 8003724:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003734:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003738:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800373c:	460b      	mov	r3, r1
 800373e:	18db      	adds	r3, r3, r3
 8003740:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003742:	4613      	mov	r3, r2
 8003744:	eb42 0303 	adc.w	r3, r2, r3
 8003748:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800374a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800374e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003752:	f7fc fdad 	bl	80002b0 <__aeabi_uldivmod>
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	4b0d      	ldr	r3, [pc, #52]	@ (8003790 <UART_SetConfig+0x2d4>)
 800375c:	fba3 1302 	umull	r1, r3, r3, r2
 8003760:	095b      	lsrs	r3, r3, #5
 8003762:	2164      	movs	r1, #100	@ 0x64
 8003764:	fb01 f303 	mul.w	r3, r1, r3
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	3332      	adds	r3, #50	@ 0x32
 800376e:	4a08      	ldr	r2, [pc, #32]	@ (8003790 <UART_SetConfig+0x2d4>)
 8003770:	fba2 2303 	umull	r2, r3, r2, r3
 8003774:	095b      	lsrs	r3, r3, #5
 8003776:	f003 0207 	and.w	r2, r3, #7
 800377a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4422      	add	r2, r4
 8003782:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003784:	e106      	b.n	8003994 <UART_SetConfig+0x4d8>
 8003786:	bf00      	nop
 8003788:	40011000 	.word	0x40011000
 800378c:	40011400 	.word	0x40011400
 8003790:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003794:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003798:	2200      	movs	r2, #0
 800379a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800379e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80037a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80037a6:	4642      	mov	r2, r8
 80037a8:	464b      	mov	r3, r9
 80037aa:	1891      	adds	r1, r2, r2
 80037ac:	6239      	str	r1, [r7, #32]
 80037ae:	415b      	adcs	r3, r3
 80037b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80037b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80037b6:	4641      	mov	r1, r8
 80037b8:	1854      	adds	r4, r2, r1
 80037ba:	4649      	mov	r1, r9
 80037bc:	eb43 0501 	adc.w	r5, r3, r1
 80037c0:	f04f 0200 	mov.w	r2, #0
 80037c4:	f04f 0300 	mov.w	r3, #0
 80037c8:	00eb      	lsls	r3, r5, #3
 80037ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037ce:	00e2      	lsls	r2, r4, #3
 80037d0:	4614      	mov	r4, r2
 80037d2:	461d      	mov	r5, r3
 80037d4:	4643      	mov	r3, r8
 80037d6:	18e3      	adds	r3, r4, r3
 80037d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80037dc:	464b      	mov	r3, r9
 80037de:	eb45 0303 	adc.w	r3, r5, r3
 80037e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80037e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80037f6:	f04f 0200 	mov.w	r2, #0
 80037fa:	f04f 0300 	mov.w	r3, #0
 80037fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003802:	4629      	mov	r1, r5
 8003804:	008b      	lsls	r3, r1, #2
 8003806:	4621      	mov	r1, r4
 8003808:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800380c:	4621      	mov	r1, r4
 800380e:	008a      	lsls	r2, r1, #2
 8003810:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003814:	f7fc fd4c 	bl	80002b0 <__aeabi_uldivmod>
 8003818:	4602      	mov	r2, r0
 800381a:	460b      	mov	r3, r1
 800381c:	4b60      	ldr	r3, [pc, #384]	@ (80039a0 <UART_SetConfig+0x4e4>)
 800381e:	fba3 2302 	umull	r2, r3, r3, r2
 8003822:	095b      	lsrs	r3, r3, #5
 8003824:	011c      	lsls	r4, r3, #4
 8003826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800382a:	2200      	movs	r2, #0
 800382c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003830:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003834:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003838:	4642      	mov	r2, r8
 800383a:	464b      	mov	r3, r9
 800383c:	1891      	adds	r1, r2, r2
 800383e:	61b9      	str	r1, [r7, #24]
 8003840:	415b      	adcs	r3, r3
 8003842:	61fb      	str	r3, [r7, #28]
 8003844:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003848:	4641      	mov	r1, r8
 800384a:	1851      	adds	r1, r2, r1
 800384c:	6139      	str	r1, [r7, #16]
 800384e:	4649      	mov	r1, r9
 8003850:	414b      	adcs	r3, r1
 8003852:	617b      	str	r3, [r7, #20]
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003860:	4659      	mov	r1, fp
 8003862:	00cb      	lsls	r3, r1, #3
 8003864:	4651      	mov	r1, sl
 8003866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800386a:	4651      	mov	r1, sl
 800386c:	00ca      	lsls	r2, r1, #3
 800386e:	4610      	mov	r0, r2
 8003870:	4619      	mov	r1, r3
 8003872:	4603      	mov	r3, r0
 8003874:	4642      	mov	r2, r8
 8003876:	189b      	adds	r3, r3, r2
 8003878:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800387c:	464b      	mov	r3, r9
 800387e:	460a      	mov	r2, r1
 8003880:	eb42 0303 	adc.w	r3, r2, r3
 8003884:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003892:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	f04f 0300 	mov.w	r3, #0
 800389c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80038a0:	4649      	mov	r1, r9
 80038a2:	008b      	lsls	r3, r1, #2
 80038a4:	4641      	mov	r1, r8
 80038a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038aa:	4641      	mov	r1, r8
 80038ac:	008a      	lsls	r2, r1, #2
 80038ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80038b2:	f7fc fcfd 	bl	80002b0 <__aeabi_uldivmod>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	4611      	mov	r1, r2
 80038bc:	4b38      	ldr	r3, [pc, #224]	@ (80039a0 <UART_SetConfig+0x4e4>)
 80038be:	fba3 2301 	umull	r2, r3, r3, r1
 80038c2:	095b      	lsrs	r3, r3, #5
 80038c4:	2264      	movs	r2, #100	@ 0x64
 80038c6:	fb02 f303 	mul.w	r3, r2, r3
 80038ca:	1acb      	subs	r3, r1, r3
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	3332      	adds	r3, #50	@ 0x32
 80038d0:	4a33      	ldr	r2, [pc, #204]	@ (80039a0 <UART_SetConfig+0x4e4>)
 80038d2:	fba2 2303 	umull	r2, r3, r2, r3
 80038d6:	095b      	lsrs	r3, r3, #5
 80038d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038dc:	441c      	add	r4, r3
 80038de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038e2:	2200      	movs	r2, #0
 80038e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80038e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80038e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80038ec:	4642      	mov	r2, r8
 80038ee:	464b      	mov	r3, r9
 80038f0:	1891      	adds	r1, r2, r2
 80038f2:	60b9      	str	r1, [r7, #8]
 80038f4:	415b      	adcs	r3, r3
 80038f6:	60fb      	str	r3, [r7, #12]
 80038f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038fc:	4641      	mov	r1, r8
 80038fe:	1851      	adds	r1, r2, r1
 8003900:	6039      	str	r1, [r7, #0]
 8003902:	4649      	mov	r1, r9
 8003904:	414b      	adcs	r3, r1
 8003906:	607b      	str	r3, [r7, #4]
 8003908:	f04f 0200 	mov.w	r2, #0
 800390c:	f04f 0300 	mov.w	r3, #0
 8003910:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003914:	4659      	mov	r1, fp
 8003916:	00cb      	lsls	r3, r1, #3
 8003918:	4651      	mov	r1, sl
 800391a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800391e:	4651      	mov	r1, sl
 8003920:	00ca      	lsls	r2, r1, #3
 8003922:	4610      	mov	r0, r2
 8003924:	4619      	mov	r1, r3
 8003926:	4603      	mov	r3, r0
 8003928:	4642      	mov	r2, r8
 800392a:	189b      	adds	r3, r3, r2
 800392c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800392e:	464b      	mov	r3, r9
 8003930:	460a      	mov	r2, r1
 8003932:	eb42 0303 	adc.w	r3, r2, r3
 8003936:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	663b      	str	r3, [r7, #96]	@ 0x60
 8003942:	667a      	str	r2, [r7, #100]	@ 0x64
 8003944:	f04f 0200 	mov.w	r2, #0
 8003948:	f04f 0300 	mov.w	r3, #0
 800394c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003950:	4649      	mov	r1, r9
 8003952:	008b      	lsls	r3, r1, #2
 8003954:	4641      	mov	r1, r8
 8003956:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800395a:	4641      	mov	r1, r8
 800395c:	008a      	lsls	r2, r1, #2
 800395e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003962:	f7fc fca5 	bl	80002b0 <__aeabi_uldivmod>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4b0d      	ldr	r3, [pc, #52]	@ (80039a0 <UART_SetConfig+0x4e4>)
 800396c:	fba3 1302 	umull	r1, r3, r3, r2
 8003970:	095b      	lsrs	r3, r3, #5
 8003972:	2164      	movs	r1, #100	@ 0x64
 8003974:	fb01 f303 	mul.w	r3, r1, r3
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	011b      	lsls	r3, r3, #4
 800397c:	3332      	adds	r3, #50	@ 0x32
 800397e:	4a08      	ldr	r2, [pc, #32]	@ (80039a0 <UART_SetConfig+0x4e4>)
 8003980:	fba2 2303 	umull	r2, r3, r2, r3
 8003984:	095b      	lsrs	r3, r3, #5
 8003986:	f003 020f 	and.w	r2, r3, #15
 800398a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4422      	add	r2, r4
 8003992:	609a      	str	r2, [r3, #8]
}
 8003994:	bf00      	nop
 8003996:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800399a:	46bd      	mov	sp, r7
 800399c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039a0:	51eb851f 	.word	0x51eb851f

080039a4 <std>:
 80039a4:	2300      	movs	r3, #0
 80039a6:	b510      	push	{r4, lr}
 80039a8:	4604      	mov	r4, r0
 80039aa:	e9c0 3300 	strd	r3, r3, [r0]
 80039ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80039b2:	6083      	str	r3, [r0, #8]
 80039b4:	8181      	strh	r1, [r0, #12]
 80039b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80039b8:	81c2      	strh	r2, [r0, #14]
 80039ba:	6183      	str	r3, [r0, #24]
 80039bc:	4619      	mov	r1, r3
 80039be:	2208      	movs	r2, #8
 80039c0:	305c      	adds	r0, #92	@ 0x5c
 80039c2:	f000 f9f9 	bl	8003db8 <memset>
 80039c6:	4b0d      	ldr	r3, [pc, #52]	@ (80039fc <std+0x58>)
 80039c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80039ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003a00 <std+0x5c>)
 80039cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80039ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003a04 <std+0x60>)
 80039d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80039d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a08 <std+0x64>)
 80039d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80039d6:	4b0d      	ldr	r3, [pc, #52]	@ (8003a0c <std+0x68>)
 80039d8:	6224      	str	r4, [r4, #32]
 80039da:	429c      	cmp	r4, r3
 80039dc:	d006      	beq.n	80039ec <std+0x48>
 80039de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80039e2:	4294      	cmp	r4, r2
 80039e4:	d002      	beq.n	80039ec <std+0x48>
 80039e6:	33d0      	adds	r3, #208	@ 0xd0
 80039e8:	429c      	cmp	r4, r3
 80039ea:	d105      	bne.n	80039f8 <std+0x54>
 80039ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80039f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039f4:	f000 ba58 	b.w	8003ea8 <__retarget_lock_init_recursive>
 80039f8:	bd10      	pop	{r4, pc}
 80039fa:	bf00      	nop
 80039fc:	08003c09 	.word	0x08003c09
 8003a00:	08003c2b 	.word	0x08003c2b
 8003a04:	08003c63 	.word	0x08003c63
 8003a08:	08003c87 	.word	0x08003c87
 8003a0c:	20000214 	.word	0x20000214

08003a10 <stdio_exit_handler>:
 8003a10:	4a02      	ldr	r2, [pc, #8]	@ (8003a1c <stdio_exit_handler+0xc>)
 8003a12:	4903      	ldr	r1, [pc, #12]	@ (8003a20 <stdio_exit_handler+0x10>)
 8003a14:	4803      	ldr	r0, [pc, #12]	@ (8003a24 <stdio_exit_handler+0x14>)
 8003a16:	f000 b869 	b.w	8003aec <_fwalk_sglue>
 8003a1a:	bf00      	nop
 8003a1c:	20000014 	.word	0x20000014
 8003a20:	08004749 	.word	0x08004749
 8003a24:	20000024 	.word	0x20000024

08003a28 <cleanup_stdio>:
 8003a28:	6841      	ldr	r1, [r0, #4]
 8003a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a5c <cleanup_stdio+0x34>)
 8003a2c:	4299      	cmp	r1, r3
 8003a2e:	b510      	push	{r4, lr}
 8003a30:	4604      	mov	r4, r0
 8003a32:	d001      	beq.n	8003a38 <cleanup_stdio+0x10>
 8003a34:	f000 fe88 	bl	8004748 <_fflush_r>
 8003a38:	68a1      	ldr	r1, [r4, #8]
 8003a3a:	4b09      	ldr	r3, [pc, #36]	@ (8003a60 <cleanup_stdio+0x38>)
 8003a3c:	4299      	cmp	r1, r3
 8003a3e:	d002      	beq.n	8003a46 <cleanup_stdio+0x1e>
 8003a40:	4620      	mov	r0, r4
 8003a42:	f000 fe81 	bl	8004748 <_fflush_r>
 8003a46:	68e1      	ldr	r1, [r4, #12]
 8003a48:	4b06      	ldr	r3, [pc, #24]	@ (8003a64 <cleanup_stdio+0x3c>)
 8003a4a:	4299      	cmp	r1, r3
 8003a4c:	d004      	beq.n	8003a58 <cleanup_stdio+0x30>
 8003a4e:	4620      	mov	r0, r4
 8003a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a54:	f000 be78 	b.w	8004748 <_fflush_r>
 8003a58:	bd10      	pop	{r4, pc}
 8003a5a:	bf00      	nop
 8003a5c:	20000214 	.word	0x20000214
 8003a60:	2000027c 	.word	0x2000027c
 8003a64:	200002e4 	.word	0x200002e4

08003a68 <global_stdio_init.part.0>:
 8003a68:	b510      	push	{r4, lr}
 8003a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <global_stdio_init.part.0+0x30>)
 8003a6c:	4c0b      	ldr	r4, [pc, #44]	@ (8003a9c <global_stdio_init.part.0+0x34>)
 8003a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8003aa0 <global_stdio_init.part.0+0x38>)
 8003a70:	601a      	str	r2, [r3, #0]
 8003a72:	4620      	mov	r0, r4
 8003a74:	2200      	movs	r2, #0
 8003a76:	2104      	movs	r1, #4
 8003a78:	f7ff ff94 	bl	80039a4 <std>
 8003a7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003a80:	2201      	movs	r2, #1
 8003a82:	2109      	movs	r1, #9
 8003a84:	f7ff ff8e 	bl	80039a4 <std>
 8003a88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a92:	2112      	movs	r1, #18
 8003a94:	f7ff bf86 	b.w	80039a4 <std>
 8003a98:	2000034c 	.word	0x2000034c
 8003a9c:	20000214 	.word	0x20000214
 8003aa0:	08003a11 	.word	0x08003a11

08003aa4 <__sfp_lock_acquire>:
 8003aa4:	4801      	ldr	r0, [pc, #4]	@ (8003aac <__sfp_lock_acquire+0x8>)
 8003aa6:	f000 ba00 	b.w	8003eaa <__retarget_lock_acquire_recursive>
 8003aaa:	bf00      	nop
 8003aac:	20000355 	.word	0x20000355

08003ab0 <__sfp_lock_release>:
 8003ab0:	4801      	ldr	r0, [pc, #4]	@ (8003ab8 <__sfp_lock_release+0x8>)
 8003ab2:	f000 b9fb 	b.w	8003eac <__retarget_lock_release_recursive>
 8003ab6:	bf00      	nop
 8003ab8:	20000355 	.word	0x20000355

08003abc <__sinit>:
 8003abc:	b510      	push	{r4, lr}
 8003abe:	4604      	mov	r4, r0
 8003ac0:	f7ff fff0 	bl	8003aa4 <__sfp_lock_acquire>
 8003ac4:	6a23      	ldr	r3, [r4, #32]
 8003ac6:	b11b      	cbz	r3, 8003ad0 <__sinit+0x14>
 8003ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003acc:	f7ff bff0 	b.w	8003ab0 <__sfp_lock_release>
 8003ad0:	4b04      	ldr	r3, [pc, #16]	@ (8003ae4 <__sinit+0x28>)
 8003ad2:	6223      	str	r3, [r4, #32]
 8003ad4:	4b04      	ldr	r3, [pc, #16]	@ (8003ae8 <__sinit+0x2c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f5      	bne.n	8003ac8 <__sinit+0xc>
 8003adc:	f7ff ffc4 	bl	8003a68 <global_stdio_init.part.0>
 8003ae0:	e7f2      	b.n	8003ac8 <__sinit+0xc>
 8003ae2:	bf00      	nop
 8003ae4:	08003a29 	.word	0x08003a29
 8003ae8:	2000034c 	.word	0x2000034c

08003aec <_fwalk_sglue>:
 8003aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003af0:	4607      	mov	r7, r0
 8003af2:	4688      	mov	r8, r1
 8003af4:	4614      	mov	r4, r2
 8003af6:	2600      	movs	r6, #0
 8003af8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003afc:	f1b9 0901 	subs.w	r9, r9, #1
 8003b00:	d505      	bpl.n	8003b0e <_fwalk_sglue+0x22>
 8003b02:	6824      	ldr	r4, [r4, #0]
 8003b04:	2c00      	cmp	r4, #0
 8003b06:	d1f7      	bne.n	8003af8 <_fwalk_sglue+0xc>
 8003b08:	4630      	mov	r0, r6
 8003b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b0e:	89ab      	ldrh	r3, [r5, #12]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d907      	bls.n	8003b24 <_fwalk_sglue+0x38>
 8003b14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	d003      	beq.n	8003b24 <_fwalk_sglue+0x38>
 8003b1c:	4629      	mov	r1, r5
 8003b1e:	4638      	mov	r0, r7
 8003b20:	47c0      	blx	r8
 8003b22:	4306      	orrs	r6, r0
 8003b24:	3568      	adds	r5, #104	@ 0x68
 8003b26:	e7e9      	b.n	8003afc <_fwalk_sglue+0x10>

08003b28 <iprintf>:
 8003b28:	b40f      	push	{r0, r1, r2, r3}
 8003b2a:	b507      	push	{r0, r1, r2, lr}
 8003b2c:	4906      	ldr	r1, [pc, #24]	@ (8003b48 <iprintf+0x20>)
 8003b2e:	ab04      	add	r3, sp, #16
 8003b30:	6808      	ldr	r0, [r1, #0]
 8003b32:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b36:	6881      	ldr	r1, [r0, #8]
 8003b38:	9301      	str	r3, [sp, #4]
 8003b3a:	f000 fadb 	bl	80040f4 <_vfiprintf_r>
 8003b3e:	b003      	add	sp, #12
 8003b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b44:	b004      	add	sp, #16
 8003b46:	4770      	bx	lr
 8003b48:	20000020 	.word	0x20000020

08003b4c <_puts_r>:
 8003b4c:	6a03      	ldr	r3, [r0, #32]
 8003b4e:	b570      	push	{r4, r5, r6, lr}
 8003b50:	6884      	ldr	r4, [r0, #8]
 8003b52:	4605      	mov	r5, r0
 8003b54:	460e      	mov	r6, r1
 8003b56:	b90b      	cbnz	r3, 8003b5c <_puts_r+0x10>
 8003b58:	f7ff ffb0 	bl	8003abc <__sinit>
 8003b5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b5e:	07db      	lsls	r3, r3, #31
 8003b60:	d405      	bmi.n	8003b6e <_puts_r+0x22>
 8003b62:	89a3      	ldrh	r3, [r4, #12]
 8003b64:	0598      	lsls	r0, r3, #22
 8003b66:	d402      	bmi.n	8003b6e <_puts_r+0x22>
 8003b68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b6a:	f000 f99e 	bl	8003eaa <__retarget_lock_acquire_recursive>
 8003b6e:	89a3      	ldrh	r3, [r4, #12]
 8003b70:	0719      	lsls	r1, r3, #28
 8003b72:	d502      	bpl.n	8003b7a <_puts_r+0x2e>
 8003b74:	6923      	ldr	r3, [r4, #16]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d135      	bne.n	8003be6 <_puts_r+0x9a>
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	4628      	mov	r0, r5
 8003b7e:	f000 f8c5 	bl	8003d0c <__swsetup_r>
 8003b82:	b380      	cbz	r0, 8003be6 <_puts_r+0x9a>
 8003b84:	f04f 35ff 	mov.w	r5, #4294967295
 8003b88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b8a:	07da      	lsls	r2, r3, #31
 8003b8c:	d405      	bmi.n	8003b9a <_puts_r+0x4e>
 8003b8e:	89a3      	ldrh	r3, [r4, #12]
 8003b90:	059b      	lsls	r3, r3, #22
 8003b92:	d402      	bmi.n	8003b9a <_puts_r+0x4e>
 8003b94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b96:	f000 f989 	bl	8003eac <__retarget_lock_release_recursive>
 8003b9a:	4628      	mov	r0, r5
 8003b9c:	bd70      	pop	{r4, r5, r6, pc}
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	da04      	bge.n	8003bac <_puts_r+0x60>
 8003ba2:	69a2      	ldr	r2, [r4, #24]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	dc17      	bgt.n	8003bd8 <_puts_r+0x8c>
 8003ba8:	290a      	cmp	r1, #10
 8003baa:	d015      	beq.n	8003bd8 <_puts_r+0x8c>
 8003bac:	6823      	ldr	r3, [r4, #0]
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	6022      	str	r2, [r4, #0]
 8003bb2:	7019      	strb	r1, [r3, #0]
 8003bb4:	68a3      	ldr	r3, [r4, #8]
 8003bb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	60a3      	str	r3, [r4, #8]
 8003bbe:	2900      	cmp	r1, #0
 8003bc0:	d1ed      	bne.n	8003b9e <_puts_r+0x52>
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	da11      	bge.n	8003bea <_puts_r+0x9e>
 8003bc6:	4622      	mov	r2, r4
 8003bc8:	210a      	movs	r1, #10
 8003bca:	4628      	mov	r0, r5
 8003bcc:	f000 f85f 	bl	8003c8e <__swbuf_r>
 8003bd0:	3001      	adds	r0, #1
 8003bd2:	d0d7      	beq.n	8003b84 <_puts_r+0x38>
 8003bd4:	250a      	movs	r5, #10
 8003bd6:	e7d7      	b.n	8003b88 <_puts_r+0x3c>
 8003bd8:	4622      	mov	r2, r4
 8003bda:	4628      	mov	r0, r5
 8003bdc:	f000 f857 	bl	8003c8e <__swbuf_r>
 8003be0:	3001      	adds	r0, #1
 8003be2:	d1e7      	bne.n	8003bb4 <_puts_r+0x68>
 8003be4:	e7ce      	b.n	8003b84 <_puts_r+0x38>
 8003be6:	3e01      	subs	r6, #1
 8003be8:	e7e4      	b.n	8003bb4 <_puts_r+0x68>
 8003bea:	6823      	ldr	r3, [r4, #0]
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	6022      	str	r2, [r4, #0]
 8003bf0:	220a      	movs	r2, #10
 8003bf2:	701a      	strb	r2, [r3, #0]
 8003bf4:	e7ee      	b.n	8003bd4 <_puts_r+0x88>
	...

08003bf8 <puts>:
 8003bf8:	4b02      	ldr	r3, [pc, #8]	@ (8003c04 <puts+0xc>)
 8003bfa:	4601      	mov	r1, r0
 8003bfc:	6818      	ldr	r0, [r3, #0]
 8003bfe:	f7ff bfa5 	b.w	8003b4c <_puts_r>
 8003c02:	bf00      	nop
 8003c04:	20000020 	.word	0x20000020

08003c08 <__sread>:
 8003c08:	b510      	push	{r4, lr}
 8003c0a:	460c      	mov	r4, r1
 8003c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c10:	f000 f8fc 	bl	8003e0c <_read_r>
 8003c14:	2800      	cmp	r0, #0
 8003c16:	bfab      	itete	ge
 8003c18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c1a:	89a3      	ldrhlt	r3, [r4, #12]
 8003c1c:	181b      	addge	r3, r3, r0
 8003c1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c22:	bfac      	ite	ge
 8003c24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c26:	81a3      	strhlt	r3, [r4, #12]
 8003c28:	bd10      	pop	{r4, pc}

08003c2a <__swrite>:
 8003c2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c2e:	461f      	mov	r7, r3
 8003c30:	898b      	ldrh	r3, [r1, #12]
 8003c32:	05db      	lsls	r3, r3, #23
 8003c34:	4605      	mov	r5, r0
 8003c36:	460c      	mov	r4, r1
 8003c38:	4616      	mov	r6, r2
 8003c3a:	d505      	bpl.n	8003c48 <__swrite+0x1e>
 8003c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c40:	2302      	movs	r3, #2
 8003c42:	2200      	movs	r2, #0
 8003c44:	f000 f8d0 	bl	8003de8 <_lseek_r>
 8003c48:	89a3      	ldrh	r3, [r4, #12]
 8003c4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c52:	81a3      	strh	r3, [r4, #12]
 8003c54:	4632      	mov	r2, r6
 8003c56:	463b      	mov	r3, r7
 8003c58:	4628      	mov	r0, r5
 8003c5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c5e:	f000 b8e7 	b.w	8003e30 <_write_r>

08003c62 <__sseek>:
 8003c62:	b510      	push	{r4, lr}
 8003c64:	460c      	mov	r4, r1
 8003c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c6a:	f000 f8bd 	bl	8003de8 <_lseek_r>
 8003c6e:	1c43      	adds	r3, r0, #1
 8003c70:	89a3      	ldrh	r3, [r4, #12]
 8003c72:	bf15      	itete	ne
 8003c74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c7e:	81a3      	strheq	r3, [r4, #12]
 8003c80:	bf18      	it	ne
 8003c82:	81a3      	strhne	r3, [r4, #12]
 8003c84:	bd10      	pop	{r4, pc}

08003c86 <__sclose>:
 8003c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c8a:	f000 b89d 	b.w	8003dc8 <_close_r>

08003c8e <__swbuf_r>:
 8003c8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c90:	460e      	mov	r6, r1
 8003c92:	4614      	mov	r4, r2
 8003c94:	4605      	mov	r5, r0
 8003c96:	b118      	cbz	r0, 8003ca0 <__swbuf_r+0x12>
 8003c98:	6a03      	ldr	r3, [r0, #32]
 8003c9a:	b90b      	cbnz	r3, 8003ca0 <__swbuf_r+0x12>
 8003c9c:	f7ff ff0e 	bl	8003abc <__sinit>
 8003ca0:	69a3      	ldr	r3, [r4, #24]
 8003ca2:	60a3      	str	r3, [r4, #8]
 8003ca4:	89a3      	ldrh	r3, [r4, #12]
 8003ca6:	071a      	lsls	r2, r3, #28
 8003ca8:	d501      	bpl.n	8003cae <__swbuf_r+0x20>
 8003caa:	6923      	ldr	r3, [r4, #16]
 8003cac:	b943      	cbnz	r3, 8003cc0 <__swbuf_r+0x32>
 8003cae:	4621      	mov	r1, r4
 8003cb0:	4628      	mov	r0, r5
 8003cb2:	f000 f82b 	bl	8003d0c <__swsetup_r>
 8003cb6:	b118      	cbz	r0, 8003cc0 <__swbuf_r+0x32>
 8003cb8:	f04f 37ff 	mov.w	r7, #4294967295
 8003cbc:	4638      	mov	r0, r7
 8003cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cc0:	6823      	ldr	r3, [r4, #0]
 8003cc2:	6922      	ldr	r2, [r4, #16]
 8003cc4:	1a98      	subs	r0, r3, r2
 8003cc6:	6963      	ldr	r3, [r4, #20]
 8003cc8:	b2f6      	uxtb	r6, r6
 8003cca:	4283      	cmp	r3, r0
 8003ccc:	4637      	mov	r7, r6
 8003cce:	dc05      	bgt.n	8003cdc <__swbuf_r+0x4e>
 8003cd0:	4621      	mov	r1, r4
 8003cd2:	4628      	mov	r0, r5
 8003cd4:	f000 fd38 	bl	8004748 <_fflush_r>
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	d1ed      	bne.n	8003cb8 <__swbuf_r+0x2a>
 8003cdc:	68a3      	ldr	r3, [r4, #8]
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	60a3      	str	r3, [r4, #8]
 8003ce2:	6823      	ldr	r3, [r4, #0]
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	6022      	str	r2, [r4, #0]
 8003ce8:	701e      	strb	r6, [r3, #0]
 8003cea:	6962      	ldr	r2, [r4, #20]
 8003cec:	1c43      	adds	r3, r0, #1
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d004      	beq.n	8003cfc <__swbuf_r+0x6e>
 8003cf2:	89a3      	ldrh	r3, [r4, #12]
 8003cf4:	07db      	lsls	r3, r3, #31
 8003cf6:	d5e1      	bpl.n	8003cbc <__swbuf_r+0x2e>
 8003cf8:	2e0a      	cmp	r6, #10
 8003cfa:	d1df      	bne.n	8003cbc <__swbuf_r+0x2e>
 8003cfc:	4621      	mov	r1, r4
 8003cfe:	4628      	mov	r0, r5
 8003d00:	f000 fd22 	bl	8004748 <_fflush_r>
 8003d04:	2800      	cmp	r0, #0
 8003d06:	d0d9      	beq.n	8003cbc <__swbuf_r+0x2e>
 8003d08:	e7d6      	b.n	8003cb8 <__swbuf_r+0x2a>
	...

08003d0c <__swsetup_r>:
 8003d0c:	b538      	push	{r3, r4, r5, lr}
 8003d0e:	4b29      	ldr	r3, [pc, #164]	@ (8003db4 <__swsetup_r+0xa8>)
 8003d10:	4605      	mov	r5, r0
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	460c      	mov	r4, r1
 8003d16:	b118      	cbz	r0, 8003d20 <__swsetup_r+0x14>
 8003d18:	6a03      	ldr	r3, [r0, #32]
 8003d1a:	b90b      	cbnz	r3, 8003d20 <__swsetup_r+0x14>
 8003d1c:	f7ff fece 	bl	8003abc <__sinit>
 8003d20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d24:	0719      	lsls	r1, r3, #28
 8003d26:	d422      	bmi.n	8003d6e <__swsetup_r+0x62>
 8003d28:	06da      	lsls	r2, r3, #27
 8003d2a:	d407      	bmi.n	8003d3c <__swsetup_r+0x30>
 8003d2c:	2209      	movs	r2, #9
 8003d2e:	602a      	str	r2, [r5, #0]
 8003d30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d34:	81a3      	strh	r3, [r4, #12]
 8003d36:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3a:	e033      	b.n	8003da4 <__swsetup_r+0x98>
 8003d3c:	0758      	lsls	r0, r3, #29
 8003d3e:	d512      	bpl.n	8003d66 <__swsetup_r+0x5a>
 8003d40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d42:	b141      	cbz	r1, 8003d56 <__swsetup_r+0x4a>
 8003d44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d48:	4299      	cmp	r1, r3
 8003d4a:	d002      	beq.n	8003d52 <__swsetup_r+0x46>
 8003d4c:	4628      	mov	r0, r5
 8003d4e:	f000 f8af 	bl	8003eb0 <_free_r>
 8003d52:	2300      	movs	r3, #0
 8003d54:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d56:	89a3      	ldrh	r3, [r4, #12]
 8003d58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d5c:	81a3      	strh	r3, [r4, #12]
 8003d5e:	2300      	movs	r3, #0
 8003d60:	6063      	str	r3, [r4, #4]
 8003d62:	6923      	ldr	r3, [r4, #16]
 8003d64:	6023      	str	r3, [r4, #0]
 8003d66:	89a3      	ldrh	r3, [r4, #12]
 8003d68:	f043 0308 	orr.w	r3, r3, #8
 8003d6c:	81a3      	strh	r3, [r4, #12]
 8003d6e:	6923      	ldr	r3, [r4, #16]
 8003d70:	b94b      	cbnz	r3, 8003d86 <__swsetup_r+0x7a>
 8003d72:	89a3      	ldrh	r3, [r4, #12]
 8003d74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d7c:	d003      	beq.n	8003d86 <__swsetup_r+0x7a>
 8003d7e:	4621      	mov	r1, r4
 8003d80:	4628      	mov	r0, r5
 8003d82:	f000 fd2f 	bl	80047e4 <__smakebuf_r>
 8003d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d8a:	f013 0201 	ands.w	r2, r3, #1
 8003d8e:	d00a      	beq.n	8003da6 <__swsetup_r+0x9a>
 8003d90:	2200      	movs	r2, #0
 8003d92:	60a2      	str	r2, [r4, #8]
 8003d94:	6962      	ldr	r2, [r4, #20]
 8003d96:	4252      	negs	r2, r2
 8003d98:	61a2      	str	r2, [r4, #24]
 8003d9a:	6922      	ldr	r2, [r4, #16]
 8003d9c:	b942      	cbnz	r2, 8003db0 <__swsetup_r+0xa4>
 8003d9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003da2:	d1c5      	bne.n	8003d30 <__swsetup_r+0x24>
 8003da4:	bd38      	pop	{r3, r4, r5, pc}
 8003da6:	0799      	lsls	r1, r3, #30
 8003da8:	bf58      	it	pl
 8003daa:	6962      	ldrpl	r2, [r4, #20]
 8003dac:	60a2      	str	r2, [r4, #8]
 8003dae:	e7f4      	b.n	8003d9a <__swsetup_r+0x8e>
 8003db0:	2000      	movs	r0, #0
 8003db2:	e7f7      	b.n	8003da4 <__swsetup_r+0x98>
 8003db4:	20000020 	.word	0x20000020

08003db8 <memset>:
 8003db8:	4402      	add	r2, r0
 8003dba:	4603      	mov	r3, r0
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d100      	bne.n	8003dc2 <memset+0xa>
 8003dc0:	4770      	bx	lr
 8003dc2:	f803 1b01 	strb.w	r1, [r3], #1
 8003dc6:	e7f9      	b.n	8003dbc <memset+0x4>

08003dc8 <_close_r>:
 8003dc8:	b538      	push	{r3, r4, r5, lr}
 8003dca:	4d06      	ldr	r5, [pc, #24]	@ (8003de4 <_close_r+0x1c>)
 8003dcc:	2300      	movs	r3, #0
 8003dce:	4604      	mov	r4, r0
 8003dd0:	4608      	mov	r0, r1
 8003dd2:	602b      	str	r3, [r5, #0]
 8003dd4:	f7fd fc58 	bl	8001688 <_close>
 8003dd8:	1c43      	adds	r3, r0, #1
 8003dda:	d102      	bne.n	8003de2 <_close_r+0x1a>
 8003ddc:	682b      	ldr	r3, [r5, #0]
 8003dde:	b103      	cbz	r3, 8003de2 <_close_r+0x1a>
 8003de0:	6023      	str	r3, [r4, #0]
 8003de2:	bd38      	pop	{r3, r4, r5, pc}
 8003de4:	20000350 	.word	0x20000350

08003de8 <_lseek_r>:
 8003de8:	b538      	push	{r3, r4, r5, lr}
 8003dea:	4d07      	ldr	r5, [pc, #28]	@ (8003e08 <_lseek_r+0x20>)
 8003dec:	4604      	mov	r4, r0
 8003dee:	4608      	mov	r0, r1
 8003df0:	4611      	mov	r1, r2
 8003df2:	2200      	movs	r2, #0
 8003df4:	602a      	str	r2, [r5, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	f7fd fc6d 	bl	80016d6 <_lseek>
 8003dfc:	1c43      	adds	r3, r0, #1
 8003dfe:	d102      	bne.n	8003e06 <_lseek_r+0x1e>
 8003e00:	682b      	ldr	r3, [r5, #0]
 8003e02:	b103      	cbz	r3, 8003e06 <_lseek_r+0x1e>
 8003e04:	6023      	str	r3, [r4, #0]
 8003e06:	bd38      	pop	{r3, r4, r5, pc}
 8003e08:	20000350 	.word	0x20000350

08003e0c <_read_r>:
 8003e0c:	b538      	push	{r3, r4, r5, lr}
 8003e0e:	4d07      	ldr	r5, [pc, #28]	@ (8003e2c <_read_r+0x20>)
 8003e10:	4604      	mov	r4, r0
 8003e12:	4608      	mov	r0, r1
 8003e14:	4611      	mov	r1, r2
 8003e16:	2200      	movs	r2, #0
 8003e18:	602a      	str	r2, [r5, #0]
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	f7fd fbfb 	bl	8001616 <_read>
 8003e20:	1c43      	adds	r3, r0, #1
 8003e22:	d102      	bne.n	8003e2a <_read_r+0x1e>
 8003e24:	682b      	ldr	r3, [r5, #0]
 8003e26:	b103      	cbz	r3, 8003e2a <_read_r+0x1e>
 8003e28:	6023      	str	r3, [r4, #0]
 8003e2a:	bd38      	pop	{r3, r4, r5, pc}
 8003e2c:	20000350 	.word	0x20000350

08003e30 <_write_r>:
 8003e30:	b538      	push	{r3, r4, r5, lr}
 8003e32:	4d07      	ldr	r5, [pc, #28]	@ (8003e50 <_write_r+0x20>)
 8003e34:	4604      	mov	r4, r0
 8003e36:	4608      	mov	r0, r1
 8003e38:	4611      	mov	r1, r2
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	602a      	str	r2, [r5, #0]
 8003e3e:	461a      	mov	r2, r3
 8003e40:	f7fd fc06 	bl	8001650 <_write>
 8003e44:	1c43      	adds	r3, r0, #1
 8003e46:	d102      	bne.n	8003e4e <_write_r+0x1e>
 8003e48:	682b      	ldr	r3, [r5, #0]
 8003e4a:	b103      	cbz	r3, 8003e4e <_write_r+0x1e>
 8003e4c:	6023      	str	r3, [r4, #0]
 8003e4e:	bd38      	pop	{r3, r4, r5, pc}
 8003e50:	20000350 	.word	0x20000350

08003e54 <__errno>:
 8003e54:	4b01      	ldr	r3, [pc, #4]	@ (8003e5c <__errno+0x8>)
 8003e56:	6818      	ldr	r0, [r3, #0]
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	20000020 	.word	0x20000020

08003e60 <__libc_init_array>:
 8003e60:	b570      	push	{r4, r5, r6, lr}
 8003e62:	4d0d      	ldr	r5, [pc, #52]	@ (8003e98 <__libc_init_array+0x38>)
 8003e64:	4c0d      	ldr	r4, [pc, #52]	@ (8003e9c <__libc_init_array+0x3c>)
 8003e66:	1b64      	subs	r4, r4, r5
 8003e68:	10a4      	asrs	r4, r4, #2
 8003e6a:	2600      	movs	r6, #0
 8003e6c:	42a6      	cmp	r6, r4
 8003e6e:	d109      	bne.n	8003e84 <__libc_init_array+0x24>
 8003e70:	4d0b      	ldr	r5, [pc, #44]	@ (8003ea0 <__libc_init_array+0x40>)
 8003e72:	4c0c      	ldr	r4, [pc, #48]	@ (8003ea4 <__libc_init_array+0x44>)
 8003e74:	f000 fd24 	bl	80048c0 <_init>
 8003e78:	1b64      	subs	r4, r4, r5
 8003e7a:	10a4      	asrs	r4, r4, #2
 8003e7c:	2600      	movs	r6, #0
 8003e7e:	42a6      	cmp	r6, r4
 8003e80:	d105      	bne.n	8003e8e <__libc_init_array+0x2e>
 8003e82:	bd70      	pop	{r4, r5, r6, pc}
 8003e84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e88:	4798      	blx	r3
 8003e8a:	3601      	adds	r6, #1
 8003e8c:	e7ee      	b.n	8003e6c <__libc_init_array+0xc>
 8003e8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e92:	4798      	blx	r3
 8003e94:	3601      	adds	r6, #1
 8003e96:	e7f2      	b.n	8003e7e <__libc_init_array+0x1e>
 8003e98:	08004d90 	.word	0x08004d90
 8003e9c:	08004d90 	.word	0x08004d90
 8003ea0:	08004d90 	.word	0x08004d90
 8003ea4:	08004d94 	.word	0x08004d94

08003ea8 <__retarget_lock_init_recursive>:
 8003ea8:	4770      	bx	lr

08003eaa <__retarget_lock_acquire_recursive>:
 8003eaa:	4770      	bx	lr

08003eac <__retarget_lock_release_recursive>:
 8003eac:	4770      	bx	lr
	...

08003eb0 <_free_r>:
 8003eb0:	b538      	push	{r3, r4, r5, lr}
 8003eb2:	4605      	mov	r5, r0
 8003eb4:	2900      	cmp	r1, #0
 8003eb6:	d041      	beq.n	8003f3c <_free_r+0x8c>
 8003eb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ebc:	1f0c      	subs	r4, r1, #4
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	bfb8      	it	lt
 8003ec2:	18e4      	addlt	r4, r4, r3
 8003ec4:	f000 f8e0 	bl	8004088 <__malloc_lock>
 8003ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f40 <_free_r+0x90>)
 8003eca:	6813      	ldr	r3, [r2, #0]
 8003ecc:	b933      	cbnz	r3, 8003edc <_free_r+0x2c>
 8003ece:	6063      	str	r3, [r4, #4]
 8003ed0:	6014      	str	r4, [r2, #0]
 8003ed2:	4628      	mov	r0, r5
 8003ed4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ed8:	f000 b8dc 	b.w	8004094 <__malloc_unlock>
 8003edc:	42a3      	cmp	r3, r4
 8003ede:	d908      	bls.n	8003ef2 <_free_r+0x42>
 8003ee0:	6820      	ldr	r0, [r4, #0]
 8003ee2:	1821      	adds	r1, r4, r0
 8003ee4:	428b      	cmp	r3, r1
 8003ee6:	bf01      	itttt	eq
 8003ee8:	6819      	ldreq	r1, [r3, #0]
 8003eea:	685b      	ldreq	r3, [r3, #4]
 8003eec:	1809      	addeq	r1, r1, r0
 8003eee:	6021      	streq	r1, [r4, #0]
 8003ef0:	e7ed      	b.n	8003ece <_free_r+0x1e>
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	b10b      	cbz	r3, 8003efc <_free_r+0x4c>
 8003ef8:	42a3      	cmp	r3, r4
 8003efa:	d9fa      	bls.n	8003ef2 <_free_r+0x42>
 8003efc:	6811      	ldr	r1, [r2, #0]
 8003efe:	1850      	adds	r0, r2, r1
 8003f00:	42a0      	cmp	r0, r4
 8003f02:	d10b      	bne.n	8003f1c <_free_r+0x6c>
 8003f04:	6820      	ldr	r0, [r4, #0]
 8003f06:	4401      	add	r1, r0
 8003f08:	1850      	adds	r0, r2, r1
 8003f0a:	4283      	cmp	r3, r0
 8003f0c:	6011      	str	r1, [r2, #0]
 8003f0e:	d1e0      	bne.n	8003ed2 <_free_r+0x22>
 8003f10:	6818      	ldr	r0, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	6053      	str	r3, [r2, #4]
 8003f16:	4408      	add	r0, r1
 8003f18:	6010      	str	r0, [r2, #0]
 8003f1a:	e7da      	b.n	8003ed2 <_free_r+0x22>
 8003f1c:	d902      	bls.n	8003f24 <_free_r+0x74>
 8003f1e:	230c      	movs	r3, #12
 8003f20:	602b      	str	r3, [r5, #0]
 8003f22:	e7d6      	b.n	8003ed2 <_free_r+0x22>
 8003f24:	6820      	ldr	r0, [r4, #0]
 8003f26:	1821      	adds	r1, r4, r0
 8003f28:	428b      	cmp	r3, r1
 8003f2a:	bf04      	itt	eq
 8003f2c:	6819      	ldreq	r1, [r3, #0]
 8003f2e:	685b      	ldreq	r3, [r3, #4]
 8003f30:	6063      	str	r3, [r4, #4]
 8003f32:	bf04      	itt	eq
 8003f34:	1809      	addeq	r1, r1, r0
 8003f36:	6021      	streq	r1, [r4, #0]
 8003f38:	6054      	str	r4, [r2, #4]
 8003f3a:	e7ca      	b.n	8003ed2 <_free_r+0x22>
 8003f3c:	bd38      	pop	{r3, r4, r5, pc}
 8003f3e:	bf00      	nop
 8003f40:	2000035c 	.word	0x2000035c

08003f44 <sbrk_aligned>:
 8003f44:	b570      	push	{r4, r5, r6, lr}
 8003f46:	4e0f      	ldr	r6, [pc, #60]	@ (8003f84 <sbrk_aligned+0x40>)
 8003f48:	460c      	mov	r4, r1
 8003f4a:	6831      	ldr	r1, [r6, #0]
 8003f4c:	4605      	mov	r5, r0
 8003f4e:	b911      	cbnz	r1, 8003f56 <sbrk_aligned+0x12>
 8003f50:	f000 fca6 	bl	80048a0 <_sbrk_r>
 8003f54:	6030      	str	r0, [r6, #0]
 8003f56:	4621      	mov	r1, r4
 8003f58:	4628      	mov	r0, r5
 8003f5a:	f000 fca1 	bl	80048a0 <_sbrk_r>
 8003f5e:	1c43      	adds	r3, r0, #1
 8003f60:	d103      	bne.n	8003f6a <sbrk_aligned+0x26>
 8003f62:	f04f 34ff 	mov.w	r4, #4294967295
 8003f66:	4620      	mov	r0, r4
 8003f68:	bd70      	pop	{r4, r5, r6, pc}
 8003f6a:	1cc4      	adds	r4, r0, #3
 8003f6c:	f024 0403 	bic.w	r4, r4, #3
 8003f70:	42a0      	cmp	r0, r4
 8003f72:	d0f8      	beq.n	8003f66 <sbrk_aligned+0x22>
 8003f74:	1a21      	subs	r1, r4, r0
 8003f76:	4628      	mov	r0, r5
 8003f78:	f000 fc92 	bl	80048a0 <_sbrk_r>
 8003f7c:	3001      	adds	r0, #1
 8003f7e:	d1f2      	bne.n	8003f66 <sbrk_aligned+0x22>
 8003f80:	e7ef      	b.n	8003f62 <sbrk_aligned+0x1e>
 8003f82:	bf00      	nop
 8003f84:	20000358 	.word	0x20000358

08003f88 <_malloc_r>:
 8003f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f8c:	1ccd      	adds	r5, r1, #3
 8003f8e:	f025 0503 	bic.w	r5, r5, #3
 8003f92:	3508      	adds	r5, #8
 8003f94:	2d0c      	cmp	r5, #12
 8003f96:	bf38      	it	cc
 8003f98:	250c      	movcc	r5, #12
 8003f9a:	2d00      	cmp	r5, #0
 8003f9c:	4606      	mov	r6, r0
 8003f9e:	db01      	blt.n	8003fa4 <_malloc_r+0x1c>
 8003fa0:	42a9      	cmp	r1, r5
 8003fa2:	d904      	bls.n	8003fae <_malloc_r+0x26>
 8003fa4:	230c      	movs	r3, #12
 8003fa6:	6033      	str	r3, [r6, #0]
 8003fa8:	2000      	movs	r0, #0
 8003faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004084 <_malloc_r+0xfc>
 8003fb2:	f000 f869 	bl	8004088 <__malloc_lock>
 8003fb6:	f8d8 3000 	ldr.w	r3, [r8]
 8003fba:	461c      	mov	r4, r3
 8003fbc:	bb44      	cbnz	r4, 8004010 <_malloc_r+0x88>
 8003fbe:	4629      	mov	r1, r5
 8003fc0:	4630      	mov	r0, r6
 8003fc2:	f7ff ffbf 	bl	8003f44 <sbrk_aligned>
 8003fc6:	1c43      	adds	r3, r0, #1
 8003fc8:	4604      	mov	r4, r0
 8003fca:	d158      	bne.n	800407e <_malloc_r+0xf6>
 8003fcc:	f8d8 4000 	ldr.w	r4, [r8]
 8003fd0:	4627      	mov	r7, r4
 8003fd2:	2f00      	cmp	r7, #0
 8003fd4:	d143      	bne.n	800405e <_malloc_r+0xd6>
 8003fd6:	2c00      	cmp	r4, #0
 8003fd8:	d04b      	beq.n	8004072 <_malloc_r+0xea>
 8003fda:	6823      	ldr	r3, [r4, #0]
 8003fdc:	4639      	mov	r1, r7
 8003fde:	4630      	mov	r0, r6
 8003fe0:	eb04 0903 	add.w	r9, r4, r3
 8003fe4:	f000 fc5c 	bl	80048a0 <_sbrk_r>
 8003fe8:	4581      	cmp	r9, r0
 8003fea:	d142      	bne.n	8004072 <_malloc_r+0xea>
 8003fec:	6821      	ldr	r1, [r4, #0]
 8003fee:	1a6d      	subs	r5, r5, r1
 8003ff0:	4629      	mov	r1, r5
 8003ff2:	4630      	mov	r0, r6
 8003ff4:	f7ff ffa6 	bl	8003f44 <sbrk_aligned>
 8003ff8:	3001      	adds	r0, #1
 8003ffa:	d03a      	beq.n	8004072 <_malloc_r+0xea>
 8003ffc:	6823      	ldr	r3, [r4, #0]
 8003ffe:	442b      	add	r3, r5
 8004000:	6023      	str	r3, [r4, #0]
 8004002:	f8d8 3000 	ldr.w	r3, [r8]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	bb62      	cbnz	r2, 8004064 <_malloc_r+0xdc>
 800400a:	f8c8 7000 	str.w	r7, [r8]
 800400e:	e00f      	b.n	8004030 <_malloc_r+0xa8>
 8004010:	6822      	ldr	r2, [r4, #0]
 8004012:	1b52      	subs	r2, r2, r5
 8004014:	d420      	bmi.n	8004058 <_malloc_r+0xd0>
 8004016:	2a0b      	cmp	r2, #11
 8004018:	d917      	bls.n	800404a <_malloc_r+0xc2>
 800401a:	1961      	adds	r1, r4, r5
 800401c:	42a3      	cmp	r3, r4
 800401e:	6025      	str	r5, [r4, #0]
 8004020:	bf18      	it	ne
 8004022:	6059      	strne	r1, [r3, #4]
 8004024:	6863      	ldr	r3, [r4, #4]
 8004026:	bf08      	it	eq
 8004028:	f8c8 1000 	streq.w	r1, [r8]
 800402c:	5162      	str	r2, [r4, r5]
 800402e:	604b      	str	r3, [r1, #4]
 8004030:	4630      	mov	r0, r6
 8004032:	f000 f82f 	bl	8004094 <__malloc_unlock>
 8004036:	f104 000b 	add.w	r0, r4, #11
 800403a:	1d23      	adds	r3, r4, #4
 800403c:	f020 0007 	bic.w	r0, r0, #7
 8004040:	1ac2      	subs	r2, r0, r3
 8004042:	bf1c      	itt	ne
 8004044:	1a1b      	subne	r3, r3, r0
 8004046:	50a3      	strne	r3, [r4, r2]
 8004048:	e7af      	b.n	8003faa <_malloc_r+0x22>
 800404a:	6862      	ldr	r2, [r4, #4]
 800404c:	42a3      	cmp	r3, r4
 800404e:	bf0c      	ite	eq
 8004050:	f8c8 2000 	streq.w	r2, [r8]
 8004054:	605a      	strne	r2, [r3, #4]
 8004056:	e7eb      	b.n	8004030 <_malloc_r+0xa8>
 8004058:	4623      	mov	r3, r4
 800405a:	6864      	ldr	r4, [r4, #4]
 800405c:	e7ae      	b.n	8003fbc <_malloc_r+0x34>
 800405e:	463c      	mov	r4, r7
 8004060:	687f      	ldr	r7, [r7, #4]
 8004062:	e7b6      	b.n	8003fd2 <_malloc_r+0x4a>
 8004064:	461a      	mov	r2, r3
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	42a3      	cmp	r3, r4
 800406a:	d1fb      	bne.n	8004064 <_malloc_r+0xdc>
 800406c:	2300      	movs	r3, #0
 800406e:	6053      	str	r3, [r2, #4]
 8004070:	e7de      	b.n	8004030 <_malloc_r+0xa8>
 8004072:	230c      	movs	r3, #12
 8004074:	6033      	str	r3, [r6, #0]
 8004076:	4630      	mov	r0, r6
 8004078:	f000 f80c 	bl	8004094 <__malloc_unlock>
 800407c:	e794      	b.n	8003fa8 <_malloc_r+0x20>
 800407e:	6005      	str	r5, [r0, #0]
 8004080:	e7d6      	b.n	8004030 <_malloc_r+0xa8>
 8004082:	bf00      	nop
 8004084:	2000035c 	.word	0x2000035c

08004088 <__malloc_lock>:
 8004088:	4801      	ldr	r0, [pc, #4]	@ (8004090 <__malloc_lock+0x8>)
 800408a:	f7ff bf0e 	b.w	8003eaa <__retarget_lock_acquire_recursive>
 800408e:	bf00      	nop
 8004090:	20000354 	.word	0x20000354

08004094 <__malloc_unlock>:
 8004094:	4801      	ldr	r0, [pc, #4]	@ (800409c <__malloc_unlock+0x8>)
 8004096:	f7ff bf09 	b.w	8003eac <__retarget_lock_release_recursive>
 800409a:	bf00      	nop
 800409c:	20000354 	.word	0x20000354

080040a0 <__sfputc_r>:
 80040a0:	6893      	ldr	r3, [r2, #8]
 80040a2:	3b01      	subs	r3, #1
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	b410      	push	{r4}
 80040a8:	6093      	str	r3, [r2, #8]
 80040aa:	da08      	bge.n	80040be <__sfputc_r+0x1e>
 80040ac:	6994      	ldr	r4, [r2, #24]
 80040ae:	42a3      	cmp	r3, r4
 80040b0:	db01      	blt.n	80040b6 <__sfputc_r+0x16>
 80040b2:	290a      	cmp	r1, #10
 80040b4:	d103      	bne.n	80040be <__sfputc_r+0x1e>
 80040b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040ba:	f7ff bde8 	b.w	8003c8e <__swbuf_r>
 80040be:	6813      	ldr	r3, [r2, #0]
 80040c0:	1c58      	adds	r0, r3, #1
 80040c2:	6010      	str	r0, [r2, #0]
 80040c4:	7019      	strb	r1, [r3, #0]
 80040c6:	4608      	mov	r0, r1
 80040c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040cc:	4770      	bx	lr

080040ce <__sfputs_r>:
 80040ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040d0:	4606      	mov	r6, r0
 80040d2:	460f      	mov	r7, r1
 80040d4:	4614      	mov	r4, r2
 80040d6:	18d5      	adds	r5, r2, r3
 80040d8:	42ac      	cmp	r4, r5
 80040da:	d101      	bne.n	80040e0 <__sfputs_r+0x12>
 80040dc:	2000      	movs	r0, #0
 80040de:	e007      	b.n	80040f0 <__sfputs_r+0x22>
 80040e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040e4:	463a      	mov	r2, r7
 80040e6:	4630      	mov	r0, r6
 80040e8:	f7ff ffda 	bl	80040a0 <__sfputc_r>
 80040ec:	1c43      	adds	r3, r0, #1
 80040ee:	d1f3      	bne.n	80040d8 <__sfputs_r+0xa>
 80040f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080040f4 <_vfiprintf_r>:
 80040f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040f8:	460d      	mov	r5, r1
 80040fa:	b09d      	sub	sp, #116	@ 0x74
 80040fc:	4614      	mov	r4, r2
 80040fe:	4698      	mov	r8, r3
 8004100:	4606      	mov	r6, r0
 8004102:	b118      	cbz	r0, 800410c <_vfiprintf_r+0x18>
 8004104:	6a03      	ldr	r3, [r0, #32]
 8004106:	b90b      	cbnz	r3, 800410c <_vfiprintf_r+0x18>
 8004108:	f7ff fcd8 	bl	8003abc <__sinit>
 800410c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800410e:	07d9      	lsls	r1, r3, #31
 8004110:	d405      	bmi.n	800411e <_vfiprintf_r+0x2a>
 8004112:	89ab      	ldrh	r3, [r5, #12]
 8004114:	059a      	lsls	r2, r3, #22
 8004116:	d402      	bmi.n	800411e <_vfiprintf_r+0x2a>
 8004118:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800411a:	f7ff fec6 	bl	8003eaa <__retarget_lock_acquire_recursive>
 800411e:	89ab      	ldrh	r3, [r5, #12]
 8004120:	071b      	lsls	r3, r3, #28
 8004122:	d501      	bpl.n	8004128 <_vfiprintf_r+0x34>
 8004124:	692b      	ldr	r3, [r5, #16]
 8004126:	b99b      	cbnz	r3, 8004150 <_vfiprintf_r+0x5c>
 8004128:	4629      	mov	r1, r5
 800412a:	4630      	mov	r0, r6
 800412c:	f7ff fdee 	bl	8003d0c <__swsetup_r>
 8004130:	b170      	cbz	r0, 8004150 <_vfiprintf_r+0x5c>
 8004132:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004134:	07dc      	lsls	r4, r3, #31
 8004136:	d504      	bpl.n	8004142 <_vfiprintf_r+0x4e>
 8004138:	f04f 30ff 	mov.w	r0, #4294967295
 800413c:	b01d      	add	sp, #116	@ 0x74
 800413e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004142:	89ab      	ldrh	r3, [r5, #12]
 8004144:	0598      	lsls	r0, r3, #22
 8004146:	d4f7      	bmi.n	8004138 <_vfiprintf_r+0x44>
 8004148:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800414a:	f7ff feaf 	bl	8003eac <__retarget_lock_release_recursive>
 800414e:	e7f3      	b.n	8004138 <_vfiprintf_r+0x44>
 8004150:	2300      	movs	r3, #0
 8004152:	9309      	str	r3, [sp, #36]	@ 0x24
 8004154:	2320      	movs	r3, #32
 8004156:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800415a:	f8cd 800c 	str.w	r8, [sp, #12]
 800415e:	2330      	movs	r3, #48	@ 0x30
 8004160:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004310 <_vfiprintf_r+0x21c>
 8004164:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004168:	f04f 0901 	mov.w	r9, #1
 800416c:	4623      	mov	r3, r4
 800416e:	469a      	mov	sl, r3
 8004170:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004174:	b10a      	cbz	r2, 800417a <_vfiprintf_r+0x86>
 8004176:	2a25      	cmp	r2, #37	@ 0x25
 8004178:	d1f9      	bne.n	800416e <_vfiprintf_r+0x7a>
 800417a:	ebba 0b04 	subs.w	fp, sl, r4
 800417e:	d00b      	beq.n	8004198 <_vfiprintf_r+0xa4>
 8004180:	465b      	mov	r3, fp
 8004182:	4622      	mov	r2, r4
 8004184:	4629      	mov	r1, r5
 8004186:	4630      	mov	r0, r6
 8004188:	f7ff ffa1 	bl	80040ce <__sfputs_r>
 800418c:	3001      	adds	r0, #1
 800418e:	f000 80a7 	beq.w	80042e0 <_vfiprintf_r+0x1ec>
 8004192:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004194:	445a      	add	r2, fp
 8004196:	9209      	str	r2, [sp, #36]	@ 0x24
 8004198:	f89a 3000 	ldrb.w	r3, [sl]
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 809f 	beq.w	80042e0 <_vfiprintf_r+0x1ec>
 80041a2:	2300      	movs	r3, #0
 80041a4:	f04f 32ff 	mov.w	r2, #4294967295
 80041a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041ac:	f10a 0a01 	add.w	sl, sl, #1
 80041b0:	9304      	str	r3, [sp, #16]
 80041b2:	9307      	str	r3, [sp, #28]
 80041b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80041b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80041ba:	4654      	mov	r4, sl
 80041bc:	2205      	movs	r2, #5
 80041be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041c2:	4853      	ldr	r0, [pc, #332]	@ (8004310 <_vfiprintf_r+0x21c>)
 80041c4:	f7fc f824 	bl	8000210 <memchr>
 80041c8:	9a04      	ldr	r2, [sp, #16]
 80041ca:	b9d8      	cbnz	r0, 8004204 <_vfiprintf_r+0x110>
 80041cc:	06d1      	lsls	r1, r2, #27
 80041ce:	bf44      	itt	mi
 80041d0:	2320      	movmi	r3, #32
 80041d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041d6:	0713      	lsls	r3, r2, #28
 80041d8:	bf44      	itt	mi
 80041da:	232b      	movmi	r3, #43	@ 0x2b
 80041dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041e0:	f89a 3000 	ldrb.w	r3, [sl]
 80041e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80041e6:	d015      	beq.n	8004214 <_vfiprintf_r+0x120>
 80041e8:	9a07      	ldr	r2, [sp, #28]
 80041ea:	4654      	mov	r4, sl
 80041ec:	2000      	movs	r0, #0
 80041ee:	f04f 0c0a 	mov.w	ip, #10
 80041f2:	4621      	mov	r1, r4
 80041f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041f8:	3b30      	subs	r3, #48	@ 0x30
 80041fa:	2b09      	cmp	r3, #9
 80041fc:	d94b      	bls.n	8004296 <_vfiprintf_r+0x1a2>
 80041fe:	b1b0      	cbz	r0, 800422e <_vfiprintf_r+0x13a>
 8004200:	9207      	str	r2, [sp, #28]
 8004202:	e014      	b.n	800422e <_vfiprintf_r+0x13a>
 8004204:	eba0 0308 	sub.w	r3, r0, r8
 8004208:	fa09 f303 	lsl.w	r3, r9, r3
 800420c:	4313      	orrs	r3, r2
 800420e:	9304      	str	r3, [sp, #16]
 8004210:	46a2      	mov	sl, r4
 8004212:	e7d2      	b.n	80041ba <_vfiprintf_r+0xc6>
 8004214:	9b03      	ldr	r3, [sp, #12]
 8004216:	1d19      	adds	r1, r3, #4
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	9103      	str	r1, [sp, #12]
 800421c:	2b00      	cmp	r3, #0
 800421e:	bfbb      	ittet	lt
 8004220:	425b      	neglt	r3, r3
 8004222:	f042 0202 	orrlt.w	r2, r2, #2
 8004226:	9307      	strge	r3, [sp, #28]
 8004228:	9307      	strlt	r3, [sp, #28]
 800422a:	bfb8      	it	lt
 800422c:	9204      	strlt	r2, [sp, #16]
 800422e:	7823      	ldrb	r3, [r4, #0]
 8004230:	2b2e      	cmp	r3, #46	@ 0x2e
 8004232:	d10a      	bne.n	800424a <_vfiprintf_r+0x156>
 8004234:	7863      	ldrb	r3, [r4, #1]
 8004236:	2b2a      	cmp	r3, #42	@ 0x2a
 8004238:	d132      	bne.n	80042a0 <_vfiprintf_r+0x1ac>
 800423a:	9b03      	ldr	r3, [sp, #12]
 800423c:	1d1a      	adds	r2, r3, #4
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	9203      	str	r2, [sp, #12]
 8004242:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004246:	3402      	adds	r4, #2
 8004248:	9305      	str	r3, [sp, #20]
 800424a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004320 <_vfiprintf_r+0x22c>
 800424e:	7821      	ldrb	r1, [r4, #0]
 8004250:	2203      	movs	r2, #3
 8004252:	4650      	mov	r0, sl
 8004254:	f7fb ffdc 	bl	8000210 <memchr>
 8004258:	b138      	cbz	r0, 800426a <_vfiprintf_r+0x176>
 800425a:	9b04      	ldr	r3, [sp, #16]
 800425c:	eba0 000a 	sub.w	r0, r0, sl
 8004260:	2240      	movs	r2, #64	@ 0x40
 8004262:	4082      	lsls	r2, r0
 8004264:	4313      	orrs	r3, r2
 8004266:	3401      	adds	r4, #1
 8004268:	9304      	str	r3, [sp, #16]
 800426a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800426e:	4829      	ldr	r0, [pc, #164]	@ (8004314 <_vfiprintf_r+0x220>)
 8004270:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004274:	2206      	movs	r2, #6
 8004276:	f7fb ffcb 	bl	8000210 <memchr>
 800427a:	2800      	cmp	r0, #0
 800427c:	d03f      	beq.n	80042fe <_vfiprintf_r+0x20a>
 800427e:	4b26      	ldr	r3, [pc, #152]	@ (8004318 <_vfiprintf_r+0x224>)
 8004280:	bb1b      	cbnz	r3, 80042ca <_vfiprintf_r+0x1d6>
 8004282:	9b03      	ldr	r3, [sp, #12]
 8004284:	3307      	adds	r3, #7
 8004286:	f023 0307 	bic.w	r3, r3, #7
 800428a:	3308      	adds	r3, #8
 800428c:	9303      	str	r3, [sp, #12]
 800428e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004290:	443b      	add	r3, r7
 8004292:	9309      	str	r3, [sp, #36]	@ 0x24
 8004294:	e76a      	b.n	800416c <_vfiprintf_r+0x78>
 8004296:	fb0c 3202 	mla	r2, ip, r2, r3
 800429a:	460c      	mov	r4, r1
 800429c:	2001      	movs	r0, #1
 800429e:	e7a8      	b.n	80041f2 <_vfiprintf_r+0xfe>
 80042a0:	2300      	movs	r3, #0
 80042a2:	3401      	adds	r4, #1
 80042a4:	9305      	str	r3, [sp, #20]
 80042a6:	4619      	mov	r1, r3
 80042a8:	f04f 0c0a 	mov.w	ip, #10
 80042ac:	4620      	mov	r0, r4
 80042ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80042b2:	3a30      	subs	r2, #48	@ 0x30
 80042b4:	2a09      	cmp	r2, #9
 80042b6:	d903      	bls.n	80042c0 <_vfiprintf_r+0x1cc>
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0c6      	beq.n	800424a <_vfiprintf_r+0x156>
 80042bc:	9105      	str	r1, [sp, #20]
 80042be:	e7c4      	b.n	800424a <_vfiprintf_r+0x156>
 80042c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80042c4:	4604      	mov	r4, r0
 80042c6:	2301      	movs	r3, #1
 80042c8:	e7f0      	b.n	80042ac <_vfiprintf_r+0x1b8>
 80042ca:	ab03      	add	r3, sp, #12
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	462a      	mov	r2, r5
 80042d0:	4b12      	ldr	r3, [pc, #72]	@ (800431c <_vfiprintf_r+0x228>)
 80042d2:	a904      	add	r1, sp, #16
 80042d4:	4630      	mov	r0, r6
 80042d6:	f3af 8000 	nop.w
 80042da:	4607      	mov	r7, r0
 80042dc:	1c78      	adds	r0, r7, #1
 80042de:	d1d6      	bne.n	800428e <_vfiprintf_r+0x19a>
 80042e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80042e2:	07d9      	lsls	r1, r3, #31
 80042e4:	d405      	bmi.n	80042f2 <_vfiprintf_r+0x1fe>
 80042e6:	89ab      	ldrh	r3, [r5, #12]
 80042e8:	059a      	lsls	r2, r3, #22
 80042ea:	d402      	bmi.n	80042f2 <_vfiprintf_r+0x1fe>
 80042ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042ee:	f7ff fddd 	bl	8003eac <__retarget_lock_release_recursive>
 80042f2:	89ab      	ldrh	r3, [r5, #12]
 80042f4:	065b      	lsls	r3, r3, #25
 80042f6:	f53f af1f 	bmi.w	8004138 <_vfiprintf_r+0x44>
 80042fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80042fc:	e71e      	b.n	800413c <_vfiprintf_r+0x48>
 80042fe:	ab03      	add	r3, sp, #12
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	462a      	mov	r2, r5
 8004304:	4b05      	ldr	r3, [pc, #20]	@ (800431c <_vfiprintf_r+0x228>)
 8004306:	a904      	add	r1, sp, #16
 8004308:	4630      	mov	r0, r6
 800430a:	f000 f879 	bl	8004400 <_printf_i>
 800430e:	e7e4      	b.n	80042da <_vfiprintf_r+0x1e6>
 8004310:	08004d54 	.word	0x08004d54
 8004314:	08004d5e 	.word	0x08004d5e
 8004318:	00000000 	.word	0x00000000
 800431c:	080040cf 	.word	0x080040cf
 8004320:	08004d5a 	.word	0x08004d5a

08004324 <_printf_common>:
 8004324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004328:	4616      	mov	r6, r2
 800432a:	4698      	mov	r8, r3
 800432c:	688a      	ldr	r2, [r1, #8]
 800432e:	690b      	ldr	r3, [r1, #16]
 8004330:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004334:	4293      	cmp	r3, r2
 8004336:	bfb8      	it	lt
 8004338:	4613      	movlt	r3, r2
 800433a:	6033      	str	r3, [r6, #0]
 800433c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004340:	4607      	mov	r7, r0
 8004342:	460c      	mov	r4, r1
 8004344:	b10a      	cbz	r2, 800434a <_printf_common+0x26>
 8004346:	3301      	adds	r3, #1
 8004348:	6033      	str	r3, [r6, #0]
 800434a:	6823      	ldr	r3, [r4, #0]
 800434c:	0699      	lsls	r1, r3, #26
 800434e:	bf42      	ittt	mi
 8004350:	6833      	ldrmi	r3, [r6, #0]
 8004352:	3302      	addmi	r3, #2
 8004354:	6033      	strmi	r3, [r6, #0]
 8004356:	6825      	ldr	r5, [r4, #0]
 8004358:	f015 0506 	ands.w	r5, r5, #6
 800435c:	d106      	bne.n	800436c <_printf_common+0x48>
 800435e:	f104 0a19 	add.w	sl, r4, #25
 8004362:	68e3      	ldr	r3, [r4, #12]
 8004364:	6832      	ldr	r2, [r6, #0]
 8004366:	1a9b      	subs	r3, r3, r2
 8004368:	42ab      	cmp	r3, r5
 800436a:	dc26      	bgt.n	80043ba <_printf_common+0x96>
 800436c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004370:	6822      	ldr	r2, [r4, #0]
 8004372:	3b00      	subs	r3, #0
 8004374:	bf18      	it	ne
 8004376:	2301      	movne	r3, #1
 8004378:	0692      	lsls	r2, r2, #26
 800437a:	d42b      	bmi.n	80043d4 <_printf_common+0xb0>
 800437c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004380:	4641      	mov	r1, r8
 8004382:	4638      	mov	r0, r7
 8004384:	47c8      	blx	r9
 8004386:	3001      	adds	r0, #1
 8004388:	d01e      	beq.n	80043c8 <_printf_common+0xa4>
 800438a:	6823      	ldr	r3, [r4, #0]
 800438c:	6922      	ldr	r2, [r4, #16]
 800438e:	f003 0306 	and.w	r3, r3, #6
 8004392:	2b04      	cmp	r3, #4
 8004394:	bf02      	ittt	eq
 8004396:	68e5      	ldreq	r5, [r4, #12]
 8004398:	6833      	ldreq	r3, [r6, #0]
 800439a:	1aed      	subeq	r5, r5, r3
 800439c:	68a3      	ldr	r3, [r4, #8]
 800439e:	bf0c      	ite	eq
 80043a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043a4:	2500      	movne	r5, #0
 80043a6:	4293      	cmp	r3, r2
 80043a8:	bfc4      	itt	gt
 80043aa:	1a9b      	subgt	r3, r3, r2
 80043ac:	18ed      	addgt	r5, r5, r3
 80043ae:	2600      	movs	r6, #0
 80043b0:	341a      	adds	r4, #26
 80043b2:	42b5      	cmp	r5, r6
 80043b4:	d11a      	bne.n	80043ec <_printf_common+0xc8>
 80043b6:	2000      	movs	r0, #0
 80043b8:	e008      	b.n	80043cc <_printf_common+0xa8>
 80043ba:	2301      	movs	r3, #1
 80043bc:	4652      	mov	r2, sl
 80043be:	4641      	mov	r1, r8
 80043c0:	4638      	mov	r0, r7
 80043c2:	47c8      	blx	r9
 80043c4:	3001      	adds	r0, #1
 80043c6:	d103      	bne.n	80043d0 <_printf_common+0xac>
 80043c8:	f04f 30ff 	mov.w	r0, #4294967295
 80043cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043d0:	3501      	adds	r5, #1
 80043d2:	e7c6      	b.n	8004362 <_printf_common+0x3e>
 80043d4:	18e1      	adds	r1, r4, r3
 80043d6:	1c5a      	adds	r2, r3, #1
 80043d8:	2030      	movs	r0, #48	@ 0x30
 80043da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80043de:	4422      	add	r2, r4
 80043e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80043e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80043e8:	3302      	adds	r3, #2
 80043ea:	e7c7      	b.n	800437c <_printf_common+0x58>
 80043ec:	2301      	movs	r3, #1
 80043ee:	4622      	mov	r2, r4
 80043f0:	4641      	mov	r1, r8
 80043f2:	4638      	mov	r0, r7
 80043f4:	47c8      	blx	r9
 80043f6:	3001      	adds	r0, #1
 80043f8:	d0e6      	beq.n	80043c8 <_printf_common+0xa4>
 80043fa:	3601      	adds	r6, #1
 80043fc:	e7d9      	b.n	80043b2 <_printf_common+0x8e>
	...

08004400 <_printf_i>:
 8004400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004404:	7e0f      	ldrb	r7, [r1, #24]
 8004406:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004408:	2f78      	cmp	r7, #120	@ 0x78
 800440a:	4691      	mov	r9, r2
 800440c:	4680      	mov	r8, r0
 800440e:	460c      	mov	r4, r1
 8004410:	469a      	mov	sl, r3
 8004412:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004416:	d807      	bhi.n	8004428 <_printf_i+0x28>
 8004418:	2f62      	cmp	r7, #98	@ 0x62
 800441a:	d80a      	bhi.n	8004432 <_printf_i+0x32>
 800441c:	2f00      	cmp	r7, #0
 800441e:	f000 80d2 	beq.w	80045c6 <_printf_i+0x1c6>
 8004422:	2f58      	cmp	r7, #88	@ 0x58
 8004424:	f000 80b9 	beq.w	800459a <_printf_i+0x19a>
 8004428:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800442c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004430:	e03a      	b.n	80044a8 <_printf_i+0xa8>
 8004432:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004436:	2b15      	cmp	r3, #21
 8004438:	d8f6      	bhi.n	8004428 <_printf_i+0x28>
 800443a:	a101      	add	r1, pc, #4	@ (adr r1, 8004440 <_printf_i+0x40>)
 800443c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004440:	08004499 	.word	0x08004499
 8004444:	080044ad 	.word	0x080044ad
 8004448:	08004429 	.word	0x08004429
 800444c:	08004429 	.word	0x08004429
 8004450:	08004429 	.word	0x08004429
 8004454:	08004429 	.word	0x08004429
 8004458:	080044ad 	.word	0x080044ad
 800445c:	08004429 	.word	0x08004429
 8004460:	08004429 	.word	0x08004429
 8004464:	08004429 	.word	0x08004429
 8004468:	08004429 	.word	0x08004429
 800446c:	080045ad 	.word	0x080045ad
 8004470:	080044d7 	.word	0x080044d7
 8004474:	08004567 	.word	0x08004567
 8004478:	08004429 	.word	0x08004429
 800447c:	08004429 	.word	0x08004429
 8004480:	080045cf 	.word	0x080045cf
 8004484:	08004429 	.word	0x08004429
 8004488:	080044d7 	.word	0x080044d7
 800448c:	08004429 	.word	0x08004429
 8004490:	08004429 	.word	0x08004429
 8004494:	0800456f 	.word	0x0800456f
 8004498:	6833      	ldr	r3, [r6, #0]
 800449a:	1d1a      	adds	r2, r3, #4
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6032      	str	r2, [r6, #0]
 80044a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80044a8:	2301      	movs	r3, #1
 80044aa:	e09d      	b.n	80045e8 <_printf_i+0x1e8>
 80044ac:	6833      	ldr	r3, [r6, #0]
 80044ae:	6820      	ldr	r0, [r4, #0]
 80044b0:	1d19      	adds	r1, r3, #4
 80044b2:	6031      	str	r1, [r6, #0]
 80044b4:	0606      	lsls	r6, r0, #24
 80044b6:	d501      	bpl.n	80044bc <_printf_i+0xbc>
 80044b8:	681d      	ldr	r5, [r3, #0]
 80044ba:	e003      	b.n	80044c4 <_printf_i+0xc4>
 80044bc:	0645      	lsls	r5, r0, #25
 80044be:	d5fb      	bpl.n	80044b8 <_printf_i+0xb8>
 80044c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80044c4:	2d00      	cmp	r5, #0
 80044c6:	da03      	bge.n	80044d0 <_printf_i+0xd0>
 80044c8:	232d      	movs	r3, #45	@ 0x2d
 80044ca:	426d      	negs	r5, r5
 80044cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044d0:	4859      	ldr	r0, [pc, #356]	@ (8004638 <_printf_i+0x238>)
 80044d2:	230a      	movs	r3, #10
 80044d4:	e011      	b.n	80044fa <_printf_i+0xfa>
 80044d6:	6821      	ldr	r1, [r4, #0]
 80044d8:	6833      	ldr	r3, [r6, #0]
 80044da:	0608      	lsls	r0, r1, #24
 80044dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80044e0:	d402      	bmi.n	80044e8 <_printf_i+0xe8>
 80044e2:	0649      	lsls	r1, r1, #25
 80044e4:	bf48      	it	mi
 80044e6:	b2ad      	uxthmi	r5, r5
 80044e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80044ea:	4853      	ldr	r0, [pc, #332]	@ (8004638 <_printf_i+0x238>)
 80044ec:	6033      	str	r3, [r6, #0]
 80044ee:	bf14      	ite	ne
 80044f0:	230a      	movne	r3, #10
 80044f2:	2308      	moveq	r3, #8
 80044f4:	2100      	movs	r1, #0
 80044f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80044fa:	6866      	ldr	r6, [r4, #4]
 80044fc:	60a6      	str	r6, [r4, #8]
 80044fe:	2e00      	cmp	r6, #0
 8004500:	bfa2      	ittt	ge
 8004502:	6821      	ldrge	r1, [r4, #0]
 8004504:	f021 0104 	bicge.w	r1, r1, #4
 8004508:	6021      	strge	r1, [r4, #0]
 800450a:	b90d      	cbnz	r5, 8004510 <_printf_i+0x110>
 800450c:	2e00      	cmp	r6, #0
 800450e:	d04b      	beq.n	80045a8 <_printf_i+0x1a8>
 8004510:	4616      	mov	r6, r2
 8004512:	fbb5 f1f3 	udiv	r1, r5, r3
 8004516:	fb03 5711 	mls	r7, r3, r1, r5
 800451a:	5dc7      	ldrb	r7, [r0, r7]
 800451c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004520:	462f      	mov	r7, r5
 8004522:	42bb      	cmp	r3, r7
 8004524:	460d      	mov	r5, r1
 8004526:	d9f4      	bls.n	8004512 <_printf_i+0x112>
 8004528:	2b08      	cmp	r3, #8
 800452a:	d10b      	bne.n	8004544 <_printf_i+0x144>
 800452c:	6823      	ldr	r3, [r4, #0]
 800452e:	07df      	lsls	r7, r3, #31
 8004530:	d508      	bpl.n	8004544 <_printf_i+0x144>
 8004532:	6923      	ldr	r3, [r4, #16]
 8004534:	6861      	ldr	r1, [r4, #4]
 8004536:	4299      	cmp	r1, r3
 8004538:	bfde      	ittt	le
 800453a:	2330      	movle	r3, #48	@ 0x30
 800453c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004540:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004544:	1b92      	subs	r2, r2, r6
 8004546:	6122      	str	r2, [r4, #16]
 8004548:	f8cd a000 	str.w	sl, [sp]
 800454c:	464b      	mov	r3, r9
 800454e:	aa03      	add	r2, sp, #12
 8004550:	4621      	mov	r1, r4
 8004552:	4640      	mov	r0, r8
 8004554:	f7ff fee6 	bl	8004324 <_printf_common>
 8004558:	3001      	adds	r0, #1
 800455a:	d14a      	bne.n	80045f2 <_printf_i+0x1f2>
 800455c:	f04f 30ff 	mov.w	r0, #4294967295
 8004560:	b004      	add	sp, #16
 8004562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004566:	6823      	ldr	r3, [r4, #0]
 8004568:	f043 0320 	orr.w	r3, r3, #32
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	4833      	ldr	r0, [pc, #204]	@ (800463c <_printf_i+0x23c>)
 8004570:	2778      	movs	r7, #120	@ 0x78
 8004572:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	6831      	ldr	r1, [r6, #0]
 800457a:	061f      	lsls	r7, r3, #24
 800457c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004580:	d402      	bmi.n	8004588 <_printf_i+0x188>
 8004582:	065f      	lsls	r7, r3, #25
 8004584:	bf48      	it	mi
 8004586:	b2ad      	uxthmi	r5, r5
 8004588:	6031      	str	r1, [r6, #0]
 800458a:	07d9      	lsls	r1, r3, #31
 800458c:	bf44      	itt	mi
 800458e:	f043 0320 	orrmi.w	r3, r3, #32
 8004592:	6023      	strmi	r3, [r4, #0]
 8004594:	b11d      	cbz	r5, 800459e <_printf_i+0x19e>
 8004596:	2310      	movs	r3, #16
 8004598:	e7ac      	b.n	80044f4 <_printf_i+0xf4>
 800459a:	4827      	ldr	r0, [pc, #156]	@ (8004638 <_printf_i+0x238>)
 800459c:	e7e9      	b.n	8004572 <_printf_i+0x172>
 800459e:	6823      	ldr	r3, [r4, #0]
 80045a0:	f023 0320 	bic.w	r3, r3, #32
 80045a4:	6023      	str	r3, [r4, #0]
 80045a6:	e7f6      	b.n	8004596 <_printf_i+0x196>
 80045a8:	4616      	mov	r6, r2
 80045aa:	e7bd      	b.n	8004528 <_printf_i+0x128>
 80045ac:	6833      	ldr	r3, [r6, #0]
 80045ae:	6825      	ldr	r5, [r4, #0]
 80045b0:	6961      	ldr	r1, [r4, #20]
 80045b2:	1d18      	adds	r0, r3, #4
 80045b4:	6030      	str	r0, [r6, #0]
 80045b6:	062e      	lsls	r6, r5, #24
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	d501      	bpl.n	80045c0 <_printf_i+0x1c0>
 80045bc:	6019      	str	r1, [r3, #0]
 80045be:	e002      	b.n	80045c6 <_printf_i+0x1c6>
 80045c0:	0668      	lsls	r0, r5, #25
 80045c2:	d5fb      	bpl.n	80045bc <_printf_i+0x1bc>
 80045c4:	8019      	strh	r1, [r3, #0]
 80045c6:	2300      	movs	r3, #0
 80045c8:	6123      	str	r3, [r4, #16]
 80045ca:	4616      	mov	r6, r2
 80045cc:	e7bc      	b.n	8004548 <_printf_i+0x148>
 80045ce:	6833      	ldr	r3, [r6, #0]
 80045d0:	1d1a      	adds	r2, r3, #4
 80045d2:	6032      	str	r2, [r6, #0]
 80045d4:	681e      	ldr	r6, [r3, #0]
 80045d6:	6862      	ldr	r2, [r4, #4]
 80045d8:	2100      	movs	r1, #0
 80045da:	4630      	mov	r0, r6
 80045dc:	f7fb fe18 	bl	8000210 <memchr>
 80045e0:	b108      	cbz	r0, 80045e6 <_printf_i+0x1e6>
 80045e2:	1b80      	subs	r0, r0, r6
 80045e4:	6060      	str	r0, [r4, #4]
 80045e6:	6863      	ldr	r3, [r4, #4]
 80045e8:	6123      	str	r3, [r4, #16]
 80045ea:	2300      	movs	r3, #0
 80045ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045f0:	e7aa      	b.n	8004548 <_printf_i+0x148>
 80045f2:	6923      	ldr	r3, [r4, #16]
 80045f4:	4632      	mov	r2, r6
 80045f6:	4649      	mov	r1, r9
 80045f8:	4640      	mov	r0, r8
 80045fa:	47d0      	blx	sl
 80045fc:	3001      	adds	r0, #1
 80045fe:	d0ad      	beq.n	800455c <_printf_i+0x15c>
 8004600:	6823      	ldr	r3, [r4, #0]
 8004602:	079b      	lsls	r3, r3, #30
 8004604:	d413      	bmi.n	800462e <_printf_i+0x22e>
 8004606:	68e0      	ldr	r0, [r4, #12]
 8004608:	9b03      	ldr	r3, [sp, #12]
 800460a:	4298      	cmp	r0, r3
 800460c:	bfb8      	it	lt
 800460e:	4618      	movlt	r0, r3
 8004610:	e7a6      	b.n	8004560 <_printf_i+0x160>
 8004612:	2301      	movs	r3, #1
 8004614:	4632      	mov	r2, r6
 8004616:	4649      	mov	r1, r9
 8004618:	4640      	mov	r0, r8
 800461a:	47d0      	blx	sl
 800461c:	3001      	adds	r0, #1
 800461e:	d09d      	beq.n	800455c <_printf_i+0x15c>
 8004620:	3501      	adds	r5, #1
 8004622:	68e3      	ldr	r3, [r4, #12]
 8004624:	9903      	ldr	r1, [sp, #12]
 8004626:	1a5b      	subs	r3, r3, r1
 8004628:	42ab      	cmp	r3, r5
 800462a:	dcf2      	bgt.n	8004612 <_printf_i+0x212>
 800462c:	e7eb      	b.n	8004606 <_printf_i+0x206>
 800462e:	2500      	movs	r5, #0
 8004630:	f104 0619 	add.w	r6, r4, #25
 8004634:	e7f5      	b.n	8004622 <_printf_i+0x222>
 8004636:	bf00      	nop
 8004638:	08004d65 	.word	0x08004d65
 800463c:	08004d76 	.word	0x08004d76

08004640 <__sflush_r>:
 8004640:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004648:	0716      	lsls	r6, r2, #28
 800464a:	4605      	mov	r5, r0
 800464c:	460c      	mov	r4, r1
 800464e:	d454      	bmi.n	80046fa <__sflush_r+0xba>
 8004650:	684b      	ldr	r3, [r1, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	dc02      	bgt.n	800465c <__sflush_r+0x1c>
 8004656:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004658:	2b00      	cmp	r3, #0
 800465a:	dd48      	ble.n	80046ee <__sflush_r+0xae>
 800465c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800465e:	2e00      	cmp	r6, #0
 8004660:	d045      	beq.n	80046ee <__sflush_r+0xae>
 8004662:	2300      	movs	r3, #0
 8004664:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004668:	682f      	ldr	r7, [r5, #0]
 800466a:	6a21      	ldr	r1, [r4, #32]
 800466c:	602b      	str	r3, [r5, #0]
 800466e:	d030      	beq.n	80046d2 <__sflush_r+0x92>
 8004670:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004672:	89a3      	ldrh	r3, [r4, #12]
 8004674:	0759      	lsls	r1, r3, #29
 8004676:	d505      	bpl.n	8004684 <__sflush_r+0x44>
 8004678:	6863      	ldr	r3, [r4, #4]
 800467a:	1ad2      	subs	r2, r2, r3
 800467c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800467e:	b10b      	cbz	r3, 8004684 <__sflush_r+0x44>
 8004680:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004682:	1ad2      	subs	r2, r2, r3
 8004684:	2300      	movs	r3, #0
 8004686:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004688:	6a21      	ldr	r1, [r4, #32]
 800468a:	4628      	mov	r0, r5
 800468c:	47b0      	blx	r6
 800468e:	1c43      	adds	r3, r0, #1
 8004690:	89a3      	ldrh	r3, [r4, #12]
 8004692:	d106      	bne.n	80046a2 <__sflush_r+0x62>
 8004694:	6829      	ldr	r1, [r5, #0]
 8004696:	291d      	cmp	r1, #29
 8004698:	d82b      	bhi.n	80046f2 <__sflush_r+0xb2>
 800469a:	4a2a      	ldr	r2, [pc, #168]	@ (8004744 <__sflush_r+0x104>)
 800469c:	410a      	asrs	r2, r1
 800469e:	07d6      	lsls	r6, r2, #31
 80046a0:	d427      	bmi.n	80046f2 <__sflush_r+0xb2>
 80046a2:	2200      	movs	r2, #0
 80046a4:	6062      	str	r2, [r4, #4]
 80046a6:	04d9      	lsls	r1, r3, #19
 80046a8:	6922      	ldr	r2, [r4, #16]
 80046aa:	6022      	str	r2, [r4, #0]
 80046ac:	d504      	bpl.n	80046b8 <__sflush_r+0x78>
 80046ae:	1c42      	adds	r2, r0, #1
 80046b0:	d101      	bne.n	80046b6 <__sflush_r+0x76>
 80046b2:	682b      	ldr	r3, [r5, #0]
 80046b4:	b903      	cbnz	r3, 80046b8 <__sflush_r+0x78>
 80046b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80046b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046ba:	602f      	str	r7, [r5, #0]
 80046bc:	b1b9      	cbz	r1, 80046ee <__sflush_r+0xae>
 80046be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80046c2:	4299      	cmp	r1, r3
 80046c4:	d002      	beq.n	80046cc <__sflush_r+0x8c>
 80046c6:	4628      	mov	r0, r5
 80046c8:	f7ff fbf2 	bl	8003eb0 <_free_r>
 80046cc:	2300      	movs	r3, #0
 80046ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80046d0:	e00d      	b.n	80046ee <__sflush_r+0xae>
 80046d2:	2301      	movs	r3, #1
 80046d4:	4628      	mov	r0, r5
 80046d6:	47b0      	blx	r6
 80046d8:	4602      	mov	r2, r0
 80046da:	1c50      	adds	r0, r2, #1
 80046dc:	d1c9      	bne.n	8004672 <__sflush_r+0x32>
 80046de:	682b      	ldr	r3, [r5, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0c6      	beq.n	8004672 <__sflush_r+0x32>
 80046e4:	2b1d      	cmp	r3, #29
 80046e6:	d001      	beq.n	80046ec <__sflush_r+0xac>
 80046e8:	2b16      	cmp	r3, #22
 80046ea:	d11e      	bne.n	800472a <__sflush_r+0xea>
 80046ec:	602f      	str	r7, [r5, #0]
 80046ee:	2000      	movs	r0, #0
 80046f0:	e022      	b.n	8004738 <__sflush_r+0xf8>
 80046f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046f6:	b21b      	sxth	r3, r3
 80046f8:	e01b      	b.n	8004732 <__sflush_r+0xf2>
 80046fa:	690f      	ldr	r7, [r1, #16]
 80046fc:	2f00      	cmp	r7, #0
 80046fe:	d0f6      	beq.n	80046ee <__sflush_r+0xae>
 8004700:	0793      	lsls	r3, r2, #30
 8004702:	680e      	ldr	r6, [r1, #0]
 8004704:	bf08      	it	eq
 8004706:	694b      	ldreq	r3, [r1, #20]
 8004708:	600f      	str	r7, [r1, #0]
 800470a:	bf18      	it	ne
 800470c:	2300      	movne	r3, #0
 800470e:	eba6 0807 	sub.w	r8, r6, r7
 8004712:	608b      	str	r3, [r1, #8]
 8004714:	f1b8 0f00 	cmp.w	r8, #0
 8004718:	dde9      	ble.n	80046ee <__sflush_r+0xae>
 800471a:	6a21      	ldr	r1, [r4, #32]
 800471c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800471e:	4643      	mov	r3, r8
 8004720:	463a      	mov	r2, r7
 8004722:	4628      	mov	r0, r5
 8004724:	47b0      	blx	r6
 8004726:	2800      	cmp	r0, #0
 8004728:	dc08      	bgt.n	800473c <__sflush_r+0xfc>
 800472a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800472e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004732:	81a3      	strh	r3, [r4, #12]
 8004734:	f04f 30ff 	mov.w	r0, #4294967295
 8004738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800473c:	4407      	add	r7, r0
 800473e:	eba8 0800 	sub.w	r8, r8, r0
 8004742:	e7e7      	b.n	8004714 <__sflush_r+0xd4>
 8004744:	dfbffffe 	.word	0xdfbffffe

08004748 <_fflush_r>:
 8004748:	b538      	push	{r3, r4, r5, lr}
 800474a:	690b      	ldr	r3, [r1, #16]
 800474c:	4605      	mov	r5, r0
 800474e:	460c      	mov	r4, r1
 8004750:	b913      	cbnz	r3, 8004758 <_fflush_r+0x10>
 8004752:	2500      	movs	r5, #0
 8004754:	4628      	mov	r0, r5
 8004756:	bd38      	pop	{r3, r4, r5, pc}
 8004758:	b118      	cbz	r0, 8004762 <_fflush_r+0x1a>
 800475a:	6a03      	ldr	r3, [r0, #32]
 800475c:	b90b      	cbnz	r3, 8004762 <_fflush_r+0x1a>
 800475e:	f7ff f9ad 	bl	8003abc <__sinit>
 8004762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d0f3      	beq.n	8004752 <_fflush_r+0xa>
 800476a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800476c:	07d0      	lsls	r0, r2, #31
 800476e:	d404      	bmi.n	800477a <_fflush_r+0x32>
 8004770:	0599      	lsls	r1, r3, #22
 8004772:	d402      	bmi.n	800477a <_fflush_r+0x32>
 8004774:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004776:	f7ff fb98 	bl	8003eaa <__retarget_lock_acquire_recursive>
 800477a:	4628      	mov	r0, r5
 800477c:	4621      	mov	r1, r4
 800477e:	f7ff ff5f 	bl	8004640 <__sflush_r>
 8004782:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004784:	07da      	lsls	r2, r3, #31
 8004786:	4605      	mov	r5, r0
 8004788:	d4e4      	bmi.n	8004754 <_fflush_r+0xc>
 800478a:	89a3      	ldrh	r3, [r4, #12]
 800478c:	059b      	lsls	r3, r3, #22
 800478e:	d4e1      	bmi.n	8004754 <_fflush_r+0xc>
 8004790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004792:	f7ff fb8b 	bl	8003eac <__retarget_lock_release_recursive>
 8004796:	e7dd      	b.n	8004754 <_fflush_r+0xc>

08004798 <__swhatbuf_r>:
 8004798:	b570      	push	{r4, r5, r6, lr}
 800479a:	460c      	mov	r4, r1
 800479c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047a0:	2900      	cmp	r1, #0
 80047a2:	b096      	sub	sp, #88	@ 0x58
 80047a4:	4615      	mov	r5, r2
 80047a6:	461e      	mov	r6, r3
 80047a8:	da0d      	bge.n	80047c6 <__swhatbuf_r+0x2e>
 80047aa:	89a3      	ldrh	r3, [r4, #12]
 80047ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80047b0:	f04f 0100 	mov.w	r1, #0
 80047b4:	bf14      	ite	ne
 80047b6:	2340      	movne	r3, #64	@ 0x40
 80047b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80047bc:	2000      	movs	r0, #0
 80047be:	6031      	str	r1, [r6, #0]
 80047c0:	602b      	str	r3, [r5, #0]
 80047c2:	b016      	add	sp, #88	@ 0x58
 80047c4:	bd70      	pop	{r4, r5, r6, pc}
 80047c6:	466a      	mov	r2, sp
 80047c8:	f000 f848 	bl	800485c <_fstat_r>
 80047cc:	2800      	cmp	r0, #0
 80047ce:	dbec      	blt.n	80047aa <__swhatbuf_r+0x12>
 80047d0:	9901      	ldr	r1, [sp, #4]
 80047d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80047d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80047da:	4259      	negs	r1, r3
 80047dc:	4159      	adcs	r1, r3
 80047de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047e2:	e7eb      	b.n	80047bc <__swhatbuf_r+0x24>

080047e4 <__smakebuf_r>:
 80047e4:	898b      	ldrh	r3, [r1, #12]
 80047e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047e8:	079d      	lsls	r5, r3, #30
 80047ea:	4606      	mov	r6, r0
 80047ec:	460c      	mov	r4, r1
 80047ee:	d507      	bpl.n	8004800 <__smakebuf_r+0x1c>
 80047f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80047f4:	6023      	str	r3, [r4, #0]
 80047f6:	6123      	str	r3, [r4, #16]
 80047f8:	2301      	movs	r3, #1
 80047fa:	6163      	str	r3, [r4, #20]
 80047fc:	b003      	add	sp, #12
 80047fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004800:	ab01      	add	r3, sp, #4
 8004802:	466a      	mov	r2, sp
 8004804:	f7ff ffc8 	bl	8004798 <__swhatbuf_r>
 8004808:	9f00      	ldr	r7, [sp, #0]
 800480a:	4605      	mov	r5, r0
 800480c:	4639      	mov	r1, r7
 800480e:	4630      	mov	r0, r6
 8004810:	f7ff fbba 	bl	8003f88 <_malloc_r>
 8004814:	b948      	cbnz	r0, 800482a <__smakebuf_r+0x46>
 8004816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800481a:	059a      	lsls	r2, r3, #22
 800481c:	d4ee      	bmi.n	80047fc <__smakebuf_r+0x18>
 800481e:	f023 0303 	bic.w	r3, r3, #3
 8004822:	f043 0302 	orr.w	r3, r3, #2
 8004826:	81a3      	strh	r3, [r4, #12]
 8004828:	e7e2      	b.n	80047f0 <__smakebuf_r+0xc>
 800482a:	89a3      	ldrh	r3, [r4, #12]
 800482c:	6020      	str	r0, [r4, #0]
 800482e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004832:	81a3      	strh	r3, [r4, #12]
 8004834:	9b01      	ldr	r3, [sp, #4]
 8004836:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800483a:	b15b      	cbz	r3, 8004854 <__smakebuf_r+0x70>
 800483c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004840:	4630      	mov	r0, r6
 8004842:	f000 f81d 	bl	8004880 <_isatty_r>
 8004846:	b128      	cbz	r0, 8004854 <__smakebuf_r+0x70>
 8004848:	89a3      	ldrh	r3, [r4, #12]
 800484a:	f023 0303 	bic.w	r3, r3, #3
 800484e:	f043 0301 	orr.w	r3, r3, #1
 8004852:	81a3      	strh	r3, [r4, #12]
 8004854:	89a3      	ldrh	r3, [r4, #12]
 8004856:	431d      	orrs	r5, r3
 8004858:	81a5      	strh	r5, [r4, #12]
 800485a:	e7cf      	b.n	80047fc <__smakebuf_r+0x18>

0800485c <_fstat_r>:
 800485c:	b538      	push	{r3, r4, r5, lr}
 800485e:	4d07      	ldr	r5, [pc, #28]	@ (800487c <_fstat_r+0x20>)
 8004860:	2300      	movs	r3, #0
 8004862:	4604      	mov	r4, r0
 8004864:	4608      	mov	r0, r1
 8004866:	4611      	mov	r1, r2
 8004868:	602b      	str	r3, [r5, #0]
 800486a:	f7fc ff19 	bl	80016a0 <_fstat>
 800486e:	1c43      	adds	r3, r0, #1
 8004870:	d102      	bne.n	8004878 <_fstat_r+0x1c>
 8004872:	682b      	ldr	r3, [r5, #0]
 8004874:	b103      	cbz	r3, 8004878 <_fstat_r+0x1c>
 8004876:	6023      	str	r3, [r4, #0]
 8004878:	bd38      	pop	{r3, r4, r5, pc}
 800487a:	bf00      	nop
 800487c:	20000350 	.word	0x20000350

08004880 <_isatty_r>:
 8004880:	b538      	push	{r3, r4, r5, lr}
 8004882:	4d06      	ldr	r5, [pc, #24]	@ (800489c <_isatty_r+0x1c>)
 8004884:	2300      	movs	r3, #0
 8004886:	4604      	mov	r4, r0
 8004888:	4608      	mov	r0, r1
 800488a:	602b      	str	r3, [r5, #0]
 800488c:	f7fc ff18 	bl	80016c0 <_isatty>
 8004890:	1c43      	adds	r3, r0, #1
 8004892:	d102      	bne.n	800489a <_isatty_r+0x1a>
 8004894:	682b      	ldr	r3, [r5, #0]
 8004896:	b103      	cbz	r3, 800489a <_isatty_r+0x1a>
 8004898:	6023      	str	r3, [r4, #0]
 800489a:	bd38      	pop	{r3, r4, r5, pc}
 800489c:	20000350 	.word	0x20000350

080048a0 <_sbrk_r>:
 80048a0:	b538      	push	{r3, r4, r5, lr}
 80048a2:	4d06      	ldr	r5, [pc, #24]	@ (80048bc <_sbrk_r+0x1c>)
 80048a4:	2300      	movs	r3, #0
 80048a6:	4604      	mov	r4, r0
 80048a8:	4608      	mov	r0, r1
 80048aa:	602b      	str	r3, [r5, #0]
 80048ac:	f7fc ff20 	bl	80016f0 <_sbrk>
 80048b0:	1c43      	adds	r3, r0, #1
 80048b2:	d102      	bne.n	80048ba <_sbrk_r+0x1a>
 80048b4:	682b      	ldr	r3, [r5, #0]
 80048b6:	b103      	cbz	r3, 80048ba <_sbrk_r+0x1a>
 80048b8:	6023      	str	r3, [r4, #0]
 80048ba:	bd38      	pop	{r3, r4, r5, pc}
 80048bc:	20000350 	.word	0x20000350

080048c0 <_init>:
 80048c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c2:	bf00      	nop
 80048c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048c6:	bc08      	pop	{r3}
 80048c8:	469e      	mov	lr, r3
 80048ca:	4770      	bx	lr

080048cc <_fini>:
 80048cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ce:	bf00      	nop
 80048d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048d2:	bc08      	pop	{r3}
 80048d4:	469e      	mov	lr, r3
 80048d6:	4770      	bx	lr
