/*
   Copyright (c) 2015 Broadcom Corporation
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/

/*
 *  Created on: Dec 2016
 *      Author: steven.hsieh@broadcom.com
 */

/*
 * Phy drivers for 63138, 63148, 4908
 */

#include "phy_drv.h"

#define SWITCH_REG_SINGLE_SERDES_CNTRL     ((volatile uint32_t *)(serdes_base+4))
    #define SWITCH_REG_SERDES_IDDQ       (1<<0)
    #define SWITCH_REG_SERDES_PWRDWN     (1<<1)
    #define SWITCH_REG_SERDES_RESETPLL   (1<<3)
    #define SWITCH_REG_SERDES_RESETMDIO  (1<<4)
    #define SWITCH_REG_SERDES_RESET      (1<<5)

#define SWITCH_SINGLE_SERDES_STAT      ((volatile uint32_t *)(serdes_base+8))
    #define SWITCH_REG_SSER_LINK_STAT   (1<<0)
    #define SWITCH_REG_SSER_RXSIG_DET   (1<<1)
    #define SWITCH_REG_SSER_RXSIG_1G    (1<<2)
    #define SWITCH_REG_SSER_SGMII       (1<<3)
    #define SWITCH_REG_SSER_SYNC_STAT   (1<<4)
    #define SWITCH_REG_SSER_POLL_LOCK   (1<<5)
    #define SWITCH_REG_SSER_EXTFB_DET   (1<<6)

static void __iomem *serdes_base;

#if defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
#define SGMII_FIBER_DETECT             ((volatile uint32_t *)sgmii_fiber_detect)
    #define MISC_SGMII_FIBER_GPIO36     1

static void __iomem *sgmii_fiber_detect;
#endif

static int serdes_probe(dt_device_t *pdev)
{
    int ret;

    serdes_base = dt_dev_remap(pdev, 0);
    if (IS_ERR(serdes_base))
    {
        ret = PTR_ERR(serdes_base);
        serdes_base = NULL;
        dev_err(&pdev->dev, "Missing serdes_base entry\n");
        goto Exit;
    }

#if defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
    sgmii_fiber_detect = dt_dev_remap(pdev, 1);
    if (IS_ERR(sgmii_fiber_detect))
    {
        ret = PTR_ERR(sgmii_fiber_detect);
        sgmii_fiber_detect = NULL;
        dev_err(&pdev->dev, "Missing SGMII fiber detect entry\n");
        goto Exit;
    }
#endif

    dev_dbg(&pdev->dev, "serdes_base=0x%p\n", serdes_base);
    dev_info(&pdev->dev, "registered\n");

    return 0;

Exit:
    return ret;
}

static const struct of_device_id of_platform_table[] = {
    { .compatible = "brcm,serdes138" },
    { /* end of list */ },
};

static struct platform_driver of_platform_driver = {
    .driver = {
        .name = "brcm-serdes138",
        .of_match_table = of_platform_table,
    },
    .probe = serdes_probe,
};
module_platform_driver(of_platform_driver);



#include "phy_drv_dsl_serdes.h"
#include <pmc_core_api.h>

static void config_serdes(phy_dev_t *phy_dev, u32 seq[], int seqSize);
static void sgmiiResCal(phy_dev_t *phy_dev);

static void dsl_2p5g_serdes_link_stats(phy_dev_t *phy_dev);

#if !defined(PHY_138CLASS_SERDES_NO_2P5G)
static u32 serdesRef50mVco6p25 [] =
{
    0x8000, 0x0c2f,
    0x8308, 0xc000,
    0x8050, 0x5740,
    0x8051, 0x03c001d0,
    0x8052, 0x19f0,
    0x8053, 0xaab0,
    0x8054, 0x8821,
    0x8055, 0x0044,
    0x8056, 0x8000,
    0x8057, 0x0872,
    0x8058, 0x0000,

    0x8106, 0x00400020,
    0x8054, 0x8021,
    0x8054, 0x8821,
};

static u32 serdesSet2p5GFiber [] =
{
    0x0010, 0x0C2F,       /* disable pll start sequencer */
    0x8066, 0x0009,       /* Set AFE for 2.5G */
    0x8065, 0x1620,
    0x8300, 0x0149,       /* enable fiber mode, also depend board parameters */
    0x8308, 0xC010,       /* Force 2.5G Fiber, enable 50MHz refclk */
    0x834a, 0x0001,       /* Set os2 mode */
    0x0000, 0x0140,       /* disable AN, set 1G mode */
    0x0010, 0x2C2F,       /* enable pll start sequencer */
};

static u32 serdesSet1GFiber [] =
{
    0x0010, 0x0c2f,     /* disable pll start sequencer */
    0x8300, 0x0149,     /* Force Auto Detect, Invert Signal Polarity, also depend on board parameters */
    0x8066, 0x8009,     /* Set AFE to Default Values */
    0x8065, 0x3220,
    0x8473, 0x1251,
    0x834a, 0x0003,
    0x0000, 0x0140,
    0x0010, 0x2c2f,     /* enable pll start sequencer */
};

static u32 serdesSet100MFiber [] =
{
    0x0010, 0x0c2f,     /* disable pll start sequencer */
    0x8300, 0x0009,     /* enable fiber mode, also depend on board parameters */
    0x8400, 0x014b,     /* enable fxmode */
    0x8066, 0x8009,     /* Set AFE to Default Values */
    0x8065, 0x3220,
    0x8402, 0x0880,     /* set disable_idle_correlator */
    0x8473, 0x1251,     /* Set step_one[1:0] */
    0x834a, 0x0003,     /* set os5 mode */
    0x0010, 0x2c2f,     /* enable pll start sequencer */
};

static u32 serdesSetSgmiiAutoSlave [] =
{
    0x0010, 0x0c2f,     /* disable pll start sequencer */
    0x8300, 0x0000,     /* also depend on board parameters */
    0x8066, 0x8009,     /* Set AFE to Default Values */
    0x8065, 0x3220,
    0x8301, 0x0007,
    0x8473, 0x1251,
    0x834a, 0x0003,
    0x0000, 0x1340,
    0x0010, 0x2c2f,     /* enable pll start sequencer */
};

static u32 serdesSet1GForcedSGMII [] =
{
    0x0010, 0x0c2f,     /* disable pll start sequencer */
    0x8300, 0x0140,     /* also depend on board parameters */
    0x8066, 0x8009,     /* Set AFE to Default Values */
    0x8065, 0x3220,
    0x8301, 0x0007,
    0x8473, 0x1251,
    0x834a, 0x0003,
    0x0000, 0x0140,
    0x0010, 0x2c2f,     /* enable pll start sequencer */
};

static u32 serdesSet100MForcedSGMII [] =
{
    0x0010, 0x0c2f,     /* disable pll start sequencer */
    0x8300, 0x0100,     /* also depend on board parameters */
    0x8066, 0x8009,     /* Set AFE to Default Values */
    0x8065, 0x3220,
    0x8301, 0x0007,
    0x8473, 0x1251,
    0x834a, 0x0003,
    0x0000, 0x2100,
    0x0010, 0x2c2f,     /* enable pll start sequencer */
};

#else
static u32 serdesSet1GFiber [] =
{
    0x0010, 0x0c2f,
    0x8182, 0x4000,     /* This and next lines are for yield rate improvement */
    0x8186, 0x003c,
    0x8300, 0x015d,     /* Force Auto Detect, Invert Signal Polarity, also depend on board parameters */
    0x8301, 0x7,
    0x0,    0x0140,
    0x0010, 0x2c2f
};

static u32 serdesSet100MFiber [] =
{
    0x0010, 0x0c2f,
    0x8182, 0x4000,     /* This and next lines are for yield rate improvement */
    0x8186, 0x003c,
    0x8300, 0xd,        /*  also depend on board parameters */
    0x8400, 0x14b,
    0x8402, 0x880,
    0x0010, 0x2c2f,
};

static u32 serdesSetSgmiiAutoSlave [] =
{
    0x0010, 0x0c2f,
    0x8182, 0x4000,     /* This and next lines are for yield rate improvement */
    0x8186, 0x003c,
    0x8300, 0x0000,     /*  also depend on board parameters */
    0x8066, 0x8009,     /* Set AFE to Default Values */
    0x8065, 0x3220,     // AFE tx control;  restore to default value
    0x8301, 0x0007,     //default is 6, added bit[0] parallel detect
    0x0,    0x1340,
    0x0010, 0x2c2f
};

static u32 serdesSet1GForcedSGMII [] =
{
    0x0010, 0x0c2f,
    0x8182, 0x4000,     /* This and next lines are for yield rate improvement */
    0x8186, 0x003c,
    0x8300, 0x0140,     /*  also depend on board parameters */
    0x8066, 0x8009,     /* Set AFE to Default Values */
    0x8065, 0x3220,     // AFE tx control;  restore to default value
    0x8301, 0x0007,     //default is 6, added bit[0] parallel detect
    0x0,    0x0140,
    0x0010, 0x2c2f
};

static u32 serdesSet100MForcedSGMII [] =
{
    0x0010, 0x0c2f,
    0x8182, 0x4000,     /* This and next lines are for yield rate improvement */
    0x8186, 0x003c,
    0x8300, 0x0140,     /*  also depend on board parameters */
    0x8066, 0x8009,     /* Set AFE to Default Values */
    0x8065, 0x3220,     // AFE tx control;  restore to default value
    0x8301, 0x0007,     //default is 6, added bit[0] parallel detect
    0x0,    0x2100,
    0x0010, 0x2c2f
};
#endif


#define SERDES_1000X_CONTROL        0x8300
    #define SERDES_SIGNAL_DETECTE_EN    (1<<2)
    #define SERDES_INVERT_SIGNAL_DET    (1<<3)

static void dsl_config_los(phy_dev_t *phy_dev)
{
    u16 v16;

    phy_serdes_t *phy_serdes = phy_dev->priv;

    ethsw_phy_exp_read(phy_dev, SERDES_1000X_CONTROL, &v16);
    if (phy_serdes->sfp_module_type != SFP_FIXED_PHY &&  phy_serdes->signal_detect_gpio != -1)
    {
        v16 |= SERDES_SIGNAL_DETECTE_EN;
        if (phy_serdes->signal_detect_invert)
            v16 |= SERDES_INVERT_SIGNAL_DET;
        else
            v16 &= ~SERDES_INVERT_SIGNAL_DET;
    }
    else
        v16 &= ~SERDES_SIGNAL_DETECTE_EN;
    ethsw_phy_exp_write(phy_dev, SERDES_1000X_CONTROL, v16);
}

static void dsl_sgmii_serdes_reset(phy_dev_t *phy_dev)
{
    phy_serdes_t *phy_serdes = phy_dev->priv;

    dsl_phy_reset(phy_dev);
    phy_serdes->current_speed = -1;
    sgmiiResCal(phy_dev);
}

#if !defined(PHY_138CLASS_SERDES_NO_2P5G)
static void dsl_config_serdes_2p5g(phy_dev_t *phy_dev)
{
    phy_serdes_t *phy_serdes = phy_dev->priv;

    dsl_sgmii_serdes_reset(phy_dev);
    config_serdes(phy_dev, serdesRef50mVco6p25, sizeof(serdesRef50mVco6p25));
    msleep(1);
    config_serdes(phy_dev, serdesSet2p5GFiber, sizeof(serdesSet2p5GFiber));
    phy_serdes->current_speed = PHY_SPEED_2500;
}

static void inline dsl_config_serdes_forced_2p5g(phy_dev_t *phy_dev)
{
    dsl_config_serdes_2p5g(phy_dev);
    msleep(20);
}
#endif

static int dsl_powerop_serdes(phy_dev_t *phy_dev, int powerLevel);
int phy_drv_serdes_138class_init_lock(phy_dev_t *phy_dev);

/****************************************************************************
    Broadcom Extended PHY registers
****************************************************************************/
#define BRCM_MIIEXT_BANK            0x1f
    #define BRCM_MIIEXT_BANK_MASK       0xfff0
    #define BRCM_MIIEXT_ADDR_RANGE      0xffe0
    #define BRCM_MIIEXT_DEF_BANK        0x8000
#define BRCM_MIIEXT_OFFSET          0x10
    #define BRCM_MIIEXT_OFF_MASK    0xf

#define MIIEX_DIGITAL_STATUS_1000X          0x8304
    #define MIIEX_SPEED_SHIFT       3
    #define MIIEX_SPEED             (3<<MIIEX_SPEED_SHIFT)
        #define MIIEX_SPD10         (0<<MIIEX_SPEED_SHIFT)
        #define MIIEX_SPD100        (1<<MIIEX_SPEED_SHIFT)
        #define MIIEX_SPD1000       (2<<MIIEX_SPEED_SHIFT)
        #define MIIEX_SPD2500       (3<<MIIEX_SPEED_SHIFT)
    #define MIIEX_DUPLEX            (1<<2)
    #define MIIEX_LINK              (1<<1)
    #define MIIEX_SGMII_MODE        (1<<0)

#define PLL_AFE_CTRL1               0x8051
    #define PLL_AFE_PLL_PON_SHIFT   6
    #define PLL_AFE_PLL_PON_MASK    (0xf << PLL_AFE_PLL_PON_SHIFT)

#define TX_AFE_CTRL2                0x8067
    #define TX_AFE_TX_PON_SHIFT     3
    #define TX_AFE_TX_PON_MASK      (0xf << TX_AFE_TX_PON_SHIFT)

#define RX_AFE_CTRL0                0x80b2
    #define RX_AFE_RX_PON_SHIFT     8
    #define RX_AFE_RX_PON_MASK      (0xf << RX_AFE_RX_PON_SHIFT)

#define RX_AFE_CTRL2                0x80b5
    #define INPUTERM_LOWZGND_EN     (1<<5)
    #define INPUTERM_LOWZVDD_EN     (1<<6)

#define BLK2_TESTMODELANE           0x8106
    #define RESCAL_SEL              (1<<6)

static void sgmiiResCal(phy_dev_t *phy_dev)
{
    static int init = 0;
    static int val;
    uint16_t v16;

    /*
       Resistor calibration for SFP RX_DATA AC coupling board design
       For SFP RX_DATA DC coupling board design, set value to (RX_AFE_CTRL2_DIV4 | INPUTERM_LOWZVDD_EN))
    */
    ethsw_phy_exp_write(phy_dev, RX_AFE_CTRL2, (RX_AFE_CTRL2_DIV4 | INPUTERM_LOWZGND_EN));

    if (init == 0) {
        if(GetRCalSetting_1UM_VERT(&val) != kPMC_NO_ERROR)
        {
            printk("GetRCalSetting_1UM_VERT failed; "
                   "leave SGMII termination resistor values untouched\n");
            return;
        }
    }

    val &= 0xf;
    if (!init)
        printk("Setting SGMII Calibration value to 0x%x\n", val);

    ethsw_phy_exp_read(phy_dev, PLL_AFE_CTRL1, &v16);
    v16 = (v16 & (~PLL_AFE_PLL_PON_MASK)) | (val << PLL_AFE_PLL_PON_SHIFT);
    ethsw_phy_exp_write(phy_dev, PLL_AFE_CTRL1, v16);
    if (!init)
        printk("    PLL_PON(%04x): 0x%04x; ", PLL_AFE_CTRL1, v16);

    ethsw_phy_exp_read(phy_dev, TX_AFE_CTRL2, &v16);
    v16 = (v16 & (~TX_AFE_TX_PON_MASK)) | (val << TX_AFE_TX_PON_SHIFT);
    ethsw_phy_exp_write(phy_dev, TX_AFE_CTRL2, v16);
    if (!init)
        pr_cont("TX_PON(%04x): 0x%04x; ", TX_AFE_CTRL2, v16);

    ethsw_phy_exp_read(phy_dev, RX_AFE_CTRL0, &v16);
    v16 = (v16 & (~RX_AFE_RX_PON_MASK)) | (val << RX_AFE_RX_PON_SHIFT);
    ethsw_phy_exp_write(phy_dev, RX_AFE_CTRL0, v16);
    if (!init)
        pr_cont("RX_PON(%04x): 0x%04x\n", RX_AFE_CTRL0, v16);

#if defined(CONFIG_BCM947622)
    // SGMIIPLUS2_X1 need this for the internal reg settings to take effect
    ethsw_phy_exp_read(phy_dev, BLK2_TESTMODELANE, &v16);
    v16 |= RESCAL_SEL;
    ethsw_phy_exp_write(phy_dev, BLK2_TESTMODELANE, v16);
#endif

    init = 1;
}

static phy_serdes_t serdes_138class[];
int phy_drv_serdes_138class_init_lock(phy_dev_t *phy_dev)
{
    uint16_t v16;
    phy_serdes_t *phy_serdes;

    phy_serdes = serdes_138class;
    phy_serdes->handle = phy_dev->priv;
    phy_dev->priv = phy_serdes;
    phy_serdes->phy_dev = phy_dev;
    phy_serdes->core_num = phy_dev->core_index;

    mutex_lock(&serdes_mutex);
#if defined(SERDES_OPT_CHECK)
    {
        int val;
        bcm_otp_is_sgmii_disabled(&val);
        if(val)
        {
            printk("****** Error: Invalid Serdes PHY defiend in board parameter - this chip does not support Serdes.\n");
            mutex_unlock(&serdes_mutex);
            return -1;
        }
    }
#endif

    phy_dsl_serdes_init(phy_dev);

#if defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
    if (phy_serdes->signal_detect_gpio == 36)
        *SGMII_FIBER_DETECT = MISC_SGMII_FIBER_GPIO36;
    else
        *SGMII_FIBER_DETECT = 0;
#endif

    /* Power Reset to make things clean */
    dsl_powerdown_serdes(phy_dev);
    dsl_powerup_serdes(phy_dev);

    /* read back for testing */
    phy_bus_read(phy_dev, MII_CONTROL, &v16);

    /* Reset PHY and Calibrate SGMII termination resistors */
    dsl_sgmii_serdes_reset(phy_dev);

    /* If not a combo PHY, call the function to init state machine without leaving
       SFP on without control during initialization */
    if (phy_serdes->sfp_module_type != SFP_FIXED_PHY)
    {
        phy_dsl_serdes_read_status(phy_dev);
    }

    dsl_config_los(phy_dev);
    phy_serdes->inited = 1;

    phy_dsl_serdes_post_init(phy_dev);

    mutex_unlock(&serdes_mutex);
    return 0;
}

static int dsl_138class_module_detected(phy_dev_t *phy_dev)
{
    return ((*(u32*)SWITCH_SINGLE_SERDES_STAT) & SWITCH_REG_SSER_RXSIG_DET) > 0;
}

static int dsl_sfp_light_detected(phy_dev_t *phy_dev);
static int dsl_serdes_speed_set(phy_dev_t *phy_dev, phy_speed_t speed, phy_duplex_t duplex);
static phy_serdes_t serdes_138class[] =
{
    {
        .phy_type = PHY_TYPE_138CLASS_SERDES,
        .speed_caps = PHY_CAP_AUTONEG|PHY_CAP_1000_FULL|PHY_CAP_100_FULL
#if !defined(PHY_138CLASS_SERDES_NO_2P5G)
            |PHY_CAP_2500
#endif
            ,
#if !defined(PHY_138CLASS_SERDES_NO_2P5G)
        .inter_phy_types = INTER_PHY_TYPES_S0F1K2K_M|INTER_PHY_TYPE_2P5GBASE_X_M,
        .current_speed = PHY_SPEED_2500,
#else
        .inter_phy_types = INTER_PHY_TYPES_S0F1K_M,
        .current_speed = PHY_SPEED_1000,
#endif
        .link_stats = dsl_2p5g_serdes_link_stats,
        .config_speed = PHY_SPEED_AUTO,
        .power_mode = SERDES_BASIC_POWER_SAVING,
        .power_admin_on = 1,
        .speed_set = dsl_serdes_speed_set,
        .power_set = dsl_powerop_serdes,
        .cur_power_level = -1,
        .enable_an = dsl_phy_enable_an,
        .light_detected = dsl_sfp_light_detected,
        .sfp_module_detected = dsl_138class_module_detected,
    }
};

/*
   static void serdes_work_around(int phy_id)
   Serdes work around during 100FX for dependency on Serdes status.
   When link is down, if crossbar is connected to Copper external port and
    Serdes is configured as 100FX, then 100FX Serdes will NEVER link up.
    The work around is to place crossbar back to Fibre external port when
    Copper port link down.
    phy_id:
        -1: Initialize work around.
        Others: current link down PHY ID.
*/
phy_dev_t *crossbar_get_phy_by_type(int phy_type);
int crossbar_phys_in_one_group(phy_dev_t *phy1, phy_dev_t *phy2);
void serdes_work_around(phy_dev_t *phy_dev)
{
#if defined(SWITCH_REG_SINGLE_SERDES_CNTRL)
    static phy_dev_t *crossbar_serdes_phy;
    phy_serdes_t *phy_serdes = crossbar_serdes_phy ? crossbar_serdes_phy->priv : NULL;

    if(phy_dev == NULL)    /* Init work around */
    {
        crossbar_serdes_phy = crossbar_get_phy_by_type(PHY_TYPE_138CLASS_SERDES);
        if (!crossbar_serdes_phy)
            return;
    }

    if (!crossbar_serdes_phy || !crossbar_phys_in_one_group(phy_dev, crossbar_serdes_phy) ||
        (phy_serdes->config_speed != PHY_SPEED_AUTO &&
        phy_serdes->config_speed != PHY_SPEED_100) ||
        phy_dev->phy_drv->phy_type == PHY_TYPE_138CLASS_SERDES)
    {
        /* If no Serdes in layout, link down PHY in different Switch Group from Serdes,
          no 100FX configured or Serdes is Link down, no action is taken */
        return;
    }

    crossbar_plat_select(-1,-1,-1, crossbar_serdes_phy);
#endif /* SERDES */
}
EXPORT_SYMBOL(serdes_work_around);

/* mask[] contains value to be read-modified-write */
static void config_serdes(phy_dev_t *phy_dev, u32 seq[], int seqSize)
{
    int i;
    u16 val, v16, mask;

    seqSize /= sizeof(seq[0]);
    for(i=0; i<seqSize; i+=2)
    {
        mask = seq[i+1] >> 16;
        val = seq[i+1] & 0xffff;

        if (mask == 0)
            ethsw_phy_exp_write(phy_dev, seq[i], val);
        else
        {
            ethsw_phy_exp_read(phy_dev, seq[i], &v16);
            v16 &= mask;
            v16 |= val & ~mask;
            ethsw_phy_exp_write(phy_dev, seq[i], v16);
        }
    }
}

static void dsl_sfp_restore_from_power_saving(phy_dev_t *phy_dev);
static int dsl_powerop_serdes(phy_dev_t *phy_dev, int powerLevel)
{
    u32 val32;
    phy_serdes_t *phy_serdes = phy_dev->priv;
    u16 v16;

    if (powerLevel == phy_serdes->cur_power_level)
        return 0;

    val32 = *(u32 *)SWITCH_REG_SINGLE_SERDES_CNTRL;
    val32 &= ~(0x1f << 8);
    val32 |= (phy_dev->addr << 8);
    switch(powerLevel)
    {
        case SERDES_POWER_UP:
            val32 |= SWITCH_REG_SERDES_RESETPLL|SWITCH_REG_SERDES_RESETMDIO|SWITCH_REG_SERDES_RESET;
            val32 &= ~(SWITCH_REG_SERDES_IDDQ|SWITCH_REG_SERDES_PWRDWN);
            *(u32 *)SWITCH_REG_SINGLE_SERDES_CNTRL = val32;
            msleep(1);
            val32 &= ~(SWITCH_REG_SERDES_RESETPLL|SWITCH_REG_SERDES_RESETMDIO|SWITCH_REG_SERDES_RESET);
            *(u32 *)SWITCH_REG_SINGLE_SERDES_CNTRL = val32;
            msleep(1);

            /* Do dummy MDIO read to work around ASIC problem */
            phy_bus_read(phy_dev, 0, &v16);
            /* Update cur_power_level before the restore to avoid loop with speed_set */
            phy_serdes->cur_power_level = powerLevel;
            dsl_sfp_restore_from_power_saving(phy_dev);
            break;
        case SERDES_POWER_DOWN:
            val32 |= SWITCH_REG_SERDES_PWRDWN|SWITCH_REG_SERDES_RESETPLL|
                SWITCH_REG_SERDES_RESETMDIO|SWITCH_REG_SERDES_RESET|
                SWITCH_REG_SERDES_IDDQ;
            *(u32 *)SWITCH_REG_SINGLE_SERDES_CNTRL = val32;
            break;
        default:
            printk("Wrong power level request to Serdes module\n");
            return 0;
    }

    phy_serdes->cur_power_level = powerLevel;
    return 0;
}

static void dsl_config_serdes_1kx(phy_dev_t *phy_dev)
{
    phy_serdes_t *phy_serdes = phy_dev->priv;

    dsl_sgmii_serdes_reset(phy_dev);
#if !defined(PHY_138CLASS_SERDES_NO_2P5G)
    config_serdes(phy_dev, serdesRef50mVco6p25, sizeof(serdesRef50mVco6p25));
    msleep(1);
#endif
    config_serdes(phy_dev, serdesSet1GFiber, sizeof(serdesSet1GFiber));
    phy_serdes->current_speed = PHY_SPEED_1000;
}

static void inline dsl_config_serdes_forced_1kx(phy_dev_t *phy_dev)
{
    dsl_sgmii_serdes_reset(phy_dev);
    dsl_config_serdes_1kx(phy_dev);
    msleep(50);
}

static void dsl_config_serdes_100fx(phy_dev_t *phy_dev)
{
    phy_serdes_t *phy_serdes = phy_dev->priv;

    dsl_sgmii_serdes_reset(phy_dev);
#if !defined(PHY_138CLASS_SERDES_NO_2P5G)
    config_serdes(phy_dev, serdesRef50mVco6p25, sizeof(serdesRef50mVco6p25));
    msleep(1);
#endif
    config_serdes(phy_dev, serdesSet100MFiber, sizeof(serdesSet100MFiber));
    phy_serdes->current_speed = PHY_SPEED_100;
}

static void inline dsl_config_serdes_forced_100fx(phy_dev_t *phy_dev)
{
    dsl_sgmii_serdes_reset(phy_dev);
    dsl_config_serdes_100fx(phy_dev);
    msleep(20);
}

static void dsl_config_serdes_auto_sgmii(phy_dev_t *phy_dev)
{
    dsl_sgmii_serdes_reset(phy_dev);
    config_serdes(phy_dev, serdesSetSgmiiAutoSlave, sizeof(serdesSetSgmiiAutoSlave));
    msleep(20);
}

static void dsl_config_serdes_1G_forced_sgmii(phy_dev_t *phy_dev)
{
    dsl_sgmii_serdes_reset(phy_dev);
    config_serdes(phy_dev, serdesSet1GForcedSGMII, sizeof(serdesSet100MForcedSGMII));
    msleep(20);
}

static void dsl_config_serdes_100M_forced_sgmii(phy_dev_t *phy_dev)
{
    dsl_sgmii_serdes_reset(phy_dev);
    config_serdes(phy_dev, serdesSet100MForcedSGMII, sizeof(serdesSet100MForcedSGMII));
    msleep(20);
}

static void dsl_sfp_restore_from_power_saving(phy_dev_t *phy_dev)
{
    phy_serdes_t *phy_serdes = phy_dev->priv;
    phy_speed_t current_speed = phy_serdes->current_speed;

    if(phy_serdes->power_mode == SERDES_BASIC_POWER_SAVING &&
       (!phy_dev->cascade_next || phy_dev->cascade_next->flag & PHY_FLAG_NOT_PRESENTED))   /* MODULE is not plugged in */
        return;

    dsl_sgmii_serdes_reset(phy_dev);

#if !defined(PHY_138CLASS_SERDES_NO_2P5G)
    config_serdes(phy_dev, serdesRef50mVco6p25, sizeof(serdesRef50mVco6p25));
    msleep(1);
#endif

    if (current_speed == -1) 
        current_speed = phy_serdes->config_speed;

    phy_serdes->current_speed = current_speed;
    phy_serdes->speed_set(phy_dev, phy_serdes->current_speed, PHY_DUPLEX_FULL);
}

static int dsl_serdes_speed_set(phy_dev_t *phy_dev, phy_speed_t speed, phy_duplex_t duplex)
{
    phy_serdes_t *phy_serdes = phy_dev->priv;
    int org_power_level = phy_serdes->cur_power_level;

    if (org_power_level != SERDES_POWER_UP)
    {
        phy_serdes->power_set(phy_dev, SERDES_POWER_UP);
        dsl_serdes_speed_set(phy_dev, speed, duplex);
        /* restore power level */
        phy_serdes->power_set(phy_dev, org_power_level);
        return 0;
    }

    phy_dev->an_enabled = 0;

    switch ((int)speed)
    {
        case PHY_SPEED_AUTO:
            /* For SGMII mode, only */
            if (phy_dev->current_inter_phy_type == INTER_PHY_TYPE_SGMII)
            {
                dsl_config_serdes_auto_sgmii(phy_dev);
                phy_dev->an_enabled = 1;
            }
            break;
#if !defined(PHY_138CLASS_SERDES_NO_2P5G)
        case PHY_SPEED_2500:
            dsl_config_serdes_2p5g(phy_dev);
            break;
#endif
        case PHY_SPEED_1000:
            if (phy_dev->current_inter_phy_type == INTER_PHY_TYPE_SGMII)
                dsl_config_serdes_1G_forced_sgmii(phy_dev);
            else
                dsl_config_serdes_1kx(phy_dev);
            break;
        case PHY_SPEED_100:
            if (phy_dev->current_inter_phy_type == INTER_PHY_TYPE_SGMII)
                dsl_config_serdes_100M_forced_sgmii(phy_dev);
            else
                dsl_config_serdes_100fx(phy_dev);
            break;
        default:
            printk("Not supported speed: 0x%x\n", speed);
            return -1;
    }

    if (phy_dev->configured_an_enable != PHY_CFG_AN_AUTO)
        phy_dev->an_enabled = phy_dev->configured_an_enable == PHY_CFG_AN_ON;
    
    return 0;
}

static void dsl_2p5g_serdes_link_stats(phy_dev_t *phy_dev)
{
    uint16_t v16;

    phy_bus_read(phy_dev, MII_STATUS, &v16);
    phy_dev->link = (v16 & MII_STATUS_LINK) != 0;


    if(phy_dev->link)
    {
        ethsw_phy_exp_read(phy_dev, MIIEX_DIGITAL_STATUS_1000X, &v16);
        switch (v16 & MIIEX_SPEED)
        {
            case MIIEX_SPD2500:
                phy_dev->speed = PHY_SPEED_2500;
                break;
            case MIIEX_SPD1000:
                phy_dev->speed = PHY_SPEED_1000;
                break;
            case MIIEX_SPD100:
                phy_dev->speed = PHY_SPEED_100;
                break;
            case MIIEX_SPD10:
                phy_dev->speed = PHY_SPEED_10;
                break;
        }

        phy_dev->duplex = (v16 & MIIEX_DUPLEX)? PHY_DUPLEX_FULL: PHY_DUPLEX_HALF;
    }
}

static int dsl_sfp_light_detected(phy_dev_t *phy_dev)
{
    phy_serdes_t *phy_serdes = phy_dev->priv;

    if (phy_serdes->signal_detect_gpio == -1)   /* If LOS is not configured, always return true */
    {
        return 1;
    }
    else
    {
        return ((*(u32*)SWITCH_SINGLE_SERDES_STAT) & SWITCH_REG_SSER_RXSIG_DET) > 0;
    }
}

static int dsl_serdes_eee_set(phy_dev_t *phy_dev, int enable)
{
    return 0;
}

static int dsl_serdes_eee_get(phy_dev_t *phy_dev, int *enable)
{
    phy_dev_t *cur;
    int tmp = 1;

    for (cur = phy_dev->cascade_next; cur && tmp; cur = cur->cascade_next)
        phy_dev_eee_get(cur, &tmp);

    *enable = tmp;
    return 0;
}

static int dsl_serdes_eee_resolution_get(phy_dev_t *phy_dev, int *enable)
{
    phy_dev_t *cur = phy_dev->cascade_next;
    int tmp;

    *enable = 0;
    if (!cur)
        return 0;

    do {
        phy_dev_eee_resolution_get(cur, &tmp);
        cur = cur->cascade_next;
    } while (cur && tmp);

    *enable = tmp;
    return 0;
}

static int phy_138_priv_fun_lock(phy_dev_t *phy_dev, int op_code, va_list ap)
{
    int ret = 0;

    mutex_lock(&serdes_mutex);

    switch (op_code)
    {
        case PHY_OP_RD_MDIO:
        case PHY_OP_WR_MDIO:
            if ((ret = dsl_serdes_check_power(phy_dev)))
                goto end;
            dsl_phy_exp_op(phy_dev, op_code, ap);
            break;
        default:
            ret = dsl_serdes_priv_fun(phy_dev, op_code, ap);
    }
end:
    mutex_unlock(&serdes_mutex);
    return 0;
}

phy_drv_t phy_drv_serdes_138class =
{
    .init = phy_drv_serdes_138class_init_lock,
    .phy_type = PHY_TYPE_138CLASS_SERDES,
    .read_status = phy_dsl_serdes_read_status_lock,
    .power_set = phy_dsl_serdes_power_set_lock,
    .power_get = phy_dsl_serdes_power_get,
    .apd_get = dsl_serdes_apd_get,
    .apd_set = dsl_serdes_apd_set_lock,
    .eee_set = dsl_serdes_eee_set,
    .eee_get = dsl_serdes_eee_get,
    .eee_resolution_get = dsl_serdes_eee_resolution_get,
    .speed_set = dsl_serdes_cfg_speed_set_lock,
    .caps_get = dsl_serdes_caps_get,
    .caps_set = dsl_serdes_caps_set_lock,
    .isolate_phy = mii_isolate_phy,
    .config_speed_get = dsl_serdes_speed_get,
    .inter_phy_types_get = dsl_serdes_inter_phy_types_get,
    .get_phy_name = dsl_serdes_get_phy_name,
    .priv_fun = phy_138_priv_fun_lock,
    .leds_init = dsl_phy_leds_init,	
    .dev_add = phy_dsl_serdes_dev_add_lock,
    .dt_priv = phy_dsl_serdes_dt_priv,
    .configured_inter_phy_speed_type_set = dsl_serdes_cfg_speed_mode_set_lock,

    .name = "2.5AE",
};

