
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Wed Oct 12 22:31:57 2022

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################## Formality Setup File ##############################
set SSLIB "/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
set synopsys_auto_setup true
true
set_svf "/home/IC/Labs/LAST/syn/default.svf"
SVF set to '/home/IC/Labs/LAST/syn/default.svf'.
1
## Read Reference Design Files
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
read_verilog -container Ref "/home/IC/Labs/LAST/Full_System/*.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/CLK_Divider.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/CLK_Gate.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/Reg_File.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/SYS_CTRL.v'
Loading include file '/home/IC/Labs/LAST/Full_System/Controller/Controller_FSM_RX.v'
Loading include file '/home/IC/Labs/LAST/Full_System/Controller/Controller_FSM_TX.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/SYS_TOP.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/UART.v'
1
read_verilog -container Ref "/home/IC/Labs/LAST/Full_System/ALU/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU/ALU_TOP_tb.v'
Warning: INITIAL statements are not supported. (File: /home/IC/Labs/LAST/Full_System/ALU/ALU_TOP_tb.v Line: 14)  (FMR_VLOG-101)
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU/Arithmatic_Unit.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU/CMP_Unit.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU/Decoder2X4_ALU_OUT.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU/Decoder2X4.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU/Logic_Unit.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU/OR_Gate.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/ALU/Shift_Unit.v'
1
read_verilog -container Ref "/home/IC/Labs/LAST/Full_System/Controller/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/LAST/Full_System/Controller/Controller_FSM_RX.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/Controller/Controller_FSM_TX.v'
Information: Loading new version of design '/WORK/Controller_FSM_TX' into container 'Ref' (FM-548)
Information: Loading new version of design '/WORK/Controller_FSM_RX' into container 'Ref' (FM-548)
1
read_verilog -container Ref "/home/IC/Labs/LAST/Full_System/RX_code/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/LAST/Full_System/RX_code/Data_Sampling.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/RX_code/Deserializer.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/RX_code/Edge_Bit_Counter.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/RX_code/FSM_RX.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/RX_code/Parity_Check.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/RX_code/Start_Check.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/RX_code/Stop_Check.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/RX_code/UART_RX.v'
1
read_verilog -container Ref "/home/IC/Labs/LAST/Full_System/TX_code/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/LAST/Full_System/TX_code/FSM_TX.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/TX_code/MUX4x1.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/TX_code/Parity_Calc.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/TX_code/Serializer.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/TX_code/UART_TX.v'
1
read_verilog -container Ref "/home/IC/Labs/LAST/Full_System/SYNC/*.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/LAST/Full_System/SYNC/BIT_SYNC.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/SYNC/DATA_SYNC.v'
Loading verilog file '/home/IC/Labs/LAST/Full_System/SYNC/RST_SYNC.v'
1
## set the top Reference Design 
set_reference_design SYS_TOP
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design UART   ...  
Status:   Elaborating design UART_TX   ...  
Status:   Elaborating design FSM_TX   ...  
Status:   Elaborating design MUX4x1   ...  
Status:   Elaborating design Parity_Calc   ...  
Status:   Elaborating design Serializer   ...  
Status:   Elaborating design UART_RX   ...  
Status:   Elaborating design FSM_RX   ...  
Status:   Elaborating design Edge_Bit_Counter   ...  
Status:   Elaborating design Data_Sampling   ...  
Warning: Variable(s) is(are) being read asynchronously. This may cause simulation-synthesis mismatches. (File: /home/IC/Labs/LAST/Full_System/RX_code/Data_Sampling.v Line: 17)  (FMR_VLOG-100)
Status:   Elaborating design Parity_Check   ...  
Status:   Elaborating design Start_Check   ...  
Status:   Elaborating design Stop_Check   ...  
Status:   Elaborating design Deserializer   ...  
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design BIT_SYNC  NUM_STAGES=2, BUS_WIDTH=1 ...  
Information: Created design named 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH1'. (FE-LINK-13)
Status:   Elaborating design RST_SYNC   ...  
Status:   Elaborating design CLK_Divider   ...  
Warning: Variable(s) is(are) being read asynchronously. This may cause simulation-synthesis mismatches. (File: /home/IC/Labs/LAST/Full_System/CLK_Divider.v Line: 17)  (FMR_VLOG-100)
Status:   Elaborating design CLK_Gate   ...  
Status:   Elaborating design ALU   ...  
Status:   Elaborating design Decoder2X4   ...  
Status:   Elaborating design Decoder2X4_ALU_OUT  Width=16 ...  
Information: Created design named 'Decoder2X4_ALU_OUT_Width16'. (FE-LINK-13)
Status:   Elaborating design Arithmatic_Unit  Width=16 ...  
Warning: Out of range bit select, index '16' out of range [15:0]. (File: /home/IC/Labs/LAST/Full_System/ALU/Arithmatic_Unit.v Line: 21)  (FMR_ELAB-177)
Warning: Out of range bit select, index '16' out of range [15:0]. (File: /home/IC/Labs/LAST/Full_System/ALU/Arithmatic_Unit.v Line: 26)  (FMR_ELAB-177)
Warning: Out of range bit select, index '16' out of range [15:0]. (File: /home/IC/Labs/LAST/Full_System/ALU/Arithmatic_Unit.v Line: 31)  (FMR_ELAB-177)
Warning: Out of range bit select, index '16' out of range [15:0]. (File: /home/IC/Labs/LAST/Full_System/ALU/Arithmatic_Unit.v Line: 36)  (FMR_ELAB-177)
Information: Created design named 'Arithmatic_Unit_Width16'. (FE-LINK-13)
Status:   Elaborating design Logic_Unit  Width=16 ...  
Information: Created design named 'Logic_Unit_Width16'. (FE-LINK-13)
Status:   Elaborating design CMP_Unit  Width=16 ...  
Information: Created design named 'CMP_Unit_Width16'. (FE-LINK-13)
Status:   Elaborating design Shift_Unit  Width=16 ...  
Information: Created design named 'Shift_Unit_Width16'. (FE-LINK-13)
Status:   Elaborating design OR_Gate   ...  
Status:   Elaborating design Reg_File   ...  
Status:   Elaborating design SYS_CTRL   ...  
Status:   Elaborating design Controller_FSM_TX   ...  
Status:   Elaborating design Controller_FSM_RX   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Ref:/WORK/SYS_TOP' with warnings
Reference design set to 'Ref:/WORK/SYS_TOP'
1
## Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
## Read Implementation Design Files
read_verilog -container Imp -netlist "/home/IC/Labs/LAST/syn/GLN/System_GLNet.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/LAST/syn/GLN/System_GLNet.v'
1
## set the top Implementation Design
set_implementation_design SYS_TOP
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
## matching Compare points
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 1 (13) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
    Info:  5 (0) multiply-driven nets found in reference (implementation) design; see formality.log for list.
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :         31          0          0          0         31
mark                :         26          0          0          0         26

SVF files read:
      /home/IC/Labs/LAST/syn/default.svf

SVF files produced:
  /home/IC/Labs/LAST/FM/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 299 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 22(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 4(0) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Registers                                                                22           0    
   Constrained 0X                                                         22           0    
****************************************************************************************

1
## verify
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 299 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 22(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 4(0) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Registers                                                                22           0    
   Constrained 0X                                                         22           0    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 299 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     295       1     299
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Constant reg                                                         3       0       3
  Unread                       0       0       0       0       0       3       0       3
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
#Reports
report_passing_points > "Reports/passing_points.rpt"
report_failing_points > "Reports/failing_points.rpt"
report_aborted_points > "Reports/aborted_points.rpt"
report_unverified_points > "Reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose fm_script.tcl
1
1
fm_shell (verify)> 