c27a0e4addffc5fb73128cba41fa83050b628e14
data_offload: Fix fifo_dst_ready generation
diff --git a/library/data_offload/data_offload.v b/library/data_offload/data_offload.v
index 1ab7ad7c..606947bf 100644
--- a/library/data_offload/data_offload.v
+++ b/library/data_offload/data_offload.v
@@ -252,10 +252,8 @@ module data_offload #(
   // interface)
   generate
   if (MEM_TYPE == 1'b1) begin
-    assign fifo_dst_ready_int_s = fifo_dst_ready;
-    assign dst_mem_valid_int_s = dst_mem_valid_s & m_axis_ready;
+    assign dst_mem_valid_int_s = dst_mem_valid_s;
   end else begin
-    assign fifo_dst_ready_int_s = 1'b1;
     // Compensate the 1 cycle READ latency of the BRAM
     always @(posedge m_axis_aclk) begin
       dst_mem_valid_d <= dst_mem_valid_s;
@@ -264,6 +262,8 @@ module data_offload #(
   end
   endgenerate
 
+  assign fifo_dst_ready_int_s = fifo_dst_ready & m_axis_ready;
+
   assign fifo_src_wdata = s_axis_data;
   assign fifo_dst_ren = dst_mem_valid_s;
 