// Seed: 1587152640
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout uwire id_1;
  assign id_1 = -1;
  logic id_3;
  ;
  assign id_3 = 1;
  wire id_4;
  supply0 id_5;
  wire id_6;
  ;
  logic id_7;
  wire  id_8;
  assign id_5 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_10 = 32'd46,
    parameter id_12 = 32'd88,
    parameter id_5  = 32'd97,
    parameter id_7  = 32'd49,
    parameter id_8  = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  inout logic [7:0] id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  wire _id_8;
  ;
  wire id_9[!  -1 : id_8], _id_10;
  assign id_2[-1&&id_7] = 1;
  wire id_11;
  wire [id_10 : id_10] _id_12;
  if (-1) assign id_6[id_12 :-1][id_8+:id_5] = -1;
  else assign id_9 = id_6;
  genvar id_13;
  module_0 modCall_1 (
      id_13,
      id_4
  );
  wire id_14;
  ;
  assign id_12 = id_4;
  wire id_15;
endmodule
