// Seed: 143527851
module module_0 (
    input wand id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5
    , id_18,
    input tri0 id_6,
    input wand id_7,
    output supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    input tri id_11,
    input supply0 id_12
    , id_19,
    input wand id_13,
    input supply1 id_14,
    input tri1 id_15,
    output uwire id_16
);
  wire id_20;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1
    , id_8,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    output uwire id_6
);
  always @(id_1 or posedge id_2);
  module_0(
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_6
  );
endmodule
