#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug  2 22:48:48 2021
# Process ID: 4692
# Current directory: C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23832 C:\Users\Fxil\Desktop\nscscc2021_group_qualifier_submission-rc1\release_project\func_test_v0.01\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 743.914 ; gain = 106.047
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simmycpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simmycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:182]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:183]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 155 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:201]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:213]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 211 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:242]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 157 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:246]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 158 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:247]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 177 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:254]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 176 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:255]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 159 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:268]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 166 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 180 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:271]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:285]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:286]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 163 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 167 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 170 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 173 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:333]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 178 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:334]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 181 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:349]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 160 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:419]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 154 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:427]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 209 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:456]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 161 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 164 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 168 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 171 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 174 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 182 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:478]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 207 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:483]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 179 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:549]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 165 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 169 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 172 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 175 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:587]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 162 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:590]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 286 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:592]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 183 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:594]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 285 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 213 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:644]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/simmycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simmycpu
ERROR: [VRFC 10-2989] 'rst' is not declared [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/simmycpu.v:64]
ERROR: [VRFC 10-2989] 'rst' is not declared [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/simmycpu.v:70]
ERROR: [VRFC 10-2865] module 'simmycpu' ignored due to previous errors [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/simmycpu.v:23]
"xvhdl --incr --relax -prj simmycpu_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 804.832 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 804.832 ; gain = 0.703
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simmycpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simmycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:182]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:183]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 155 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:201]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:213]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 211 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:242]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 157 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:246]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 158 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:247]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 177 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:254]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 176 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:255]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 159 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:268]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 166 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 180 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:271]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:285]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:286]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 163 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 167 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 170 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 173 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:333]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 178 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:334]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 181 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:349]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 160 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:419]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 154 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:427]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 209 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:456]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 161 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 164 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 168 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 171 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 174 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 182 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:478]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 207 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:483]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 179 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:549]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 165 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 169 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 172 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 175 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:587]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 162 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:590]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 286 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:592]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 183 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:594]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 285 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 213 [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:644]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/simmycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simmycpu
ERROR: [VRFC 10-2989] 'rst' is not declared [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/simmycpu.v:64]
ERROR: [VRFC 10-2989] 'rst' is not declared [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/simmycpu.v:70]
ERROR: [VRFC 10-2865] module 'simmycpu' ignored due to previous errors [C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/simmycpu.v:23]
"xvhdl --incr --relax -prj simmycpu_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 809.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 809.645 ; gain = 4.602
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
