INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:14:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 buffer114/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer120/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 0.828ns (13.709%)  route 5.212ns (86.291%))
  Logic Levels:           12  (LUT3=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2280, unset)         0.508     0.508    buffer114/clk
                         FDRE                                         r  buffer114/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer114/dataReg_reg[3]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer114/control/Q[3]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.271 r  buffer114/control/Memory[0][3]_i_1__13/O
                         net (fo=11, unplaced)        0.751     2.022    buffer114/control/dataReg_reg[3]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.065 r  buffer114/control/Memory[0][4]_i_2__8/O
                         net (fo=4, unplaced)         0.358     2.423    buffer114/control/addi24_result[4]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.466 f  buffer114/control/Memory[2][0]_i_2__11/O
                         net (fo=41, unplaced)        0.321     2.787    init42/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.830 f  init42/control/Memory[2][0]_i_2__10/O
                         net (fo=24, unplaced)        0.308     3.138    buffer176/fifo/init42_outs
                         LUT3 (Prop_lut3_I0_O)        0.047     3.185 f  buffer176/fifo/fullReg_i_2/O
                         net (fo=4, unplaced)         0.246     3.431    buffer176/fifo/Empty_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.474 f  buffer176/fifo/i__i_6/O
                         net (fo=2, unplaced)         0.716     4.190    buffer176/fifo/i__i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.233 r  buffer176/fifo/i__i_4/O
                         net (fo=5, unplaced)         0.272     4.505    buffer123/control/join_inputs/Head[0]_i_2__2_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.548 f  buffer123/control/join_inputs//i___19/O
                         net (fo=5, unplaced)         0.272     4.820    buffer196/fifo/addi40_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.863 f  buffer196/fifo/join_inputs/Head[0]_i_2__2/O
                         net (fo=5, unplaced)         0.272     5.135    fork83/control/generateBlocks[2].regblock/buffer197_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     5.178 r  fork83/control/generateBlocks[2].regblock/transmitValue_i_2__19/O
                         net (fo=2, unplaced)         0.716     5.894    fork83/control/generateBlocks[3].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     5.937 r  fork83/control/generateBlocks[3].regblock/transmitValue_i_3__6/O
                         net (fo=13, unplaced)        0.294     6.231    fork82/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     6.274 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__5/O
                         net (fo=5, unplaced)         0.274     6.548    buffer120/dataReg_reg[4]_1[0]
                         FDRE                                         r  buffer120/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=2280, unset)         0.483    12.683    buffer120/clk
                         FDRE                                         r  buffer120/dataReg_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.455    buffer120/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  5.907    




