// Seed: 3157901019
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wire id_6,
    input supply1 id_7
);
  assign id_6 = 1 ? id_1 : {1'b0};
  assign id_2 = id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri id_9,
    input wor id_10,
    input wire id_11,
    input tri id_12,
    input tri1 id_13,
    output tri1 id_14,
    output wand id_15,
    input tri id_16,
    input wand id_17,
    input supply1 id_18,
    output tri1 id_19,
    output supply0 id_20,
    output tri0 id_21,
    input uwire id_22,
    input wor id_23,
    input wor id_24,
    input tri1 id_25,
    output tri1 id_26,
    output wand id_27,
    input uwire id_28,
    output supply0 id_29,
    input tri1 id_30,
    input tri1 id_31,
    input wand id_32
    , id_35,
    input uwire id_33
);
  assign id_8 = 1;
  module_0(
      id_33, id_22, id_21, id_32, id_18, id_10, id_29, id_17
  );
endmodule
