Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 11:31:08 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    56          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.713        0.000                      0                  172        0.133        0.000                      0                  172        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.713        0.000                      0                  172        0.133        0.000                      0                  172        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.642ns (13.655%)  route 4.059ns (86.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.867     9.806    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y46         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.642ns (13.655%)  route 4.059ns (86.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.867     9.806    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y46         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.642ns (13.655%)  route 4.059ns (86.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.867     9.806    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y46         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.642ns (13.655%)  route 4.059ns (86.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.867     9.806    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y46         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.743     9.682    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[4]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y44         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.743     9.682    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[5]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y44         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.743     9.682    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y44         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.642ns (14.027%)  route 3.935ns (85.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.743     9.682    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  U2/lcd_clk_cnt_reg[7]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y44         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.642ns (14.080%)  route 3.918ns (85.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.726     9.665    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y43         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  U2/lcd_clk_cnt_reg[0]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y43         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.642ns (14.080%)  route 3.918ns (85.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  lcd_reset_reg/Q
                         net (fo=41, routed)          3.192     8.815    U2/reset
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  U2/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.726     9.665    U2/lcd_clk_cnt[0]_i_1_n_0
    SLICE_X30Y43         FDRE                                         r  U2/lcd_clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.448    14.820    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  U2/lcd_clk_cnt_reg[1]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X30Y43         FDRE (Setup_fdre_C_R)       -0.524    14.519    U2/lcd_clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.067     1.711    next_state[0]
    SLICE_X5Y16          FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.075     1.578    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     1.711    next_state[1]
    SLICE_X5Y16          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.071     1.574    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.110     1.779    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X3Y15          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.862     2.020    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.075     1.595    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  lcd_clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lcd_clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.130     1.742    lcd_clk_cnt_reg[26]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.787 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.787    lcd_reset_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.823     1.981    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.120     1.602    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y16          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDSE (Prop_fdse_C_Q)         0.141     1.646 r  spi_master_inst/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.136     1.783    spi_master_inst/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X1Y15          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.862     2.020    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.057     1.577    spi_master_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.148ns (59.033%)  route 0.103ns (40.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.653 r  spi_master_inst/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.103     1.756    spi_master_inst/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X1Y15          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.862     2.020    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.017     1.537    spi_master_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 spi_start_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.187ns (46.896%)  route 0.212ns (53.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  spi_start_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  spi_start_pulse_reg/Q
                         net (fo=3, routed)           0.212     1.856    spi_master_inst/start
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.046     1.902 r  spi_master_inst/FSM_onehot_next_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.902    spi_master_inst/FSM_onehot_next_state[3]_i_2_n_0
    SLICE_X2Y16          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.861     2.019    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.131     1.671    spi_master_inst/FSM_onehot_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.140%)  route 0.097ns (29.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.128     1.631 f  current_state_reg[0]/Q
                         net (fo=4, routed)           0.097     1.728    spi_master_inst/Q[0]
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.099     1.827 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    spi_master_inst_n_2
    SLICE_X5Y16          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.092     1.595    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.173     1.820    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X1Y15          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.862     2.020    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.066     1.586    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.924%)  route 0.098ns (30.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  current_state_reg[0]/Q
                         net (fo=4, routed)           0.098     1.729    spi_master_inst/Q[0]
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.099     1.828 r  spi_master_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    spi_master_inst_n_4
    SLICE_X5Y16          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.091     1.594    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.576ns  (logic 13.260ns (30.430%)  route 30.316ns (69.570%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=2 LUT3=6 LUT4=2 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  U2/temperature_int_reg[4]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[4]/Q
                         net (fo=121, routed)         3.082     3.541    U2/temperature_int_reg[4]
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.124     3.665 r  U2/znak[3]_i_660/O
                         net (fo=4, routed)           0.789     4.454    U2/znak[3]_i_660_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.839 r  U2/znak_reg[1]_i_506/CO[3]
                         net (fo=1, routed)           0.000     4.839    U2/znak_reg[1]_i_506_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.953 r  U2/znak_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     4.953    U2/znak_reg[1]_i_365_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.224 r  U2/znak_reg[1]_i_187/CO[0]
                         net (fo=48, routed)          1.459     6.683    U2/znak_reg[1]_i_187_n_3
    SLICE_X7Y28          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     7.530 r  U2/znak_reg[1]_i_142/O[1]
                         net (fo=2, routed)           1.067     8.597    U2/znak_reg[1]_i_142_n_6
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.329     8.926 r  U2/znak[1]_i_143/O
                         net (fo=2, routed)           1.037     9.963    U2/znak[1]_i_143_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.328    10.291 r  U2/znak[1]_i_146/O
                         net (fo=1, routed)           0.000    10.291    U2/znak[1]_i_146_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.804 r  U2/znak_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.804    U2/znak_reg[1]_i_62_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  U2/znak_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000    10.921    U2/znak_reg[3]_i_543_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  U2/znak_reg[1]_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.038    U2/znak_reg[1]_i_577_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  U2/znak_reg[1]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.155    U2/znak_reg[1]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.374 r  U2/znak_reg[1]_i_329/O[0]
                         net (fo=3, routed)           1.108    12.481    U2/znak_reg[1]_i_329_n_7
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.317    12.798 r  U2/znak[1]_i_480/O
                         net (fo=2, routed)           0.596    13.395    U2/znak[1]_i_480_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.328    13.723 r  U2/znak[1]_i_321/O
                         net (fo=2, routed)           0.955    14.678    U2/znak[1]_i_321_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    14.802 r  U2/znak[1]_i_325/O
                         net (fo=1, routed)           0.000    14.802    U2/znak[1]_i_325_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.203 r  U2/znak_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.203    U2/znak_reg[1]_i_152_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.425 r  U2/znak_reg[1]_i_68/O[0]
                         net (fo=6, routed)           1.302    16.727    U2/znak_reg[1]_i_68_n_7
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.299    17.026 r  U2/znak[1]_i_151/O
                         net (fo=1, routed)           0.000    17.026    U2/znak[1]_i_151_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.558 r  U2/znak_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.558    U2/znak_reg[1]_i_64_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.892 r  U2/znak_reg[1]_i_31/O[1]
                         net (fo=3, routed)           0.995    18.887    U2/znak_reg[1]_i_31_n_6
    SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.303    19.190 r  U2/znak[1]_i_81/O
                         net (fo=1, routed)           0.000    19.190    U2/znak[1]_i_81_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.740 r  U2/znak_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.740    U2/znak_reg[1]_i_33_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 f  U2/znak_reg[1]_i_18/CO[0]
                         net (fo=49, routed)          2.071    22.081    U2/znak_reg[1]_i_18_n_3
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.373    22.454 r  U2/znak[1]_i_425/O
                         net (fo=149, routed)         4.581    27.035    U2/znak[1]_i_425_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.124    27.159 r  U2/znak[1]_i_395/O
                         net (fo=2, routed)           1.011    28.170    U2/znak[1]_i_395_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.124    28.294 r  U2/znak[1]_i_399/O
                         net (fo=1, routed)           0.000    28.294    U2/znak[1]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.692 r  U2/znak_reg[1]_i_220/CO[3]
                         net (fo=1, routed)           0.000    28.692    U2/znak_reg[1]_i_220_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.931 r  U2/znak_reg[1]_i_426/O[2]
                         net (fo=3, routed)           0.991    29.922    U2/znak_reg[1]_i_426_n_5
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.302    30.224 r  U2/znak[1]_i_234/O
                         net (fo=2, routed)           1.044    31.268    U2/znak[1]_i_234_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124    31.392 r  U2/znak[1]_i_237/O
                         net (fo=1, routed)           0.000    31.392    U2/znak[1]_i_237_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.793 r  U2/znak_reg[1]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.793    U2/znak_reg[1]_i_112_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.127 r  U2/znak_reg[1]_i_122/O[1]
                         net (fo=3, routed)           1.343    33.470    U2/znak_reg[1]_i_122_n_6
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.303    33.773 r  U2/znak[1]_i_121/O
                         net (fo=2, routed)           0.793    34.565    U2/znak[1]_i_121_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.152    34.717 r  U2/znak[1]_i_99/O
                         net (fo=2, routed)           0.914    35.632    U2/znak[1]_i_99_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332    35.964 r  U2/znak[1]_i_102/O
                         net (fo=1, routed)           0.000    35.964    U2/znak[1]_i_102_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.391 r  U2/znak_reg[1]_i_46/O[1]
                         net (fo=2, routed)           1.104    37.495    U2/znak_reg[1]_i_46_n_6
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.306    37.801 r  U2/znak[1]_i_48/O
                         net (fo=1, routed)           0.000    37.801    U2/znak[1]_i_48_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    38.028 r  U2/znak_reg[1]_i_21/O[1]
                         net (fo=1, routed)           1.020    39.048    U2/znak_reg[1]_i_21_n_6
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.303    39.351 r  U2/znak[1]_i_12/O
                         net (fo=1, routed)           0.000    39.351    U2/znak[1]_i_12_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.752 r  U2/znak_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.752    U2/znak_reg[1]_i_6_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.974 r  U2/znak_reg[3]_i_23/O[0]
                         net (fo=3, routed)           0.960    40.935    U2/znak_reg[3]_i_23_n_7
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.299    41.234 f  U2/znak[2]_i_4/O
                         net (fo=1, routed)           0.941    42.174    U2/znak[2]_i_4_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124    42.298 f  U2/znak[2]_i_2/O
                         net (fo=1, routed)           1.153    43.452    U2/znak[2]_i_2_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I1_O)        0.124    43.576 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    43.576    U2/znak[2]_i_1_n_0
    SLICE_X15Y34         FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.460ns  (logic 13.490ns (31.040%)  route 29.970ns (68.960%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=2 LUT3=6 LUT4=2 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  U2/temperature_int_reg[4]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[4]/Q
                         net (fo=121, routed)         3.082     3.541    U2/temperature_int_reg[4]
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.124     3.665 r  U2/znak[3]_i_660/O
                         net (fo=4, routed)           0.789     4.454    U2/znak[3]_i_660_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.839 r  U2/znak_reg[1]_i_506/CO[3]
                         net (fo=1, routed)           0.000     4.839    U2/znak_reg[1]_i_506_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.953 r  U2/znak_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     4.953    U2/znak_reg[1]_i_365_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.224 r  U2/znak_reg[1]_i_187/CO[0]
                         net (fo=48, routed)          1.459     6.683    U2/znak_reg[1]_i_187_n_3
    SLICE_X7Y28          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     7.530 r  U2/znak_reg[1]_i_142/O[1]
                         net (fo=2, routed)           1.067     8.597    U2/znak_reg[1]_i_142_n_6
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.329     8.926 r  U2/znak[1]_i_143/O
                         net (fo=2, routed)           1.037     9.963    U2/znak[1]_i_143_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.328    10.291 r  U2/znak[1]_i_146/O
                         net (fo=1, routed)           0.000    10.291    U2/znak[1]_i_146_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.804 r  U2/znak_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.804    U2/znak_reg[1]_i_62_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  U2/znak_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000    10.921    U2/znak_reg[3]_i_543_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  U2/znak_reg[1]_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.038    U2/znak_reg[1]_i_577_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  U2/znak_reg[1]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.155    U2/znak_reg[1]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.374 r  U2/znak_reg[1]_i_329/O[0]
                         net (fo=3, routed)           1.108    12.481    U2/znak_reg[1]_i_329_n_7
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.317    12.798 r  U2/znak[1]_i_480/O
                         net (fo=2, routed)           0.596    13.395    U2/znak[1]_i_480_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.328    13.723 r  U2/znak[1]_i_321/O
                         net (fo=2, routed)           0.955    14.678    U2/znak[1]_i_321_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    14.802 r  U2/znak[1]_i_325/O
                         net (fo=1, routed)           0.000    14.802    U2/znak[1]_i_325_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.203 r  U2/znak_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.203    U2/znak_reg[1]_i_152_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.425 r  U2/znak_reg[1]_i_68/O[0]
                         net (fo=6, routed)           1.302    16.727    U2/znak_reg[1]_i_68_n_7
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.299    17.026 r  U2/znak[1]_i_151/O
                         net (fo=1, routed)           0.000    17.026    U2/znak[1]_i_151_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.558 r  U2/znak_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.558    U2/znak_reg[1]_i_64_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.892 r  U2/znak_reg[1]_i_31/O[1]
                         net (fo=3, routed)           0.995    18.887    U2/znak_reg[1]_i_31_n_6
    SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.303    19.190 r  U2/znak[1]_i_81/O
                         net (fo=1, routed)           0.000    19.190    U2/znak[1]_i_81_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.740 r  U2/znak_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.740    U2/znak_reg[1]_i_33_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 f  U2/znak_reg[1]_i_18/CO[0]
                         net (fo=49, routed)          2.071    22.081    U2/znak_reg[1]_i_18_n_3
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.373    22.454 r  U2/znak[1]_i_425/O
                         net (fo=149, routed)         4.581    27.035    U2/znak[1]_i_425_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.124    27.159 r  U2/znak[1]_i_395/O
                         net (fo=2, routed)           1.011    28.170    U2/znak[1]_i_395_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.124    28.294 r  U2/znak[1]_i_399/O
                         net (fo=1, routed)           0.000    28.294    U2/znak[1]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.692 r  U2/znak_reg[1]_i_220/CO[3]
                         net (fo=1, routed)           0.000    28.692    U2/znak_reg[1]_i_220_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.931 r  U2/znak_reg[1]_i_426/O[2]
                         net (fo=3, routed)           0.991    29.922    U2/znak_reg[1]_i_426_n_5
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.302    30.224 r  U2/znak[1]_i_234/O
                         net (fo=2, routed)           1.044    31.268    U2/znak[1]_i_234_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124    31.392 r  U2/znak[1]_i_237/O
                         net (fo=1, routed)           0.000    31.392    U2/znak[1]_i_237_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.793 r  U2/znak_reg[1]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.793    U2/znak_reg[1]_i_112_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.127 r  U2/znak_reg[1]_i_122/O[1]
                         net (fo=3, routed)           1.343    33.470    U2/znak_reg[1]_i_122_n_6
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.303    33.773 r  U2/znak[1]_i_121/O
                         net (fo=2, routed)           0.793    34.565    U2/znak[1]_i_121_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.152    34.717 r  U2/znak[1]_i_99/O
                         net (fo=2, routed)           0.914    35.632    U2/znak[1]_i_99_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332    35.964 r  U2/znak[1]_i_102/O
                         net (fo=1, routed)           0.000    35.964    U2/znak[1]_i_102_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.391 r  U2/znak_reg[1]_i_46/O[1]
                         net (fo=2, routed)           1.104    37.495    U2/znak_reg[1]_i_46_n_6
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.306    37.801 r  U2/znak[1]_i_48/O
                         net (fo=1, routed)           0.000    37.801    U2/znak[1]_i_48_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    38.028 r  U2/znak_reg[1]_i_21/O[1]
                         net (fo=1, routed)           1.020    39.048    U2/znak_reg[1]_i_21_n_6
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.303    39.351 r  U2/znak[1]_i_12/O
                         net (fo=1, routed)           0.000    39.351    U2/znak[1]_i_12_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.752 r  U2/znak_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.752    U2/znak_reg[1]_i_6_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.974 r  U2/znak_reg[3]_i_23/O[0]
                         net (fo=3, routed)           0.960    40.935    U2/znak_reg[3]_i_23_n_7
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.327    41.262 f  U2/znak[3]_i_8/O
                         net (fo=1, routed)           0.803    42.065    U2/znak[3]_i_8_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.326    42.391 f  U2/znak[3]_i_3/O
                         net (fo=1, routed)           0.945    43.336    U2/znak[3]_i_3_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    43.460 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    43.460    U2/znak[3]_i_1_n_0
    SLICE_X14Y34         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.330ns  (logic 13.260ns (31.326%)  route 29.070ns (68.674%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=2 LUT3=6 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  U2/temperature_int_reg[4]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[4]/Q
                         net (fo=121, routed)         3.082     3.541    U2/temperature_int_reg[4]
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.124     3.665 r  U2/znak[3]_i_660/O
                         net (fo=4, routed)           0.789     4.454    U2/znak[3]_i_660_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.839 r  U2/znak_reg[1]_i_506/CO[3]
                         net (fo=1, routed)           0.000     4.839    U2/znak_reg[1]_i_506_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.953 r  U2/znak_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     4.953    U2/znak_reg[1]_i_365_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.224 r  U2/znak_reg[1]_i_187/CO[0]
                         net (fo=48, routed)          1.459     6.683    U2/znak_reg[1]_i_187_n_3
    SLICE_X7Y28          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     7.530 r  U2/znak_reg[1]_i_142/O[1]
                         net (fo=2, routed)           1.067     8.597    U2/znak_reg[1]_i_142_n_6
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.329     8.926 r  U2/znak[1]_i_143/O
                         net (fo=2, routed)           1.037     9.963    U2/znak[1]_i_143_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.328    10.291 r  U2/znak[1]_i_146/O
                         net (fo=1, routed)           0.000    10.291    U2/znak[1]_i_146_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.804 r  U2/znak_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.804    U2/znak_reg[1]_i_62_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  U2/znak_reg[3]_i_543/CO[3]
                         net (fo=1, routed)           0.000    10.921    U2/znak_reg[3]_i_543_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  U2/znak_reg[1]_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.038    U2/znak_reg[1]_i_577_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  U2/znak_reg[1]_i_479/CO[3]
                         net (fo=1, routed)           0.000    11.155    U2/znak_reg[1]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.374 r  U2/znak_reg[1]_i_329/O[0]
                         net (fo=3, routed)           1.108    12.481    U2/znak_reg[1]_i_329_n_7
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.317    12.798 r  U2/znak[1]_i_480/O
                         net (fo=2, routed)           0.596    13.395    U2/znak[1]_i_480_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.328    13.723 r  U2/znak[1]_i_321/O
                         net (fo=2, routed)           0.955    14.678    U2/znak[1]_i_321_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    14.802 r  U2/znak[1]_i_325/O
                         net (fo=1, routed)           0.000    14.802    U2/znak[1]_i_325_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.203 r  U2/znak_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.203    U2/znak_reg[1]_i_152_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.425 r  U2/znak_reg[1]_i_68/O[0]
                         net (fo=6, routed)           1.302    16.727    U2/znak_reg[1]_i_68_n_7
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.299    17.026 r  U2/znak[1]_i_151/O
                         net (fo=1, routed)           0.000    17.026    U2/znak[1]_i_151_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.558 r  U2/znak_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.558    U2/znak_reg[1]_i_64_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.892 r  U2/znak_reg[1]_i_31/O[1]
                         net (fo=3, routed)           0.995    18.887    U2/znak_reg[1]_i_31_n_6
    SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.303    19.190 r  U2/znak[1]_i_81/O
                         net (fo=1, routed)           0.000    19.190    U2/znak[1]_i_81_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.740 r  U2/znak_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.740    U2/znak_reg[1]_i_33_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.011 f  U2/znak_reg[1]_i_18/CO[0]
                         net (fo=49, routed)          2.071    22.081    U2/znak_reg[1]_i_18_n_3
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.373    22.454 r  U2/znak[1]_i_425/O
                         net (fo=149, routed)         4.581    27.035    U2/znak[1]_i_425_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.124    27.159 r  U2/znak[1]_i_395/O
                         net (fo=2, routed)           1.011    28.170    U2/znak[1]_i_395_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.124    28.294 r  U2/znak[1]_i_399/O
                         net (fo=1, routed)           0.000    28.294    U2/znak[1]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.692 r  U2/znak_reg[1]_i_220/CO[3]
                         net (fo=1, routed)           0.000    28.692    U2/znak_reg[1]_i_220_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.931 r  U2/znak_reg[1]_i_426/O[2]
                         net (fo=3, routed)           0.991    29.922    U2/znak_reg[1]_i_426_n_5
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.302    30.224 r  U2/znak[1]_i_234/O
                         net (fo=2, routed)           1.044    31.268    U2/znak[1]_i_234_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124    31.392 r  U2/znak[1]_i_237/O
                         net (fo=1, routed)           0.000    31.392    U2/znak[1]_i_237_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.793 r  U2/znak_reg[1]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.793    U2/znak_reg[1]_i_112_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.127 r  U2/znak_reg[1]_i_122/O[1]
                         net (fo=3, routed)           1.343    33.470    U2/znak_reg[1]_i_122_n_6
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.303    33.773 r  U2/znak[1]_i_121/O
                         net (fo=2, routed)           0.793    34.565    U2/znak[1]_i_121_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.152    34.717 r  U2/znak[1]_i_99/O
                         net (fo=2, routed)           0.914    35.632    U2/znak[1]_i_99_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332    35.964 r  U2/znak[1]_i_102/O
                         net (fo=1, routed)           0.000    35.964    U2/znak[1]_i_102_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.391 r  U2/znak_reg[1]_i_46/O[1]
                         net (fo=2, routed)           1.104    37.495    U2/znak_reg[1]_i_46_n_6
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.306    37.801 r  U2/znak[1]_i_48/O
                         net (fo=1, routed)           0.000    37.801    U2/znak[1]_i_48_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    38.028 r  U2/znak_reg[1]_i_21/O[1]
                         net (fo=1, routed)           1.020    39.048    U2/znak_reg[1]_i_21_n_6
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.303    39.351 r  U2/znak[1]_i_12/O
                         net (fo=1, routed)           0.000    39.351    U2/znak[1]_i_12_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.752 r  U2/znak_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.752    U2/znak_reg[1]_i_6_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.974 f  U2/znak_reg[3]_i_23/O[0]
                         net (fo=3, routed)           0.725    40.700    U2/znak_reg[3]_i_23_n_7
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.299    40.999 r  U2/znak[1]_i_7/O
                         net (fo=1, routed)           0.473    41.472    U2/znak[1]_i_7_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I5_O)        0.124    41.596 f  U2/znak[1]_i_4/O
                         net (fo=1, routed)           0.610    42.206    U2/znak[1]_i_4_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.124    42.330 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    42.330    U2/znak[1]_i_1_n_0
    SLICE_X15Y34         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.703ns  (logic 6.775ns (27.426%)  route 17.928ns (72.574%))
  Logic Levels:           20  (CARRY4=10 FDRE=1 LUT3=2 LUT4=4 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  U2/temperature_int_reg[5]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  U2/temperature_int_reg[5]/Q
                         net (fo=125, routed)         5.162     5.686    U2/temperature_int_reg[5]
    SLICE_X8Y38          LUT4 (Prop_lut4_I3_O)        0.124     5.810 r  U2/znak[3]_i_423/O
                         net (fo=1, routed)           0.000     5.810    U2/znak[3]_i_423_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.343 r  U2/znak_reg[3]_i_212/CO[3]
                         net (fo=1, routed)           0.000     6.343    U2/znak_reg[3]_i_212_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.460 r  U2/znak_reg[3]_i_118/CO[3]
                         net (fo=40, routed)          1.581     8.041    U2/znak_reg[3]_i_118_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.649 r  U2/znak_reg[3]_i_562/CO[2]
                         net (fo=5, routed)           0.360     9.009    U2/znak_reg[3]_i_562_n_1
    SLICE_X10Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     9.790 r  U2/znak_reg[3]_i_382/CO[3]
                         net (fo=17, routed)          1.144    10.934    U2/znak_reg[3]_i_382_n_0
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.152    11.086 r  U2/znak[3]_i_376/O
                         net (fo=2, routed)           1.062    12.148    U2/znak[3]_i_376_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I4_O)        0.326    12.474 r  U2/znak[3]_i_380/O
                         net (fo=1, routed)           0.000    12.474    U2/znak[3]_i_380_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.054 r  U2/znak_reg[3]_i_183/O[2]
                         net (fo=10, routed)          1.745    14.799    U2/znak_reg[3]_i_183_n_5
    SLICE_X6Y48          LUT3 (Prop_lut3_I2_O)        0.335    15.134 r  U2/znak[3]_i_178/O
                         net (fo=2, routed)           0.607    15.741    U2/znak[3]_i_178_n_0
    SLICE_X6Y49          LUT4 (Prop_lut4_I3_O)        0.355    16.096 r  U2/znak[3]_i_182/O
                         net (fo=1, routed)           0.000    16.096    U2/znak[3]_i_182_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  U2/znak_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.001    16.610    U2/znak_reg[3]_i_88_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  U2/znak_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.727    U2/znak_reg[3]_i_36_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.946 r  U2/znak_reg[3]_i_25/O[0]
                         net (fo=3, routed)           1.168    18.113    U2/znak_reg[3]_i_25_n_7
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.295    18.408 r  U2/znak[3]_i_45/O
                         net (fo=1, routed)           0.000    18.408    U2/znak[3]_i_45_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.809 r  U2/znak_reg[3]_i_26/CO[3]
                         net (fo=46, routed)          3.157    21.966    U2/znak_reg[3]_i_26_n_0
    SLICE_X14Y46         LUT5 (Prop_lut5_I3_O)        0.124    22.090 r  U2/znak[3]_i_16/O
                         net (fo=1, routed)           0.000    22.090    U2/znak[3]_i_16_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.342 r  U2/znak_reg[3]_i_4/O[0]
                         net (fo=1, routed)           1.297    23.639    U2/znak_reg[3]_i_4_n_7
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.295    23.934 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.645    24.579    U2/znak[0]_i_2_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    24.703 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.000    24.703    U2/znak[0]_i_1_n_0
    SLICE_X14Y34         FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.538ns  (logic 8.767ns (37.246%)  route 14.771ns (62.754%))
  Logic Levels:           24  (CARRY4=11 FDRE=1 LUT2=1 LUT3=5 LUT4=4 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  U2/temperature_int_reg[4]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  U2/temperature_int_reg[4]/Q
                         net (fo=121, routed)         2.932     3.391    U2/temperature_int_reg[4]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.124     3.515 r  U2/znak[4]_i_186/O
                         net (fo=4, routed)           0.871     4.386    U2/znak[4]_i_186_n_0
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     4.510 r  U2/znak[4]_i_190/O
                         net (fo=1, routed)           0.000     4.510    U2/znak[4]_i_190_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.043 r  U2/znak_reg[4]_i_126/CO[3]
                         net (fo=1, routed)           0.000     5.043    U2/znak_reg[4]_i_126_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  U2/znak_reg[4]_i_63/CO[3]
                         net (fo=40, routed)          1.039     6.199    U2/znak_reg[4]_i_63_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     6.807 r  U2/znak_reg[4]_i_62/CO[2]
                         net (fo=3, routed)           0.351     7.158    U2/znak_reg[4]_i_62_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     7.939 f  U2/znak_reg[4]_i_165/CO[3]
                         net (fo=27, routed)          1.189     9.128    U2/znak_reg[4]_i_165_n_0
    SLICE_X13Y37         LUT2 (Prop_lut2_I0_O)        0.149     9.277 r  U2/znak[4]_i_85/O
                         net (fo=16, routed)          0.925    10.201    U2/znak[4]_i_85_n_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.332    10.533 r  U2/znak[4]_i_97/O
                         net (fo=1, routed)           0.000    10.533    U2/znak[4]_i_97_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.083 r  U2/znak_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.083    U2/znak_reg[4]_i_48_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.396 r  U2/znak_reg[4]_i_49/O[3]
                         net (fo=12, routed)          1.463    12.859    U2/znak_reg[4]_i_49_n_4
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.332    13.191 r  U2/znak[4]_i_266/O
                         net (fo=2, routed)           1.002    14.193    U2/znak[4]_i_266_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.355    14.548 r  U2/znak[4]_i_270/O
                         net (fo=1, routed)           0.000    14.548    U2/znak[4]_i_270_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.061 r  U2/znak_reg[4]_i_210/CO[3]
                         net (fo=1, routed)           0.000    15.061    U2/znak_reg[4]_i_210_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.384 r  U2/znak_reg[4]_i_149/O[1]
                         net (fo=2, routed)           0.927    16.311    U2/znak_reg[4]_i_149_n_6
    SLICE_X11Y34         LUT3 (Prop_lut3_I1_O)        0.331    16.642 r  U2/znak[4]_i_77/O
                         net (fo=2, routed)           0.953    17.595    U2/znak[4]_i_77_n_0
    SLICE_X11Y35         LUT4 (Prop_lut4_I3_O)        0.332    17.927 r  U2/znak[4]_i_81/O
                         net (fo=1, routed)           0.000    17.927    U2/znak[4]_i_81_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.459 r  U2/znak_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.459    U2/znak_reg[4]_i_29_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.793 r  U2/znak_reg[4]_i_7/O[1]
                         net (fo=3, routed)           0.965    19.758    U2/znak_reg[4]_i_7_n_6
    SLICE_X8Y36          LUT3 (Prop_lut3_I1_O)        0.303    20.061 r  U2/znak[4]_i_28/O
                         net (fo=1, routed)           0.000    20.061    U2/znak[4]_i_28_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    20.599 r  U2/znak_reg[4]_i_6/CO[2]
                         net (fo=2, routed)           1.103    21.703    U2/znak_reg[4]_i_6_n_1
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.332    22.035 r  U2/znak[4]_i_12/O
                         net (fo=1, routed)           0.299    22.333    U2/znak[4]_i_12_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I3_O)        0.328    22.661 f  U2/znak[4]_i_3/O
                         net (fo=3, routed)           0.753    23.414    U2/znak[4]_i_3_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124    23.538 r  U2/znak[4]_i_1/O
                         net (fo=1, routed)           0.000    23.538    U2/znak[4]_i_1_n_0
    SLICE_X14Y34         FDCE                                         r  U2/znak_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 4.127ns (59.459%)  route 2.814ns (40.541%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.814     3.233    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.708     6.942 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.942    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 4.055ns (61.040%)  route 2.588ns (38.960%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X14Y26         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           2.588     3.106    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     6.644 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     6.644    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 4.002ns (60.823%)  route 2.578ns (39.177%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.578     3.034    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.580 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.580    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 4.065ns (63.143%)  route 2.373ns (36.857%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           2.373     2.891    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     6.438 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.438    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 4.129ns (64.737%)  route 2.249ns (35.263%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.249     2.668    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.710     6.378 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.378    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/next_command_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE                         0.000     0.000 r  U2/next_command_reg[3]/C
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/next_command_reg[3]/Q
                         net (fo=2, routed)           0.095     0.259    U2/next_command_reg_n_0_[3]
    SLICE_X15Y28         LUT3 (Prop_lut3_I1_O)        0.049     0.308 r  U2/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    U2/state[3]
    SLICE_X15Y28         FDCE                                         r  U2/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.227ns (67.189%)  route 0.111ns (32.811%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE                         0.000     0.000 r  U2/char_no_reg[1]/C
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U2/char_no_reg[1]/Q
                         net (fo=18, routed)          0.111     0.239    U2/char_no_reg_n_0_[1]
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.099     0.338 r  U2/char_no[5]_i_2/O
                         net (fo=1, routed)           0.000     0.338    U2/char_no[5]_i_2_n_0
    SLICE_X28Y33         FDCE                                         r  U2/char_no_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.990%)  route 0.159ns (46.010%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[3]/Q
                         net (fo=6, routed)           0.159     0.300    U2/char_no_reg_n_0_[3]
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  U2/znak[5]_i_1/O
                         net (fo=1, routed)           0.000     0.345    U2/znak[5]_i_1_n_0
    SLICE_X28Y34         FDPE                                         r  U2/znak_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.834%)  route 0.160ns (46.166%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/char_no_reg[3]/Q
                         net (fo=6, routed)           0.160     0.301    U2/char_no_reg_n_0_[3]
    SLICE_X28Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  U2/znak[6]_i_2/O
                         net (fo=1, routed)           0.000     0.346    U2/znak[6]_i_2_n_0
    SLICE_X28Y34         FDCE                                         r  U2/znak_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.201%)  route 0.138ns (39.799%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[0]/C
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/LCD_DATA_VALUE_reg[0]/Q
                         net (fo=1, routed)           0.138     0.302    U2/LCD_DATA_VALUE_reg_n_0_[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.347 r  U2/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U2/LCD_DATA[0]_i_1_n_0
    SLICE_X15Y32         FDRE                                         r  U2/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.504%)  route 0.168ns (47.496%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.168     0.309    U2/state_reg_n_0_[4]
    SLICE_X15Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  U2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U2/state[1]
    SLICE_X15Y28         FDCE                                         r  U2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.886%)  route 0.172ns (48.114%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[1]/Q
                         net (fo=34, routed)          0.172     0.313    U2/state_reg_n_0_[1]
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  U2/state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U2/state[4]
    SLICE_X15Y29         FDCE                                         r  U2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.110%)  route 0.178ns (48.890%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE                         0.000     0.000 r  U2/state_reg[0]/C
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[0]/Q
                         net (fo=32, routed)          0.178     0.319    U2/state_reg_n_0_[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.364 r  U2/ready_i_1/O
                         net (fo=1, routed)           0.000     0.364    U2/ready_i_1_n_0
    SLICE_X15Y30         FDRE                                         r  U2/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.840%)  route 0.187ns (50.160%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE                         0.000     0.000 r  U2/state_reg[0]/C
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[0]/Q
                         net (fo=32, routed)          0.187     0.328    U2/state_reg_n_0_[0]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.373 r  U2/next_command[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    U2/next_command[0]_i_1_n_0
    SLICE_X15Y26         FDPE                                         r  U2/next_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.696%)  route 0.188ns (50.304%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[1]/Q
                         net (fo=34, routed)          0.188     0.329    U2/state_reg_n_0_[1]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.374 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    U2/state[0]
    SLICE_X15Y28         FDCE                                         r  U2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.712ns  (logic 3.957ns (33.786%)  route 7.755ns (66.214%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.369    15.075    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124    15.199 r  spi_master_inst/temperature_int[7]_i_5/O
                         net (fo=6, routed)           0.983    16.182    spi_master_inst/temperature_int[7]_i_5_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.306 r  spi_master_inst/temperature_int[6]_i_1/O
                         net (fo=1, routed)           0.587    16.893    U2/D[6]
    SLICE_X10Y22         FDRE                                         r  U2/temperature_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 3.957ns (34.512%)  route 7.509ns (65.488%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.369    15.075    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124    15.199 r  spi_master_inst/temperature_int[7]_i_5/O
                         net (fo=6, routed)           0.992    16.191    spi_master_inst/temperature_int[7]_i_5_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.315 r  spi_master_inst/temperature_int[7]_rep_i_1/O
                         net (fo=1, routed)           0.332    16.646    U2/temperature_int_reg[7]_rep_0
    SLICE_X10Y22         FDRE                                         r  U2/temperature_int_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.288ns  (logic 3.957ns (35.056%)  route 7.331ns (64.944%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.369    15.075    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124    15.199 r  spi_master_inst/temperature_int[7]_i_5/O
                         net (fo=6, routed)           1.146    16.345    spi_master_inst/temperature_int[7]_i_5_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  spi_master_inst/temperature_int[7]_i_2/O
                         net (fo=1, routed)           0.000    16.469    U2/D[7]
    SLICE_X10Y22         FDRE                                         r  U2/temperature_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.278ns  (logic 3.957ns (35.087%)  route 7.321ns (64.913%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.369    15.075    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124    15.199 r  spi_master_inst/temperature_int[7]_i_5/O
                         net (fo=6, routed)           1.136    16.335    spi_master_inst/temperature_int[7]_i_5_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.459 r  spi_master_inst/temperature_int[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    16.459    U2/temperature_int_reg[7]_rep__0_0
    SLICE_X10Y22         FDRE                                         r  U2/temperature_int_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.141ns  (logic 3.957ns (35.516%)  route 7.184ns (64.484%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.521    15.227    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.124    15.351 r  spi_master_inst/temperature_int[5]_i_2/O
                         net (fo=3, routed)           0.847    16.198    spi_master_inst/temperature_int[5]_i_2_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    16.322 r  spi_master_inst/temperature_int[4]_i_1/O
                         net (fo=1, routed)           0.000    16.322    U2/D[4]
    SLICE_X9Y20          FDRE                                         r  U2/temperature_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 3.957ns (35.626%)  route 7.150ns (64.374%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.521    15.227    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.124    15.351 r  spi_master_inst/temperature_int[5]_i_2/O
                         net (fo=3, routed)           0.813    16.164    spi_master_inst/temperature_int[5]_i_2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    16.288 r  spi_master_inst/temperature_int[5]_i_1/O
                         net (fo=1, routed)           0.000    16.288    U2/D[5]
    SLICE_X8Y20          FDRE                                         r  U2/temperature_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]_rep__2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.799ns  (logic 3.957ns (36.642%)  route 6.842ns (63.358%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 r  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.366    15.072    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124    15.196 r  spi_master_inst/temperature_int[2]_i_1/O
                         net (fo=7, routed)           0.660    15.856    spi_master_inst/miso_buffer_reg[11]_0[2]
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    15.980 r  spi_master_inst/temperature_int[7]_rep__2_i_1/O
                         net (fo=1, routed)           0.000    15.980    U2/temperature_int_reg[7]_rep__2_0
    SLICE_X9Y22          FDRE                                         r  U2/temperature_int_reg[7]_rep__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.715ns  (logic 3.957ns (36.930%)  route 6.758ns (63.070%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.521    15.227    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.124    15.351 r  spi_master_inst/temperature_int[5]_i_2/O
                         net (fo=3, routed)           0.421    15.772    spi_master_inst/temperature_int[5]_i_2_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    15.896 r  spi_master_inst/temperature_int[3]_i_1/O
                         net (fo=1, routed)           0.000    15.896    U2/D[3]
    SLICE_X9Y20          FDRE                                         r  U2/temperature_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.562ns  (logic 3.957ns (37.465%)  route 6.605ns (62.535%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 r  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.366    15.072    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124    15.196 r  spi_master_inst/temperature_int[2]_i_1/O
                         net (fo=7, routed)           0.423    15.619    spi_master_inst/miso_buffer_reg[11]_0[2]
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    15.743 r  spi_master_inst/temperature_int[7]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.743    U2/temperature_int_reg[7]_rep__1_0
    SLICE_X9Y22          FDRE                                         r  U2/temperature_int_reg[7]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.193ns  (logic 3.833ns (37.605%)  route 6.360ns (62.395%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=15, routed)          1.367     7.066    spi_master_inst/spi_miso_data[6]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.152     7.218 r  spi_master_inst/temperature_int[7]_i_41/O
                         net (fo=2, routed)           1.124     8.341    spi_master_inst/temperature_int[7]_i_41_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.332     8.673 r  spi_master_inst/temperature_int[7]_i_24/O
                         net (fo=1, routed)           0.330     9.003    spi_master_inst/temperature_int[7]_i_24_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.529 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.529    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.842 r  spi_master_inst/temperature_int_reg[7]_i_4/O[3]
                         net (fo=18, routed)          0.990    10.832    spi_master_inst/temperature_int_reg[7]_i_4_n_4
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.306    11.138 r  spi_master_inst/temperature_int[2]_i_42/O
                         net (fo=1, routed)           0.000    11.138    spi_master_inst/temperature_int[2]_i_42_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.671    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.788 r  spi_master_inst/temperature_int_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.788    spi_master_inst/temperature_int_reg[2]_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.007 r  spi_master_inst/temperature_int_reg[2]_i_3/O[0]
                         net (fo=3, routed)           1.005    13.013    spi_master_inst/temperature_int_reg[2]_i_3_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    13.308 r  spi_master_inst/temperature_int[2]_i_10/O
                         net (fo=1, routed)           0.000    13.308    spi_master_inst/temperature_int[2]_i_10_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.706 r  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           0.901    14.607    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124    14.731 r  spi_master_inst/temperature_int[1]_i_1/O
                         net (fo=1, routed)           0.643    15.374    U2/D[1]
    SLICE_X5Y20          FDRE                                         r  U2/temperature_int_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_E_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.842%)  route 0.194ns (54.158%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.194     1.827    U2/reset
    SLICE_X14Y26         FDPE                                         f  U2/LCD_E_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.842%)  route 0.194ns (54.158%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.194     1.827    U2/reset
    SLICE_X15Y26         FDPE                                         f  U2/next_command_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_RS_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.164ns (37.742%)  route 0.271ns (62.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.271     1.904    U2/reset
    SLICE_X14Y27         FDCE                                         f  U2/LCD_RS_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.164ns (37.742%)  route 0.271ns (62.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.271     1.904    U2/reset
    SLICE_X15Y27         FDCE                                         f  U2/next_command_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.164ns (37.742%)  route 0.271ns (62.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.271     1.904    U2/reset
    SLICE_X15Y27         FDCE                                         f  U2/next_command_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.164ns (37.742%)  route 0.271ns (62.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.271     1.904    U2/reset
    SLICE_X15Y27         FDCE                                         f  U2/next_command_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.164ns (32.854%)  route 0.335ns (67.146%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.335     1.969    U2/reset
    SLICE_X14Y28         FDCE                                         f  U2/next_command_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.164ns (32.854%)  route 0.335ns (67.146%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.335     1.969    U2/reset
    SLICE_X15Y28         FDCE                                         f  U2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.164ns (32.854%)  route 0.335ns (67.146%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.335     1.969    U2/reset
    SLICE_X15Y28         FDCE                                         f  U2/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.164ns (32.854%)  route 0.335ns (67.146%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.335     1.969    U2/reset
    SLICE_X15Y28         FDCE                                         f  U2/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.533ns  (logic 1.491ns (42.208%)  route 2.042ns (57.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.042     3.533    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y16          FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513     4.885    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 1.491ns (43.948%)  route 1.902ns (56.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.902     3.393    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.512     4.884    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.491ns (44.060%)  route 1.893ns (55.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.893     3.384    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X6Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.512     4.884    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.243ns  (logic 1.491ns (45.978%)  route 1.752ns (54.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.752     3.243    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.510     4.882    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 1.491ns (46.061%)  route 1.746ns (53.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.746     3.237    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.510     4.882    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.166ns  (logic 1.491ns (47.099%)  route 1.675ns (52.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.675     3.166    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511     4.883    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.491ns (47.270%)  route 1.663ns (52.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.663     3.154    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509     4.881    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 1.491ns (48.591%)  route 1.578ns (51.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.578     3.069    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509     4.881    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.067ns  (logic 1.491ns (48.614%)  route 1.576ns (51.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.576     3.067    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.514     4.886    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.998ns  (logic 1.491ns (49.731%)  route 1.507ns (50.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.507     2.998    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.512     4.884    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.259ns (29.852%)  route 0.608ns (70.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.608     0.867    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.259ns (29.254%)  route 0.626ns (70.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.626     0.885    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.259ns (28.983%)  route 0.634ns (71.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.634     0.893    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.259ns (28.136%)  route 0.661ns (71.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.661     0.920    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     2.018    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.259ns (27.641%)  route 0.678ns (72.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.678     0.936    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.856     2.014    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.259ns (27.400%)  route 0.686ns (72.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.686     0.945    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     2.016    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.259ns (26.488%)  route 0.718ns (73.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.718     0.977    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.856     2.014    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.259ns (25.427%)  route 0.759ns (74.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.759     1.018    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     2.015    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.259ns (25.281%)  route 0.765ns (74.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.765     1.024    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     2.015    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.259ns (24.418%)  route 0.801ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.801     1.060    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X6Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     2.016    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C





