#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x112e04080 .scope module, "memory_module" "memory_module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd_en";
    .port_info 2 /INPUT 6 "rd_addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 6 "wr_addr";
    .port_info 5 /INPUT 8 "wr_data";
    .port_info 6 /OUTPUT 8 "rd_data";
P_0x600000f88000 .param/l "ADDRSIZE" 0 2 4, +C4<00000000000000000000000000000110>;
P_0x600000f88040 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
P_0x600000f88080 .param/l "MAX_ADDR" 0 2 3, +C4<00000000000000000000000001000000>;
o0x1180200a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000008881b0_0 .net "clk", 0 0, o0x1180200a0;  0 drivers
v0x600000888240 .array "mem_cell", 0 63, 7 0;
o0x1180200d0 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x6000008882d0_0 .net "rd_addr", 5 0, o0x1180200d0;  0 drivers
v0x600000888360_0 .var "rd_data", 7 0;
o0x118020130 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000008883f0_0 .net "rd_en", 0 0, o0x118020130;  0 drivers
o0x118020160 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x600000888480_0 .net "wr_addr", 5 0, o0x118020160;  0 drivers
o0x118020190 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600000888510_0 .net "wr_data", 7 0, o0x118020190;  0 drivers
o0x1180201c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000008885a0_0 .net "wr_en", 0 0, o0x1180201c0;  0 drivers
E_0x600003484030 .event posedge, v0x6000008881b0_0;
S_0x112e041f0 .scope function.vec4.u32, "log2" "log2" 2 15, 2 15 0, S_0x112e04080;
 .timescale 0 0;
; Variable log2 is vec4 return value of scope S_0x112e041f0
v0x600000888090_0 .var/i "tmp", 31 0;
v0x600000888120_0 .var/i "value", 31 0;
TD_memory_module.log2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000888090_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600000888090_0;
    %load/vec4 v0x600000888120_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %load/vec4 v0x600000888090_0;
    %muli 2, 0, 32;
    %store/vec4 v0x600000888090_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x112e04080;
T_1 ;
    %wait E_0x600003484030;
    %load/vec4 v0x6000008883f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x6000008882d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x600000888240, 4;
    %assign/vec4 v0x600000888360_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x112e04080;
T_2 ;
    %wait E_0x600003484030;
    %load/vec4 v0x6000008885a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600000888510_0;
    %load/vec4 v0x600000888480_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000888240, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "memory_module.v";
