{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652517759186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 14 10:42:38 2022 " "Processing started: Sat May 14 10:42:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652517759188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517759188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off terasic_de10lite -c terasic_de10lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off terasic_de10lite -c terasic_de10lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517759189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652517759552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652517759552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 femtorv_soc " "Found entity 1: femtorv_soc" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517776522 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "onehot ../../../femtorv32_quark.v(67) " "Unrecognized synthesis attribute \"onehot\" at ../../../femtorv32_quark.v(67)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517776523 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "onehot ../../../femtorv32_quark.v(305) " "Unrecognized synthesis attribute \"onehot\" at ../../../femtorv32_quark.v(305)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 305 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517776524 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../femtorv32_quark.v(340) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../femtorv32_quark.v(340)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 340 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517776525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" { { "Info" "ISGN_ENTITY_NAME" "1 FemtoRV32 " "Found entity 1: FemtoRV32" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517776525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 firev_soc " "Found entity 1: firev_soc" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517776534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexandre/multi-riscv-p2p/twoCores/firev.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/alexandre/multi-riscv-p2p/twoCores/firev.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_rv32i_cpu__mem_xregsA " "Found entity 1: M_rv32i_cpu__mem_xregsA" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776539 ""} { "Info" "ISGN_ENTITY_NAME" "2 M_rv32i_cpu__mem_xregsB " "Found entity 2: M_rv32i_cpu__mem_xregsB" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776539 ""} { "Info" "ISGN_ENTITY_NAME" "3 M_decode__dec " "Found entity 3: M_decode__dec" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776539 ""} { "Info" "ISGN_ENTITY_NAME" "4 M_intops__alu " "Found entity 4: M_intops__alu" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776539 ""} { "Info" "ISGN_ENTITY_NAME" "5 M_rv32i_cpu " "Found entity 5: M_rv32i_cpu" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517776539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_de10lite.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_de10lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 terasic_de10lite " "Found entity 1: terasic_de10lite" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517776548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517776548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "terasic_de10lite " "Elaborating entity \"terasic_de10lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652517776711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crg_rst0 terasic_de10lite.v(46) " "Verilog HDL or VHDL warning at terasic_de10lite.v(46): object \"crg_rst0\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776721 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_rst terasic_de10lite.v(50) " "Verilog HDL or VHDL warning at terasic_de10lite.v(50): object \"cpu_rst\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776721 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re terasic_de10lite.v(54) " "Verilog HDL or VHDL warning at terasic_de10lite.v(54): object \"scratch_re\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776721 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we terasic_de10lite.v(56) " "Verilog HDL or VHDL warning at terasic_de10lite.v(56): object \"bus_errors_we\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776721 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re terasic_de10lite.v(57) " "Verilog HDL or VHDL warning at terasic_de10lite.v(57): object \"bus_errors_re\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776721 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_source_source_first terasic_de10lite.v(67) " "Verilog HDL or VHDL warning at terasic_de10lite.v(67): object \"jtagbone_phy_source_source_first\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776721 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_source_source_last terasic_de10lite.v(68) " "Verilog HDL or VHDL warning at terasic_de10lite.v(68): object \"jtagbone_phy_source_source_last\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776721 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing1 terasic_de10lite.v(92) " "Verilog HDL or VHDL warning at terasic_de10lite.v(92): object \"jtagbone_phy_jtag_ongoing1\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing2 terasic_de10lite.v(93) " "Verilog HDL or VHDL warning at terasic_de10lite.v(93): object \"jtagbone_phy_jtag_ongoing2\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing4 terasic_de10lite.v(95) " "Verilog HDL or VHDL warning at terasic_de10lite.v(95): object \"jtagbone_phy_jtag_ongoing4\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing5 terasic_de10lite.v(96) " "Verilog HDL or VHDL warning at terasic_de10lite.v(96): object \"jtagbone_phy_jtag_ongoing5\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing6 terasic_de10lite.v(97) " "Verilog HDL or VHDL warning at terasic_de10lite.v(97): object \"jtagbone_phy_jtag_ongoing6\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing7 terasic_de10lite.v(98) " "Verilog HDL or VHDL warning at terasic_de10lite.v(98): object \"jtagbone_phy_jtag_ongoing7\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing8 terasic_de10lite.v(99) " "Verilog HDL or VHDL warning at terasic_de10lite.v(99): object \"jtagbone_phy_jtag_ongoing8\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing9 terasic_de10lite.v(100) " "Verilog HDL or VHDL warning at terasic_de10lite.v(100): object \"jtagbone_phy_jtag_ongoing9\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing10 terasic_de10lite.v(101) " "Verilog HDL or VHDL warning at terasic_de10lite.v(101): object \"jtagbone_phy_jtag_ongoing10\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing11 terasic_de10lite.v(102) " "Verilog HDL or VHDL warning at terasic_de10lite.v(102): object \"jtagbone_phy_jtag_ongoing11\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776722 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing12 terasic_de10lite.v(103) " "Verilog HDL or VHDL warning at terasic_de10lite.v(103): object \"jtagbone_phy_jtag_ongoing12\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776723 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing13 terasic_de10lite.v(104) " "Verilog HDL or VHDL warning at terasic_de10lite.v(104): object \"jtagbone_phy_jtag_ongoing13\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776723 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing14 terasic_de10lite.v(105) " "Verilog HDL or VHDL warning at terasic_de10lite.v(105): object \"jtagbone_phy_jtag_ongoing14\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776723 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_jtag_ongoing15 terasic_de10lite.v(106) " "Verilog HDL or VHDL warning at terasic_de10lite.v(106): object \"jtagbone_phy_jtag_ongoing15\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776723 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_tx_cdc_source_first terasic_de10lite.v(116) " "Verilog HDL or VHDL warning at terasic_de10lite.v(116): object \"jtagbone_phy_tx_cdc_source_first\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776723 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_tx_cdc_source_last terasic_de10lite.v(117) " "Verilog HDL or VHDL warning at terasic_de10lite.v(117): object \"jtagbone_phy_tx_cdc_source_last\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776723 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_tx_cdc_wrport_dat_r terasic_de10lite.v(138) " "Verilog HDL or VHDL warning at terasic_de10lite.v(138): object \"jtagbone_phy_tx_cdc_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776723 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_phy_rx_cdc_wrport_dat_r terasic_de10lite.v(178) " "Verilog HDL or VHDL warning at terasic_de10lite.v(178): object \"jtagbone_phy_rx_cdc_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776724 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtagbone_wishbone_err terasic_de10lite.v(204) " "Verilog HDL or VHDL warning at terasic_de10lite.v(204): object \"jtagbone_wishbone_err\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776724 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_cti terasic_de10lite.v(238) " "Verilog HDL or VHDL warning at terasic_de10lite.v(238): object \"ram_bus_cti\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776725 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_bte terasic_de10lite.v(239) " "Verilog HDL or VHDL warning at terasic_de10lite.v(239): object \"ram_bus_bte\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776725 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_basesoc_wishbone_cti terasic_de10lite.v(310) " "Verilog HDL or VHDL warning at terasic_de10lite.v(310): object \"basesoc_basesoc_wishbone_cti\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776727 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_basesoc_wishbone_bte terasic_de10lite.v(311) " "Verilog HDL or VHDL warning at terasic_de10lite.v(311): object \"basesoc_basesoc_wishbone_bte\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776727 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank0_reset0_we terasic_de10lite.v(338) " "Verilog HDL or VHDL warning at terasic_de10lite.v(338): object \"basesoc_csr_bankarray_csrbank0_reset0_we\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776727 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank0_scratch0_we terasic_de10lite.v(342) " "Verilog HDL or VHDL warning at terasic_de10lite.v(342): object \"basesoc_csr_bankarray_csrbank0_scratch0_we\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776728 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank0_bus_errors_r terasic_de10lite.v(345) " "Verilog HDL or VHDL warning at terasic_de10lite.v(345): object \"basesoc_csr_bankarray_csrbank0_bus_errors_r\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776728 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_sram_bus_we terasic_de10lite.v(350) " "Verilog HDL or VHDL warning at terasic_de10lite.v(350): object \"basesoc_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776728 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_sram_bus_dat_w terasic_de10lite.v(351) " "Verilog HDL or VHDL warning at terasic_de10lite.v(351): object \"basesoc_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776728 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_csr_bankarray_csrbank1_out0_we terasic_de10lite.v(363) " "Verilog HDL or VHDL warning at terasic_de10lite.v(363): object \"basesoc_csr_bankarray_csrbank1_out0_we\" assigned a value but never read" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517776728 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(443) " "Verilog HDL Case Statement information at terasic_de10lite.v(443): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 443 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776777 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 terasic_de10lite.v(717) " "Verilog HDL assignment warning at terasic_de10lite.v(717): truncated value with size 8 to match size of target (1)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776781 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(715) " "Verilog HDL Case Statement information at terasic_de10lite.v(715): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 715 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776782 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 terasic_de10lite.v(765) " "Verilog HDL assignment warning at terasic_de10lite.v(765): truncated value with size 16 to match size of target (8)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776784 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 terasic_de10lite.v(768) " "Verilog HDL assignment warning at terasic_de10lite.v(768): truncated value with size 24 to match size of target (8)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776784 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 terasic_de10lite.v(771) " "Verilog HDL assignment warning at terasic_de10lite.v(771): truncated value with size 32 to match size of target (8)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776784 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 terasic_de10lite.v(813) " "Verilog HDL assignment warning at terasic_de10lite.v(813): truncated value with size 40 to match size of target (32)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776785 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 terasic_de10lite.v(837) " "Verilog HDL assignment warning at terasic_de10lite.v(837): truncated value with size 40 to match size of target (32)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776786 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(801) " "Verilog HDL Case Statement information at terasic_de10lite.v(801): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 801 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776789 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 terasic_de10lite.v(972) " "Verilog HDL assignment warning at terasic_de10lite.v(972): truncated value with size 30 to match size of target (14)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776795 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 terasic_de10lite.v(979) " "Verilog HDL assignment warning at terasic_de10lite.v(979): truncated value with size 32 to match size of target (30)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776797 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(1107) " "Verilog HDL Case Statement information at terasic_de10lite.v(1107): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776805 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(1121) " "Verilog HDL Case Statement information at terasic_de10lite.v(1121): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776807 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(1135) " "Verilog HDL Case Statement information at terasic_de10lite.v(1135): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776808 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(1149) " "Verilog HDL Case Statement information at terasic_de10lite.v(1149): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1149 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776808 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(1163) " "Verilog HDL Case Statement information at terasic_de10lite.v(1163): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1163 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776808 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(1177) " "Verilog HDL Case Statement information at terasic_de10lite.v(1177): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776808 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(1191) " "Verilog HDL Case Statement information at terasic_de10lite.v(1191): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1191 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776809 "|terasic_de10lite"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de10lite.v(1205) " "Verilog HDL Case Statement information at terasic_de10lite.v(1205): all case item expressions in this case statement are onehot" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1205 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517776809 "|terasic_de10lite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 terasic_de10lite.v(1329) " "Verilog HDL assignment warning at terasic_de10lite.v(1329): truncated value with size 11 to match size of target (10)" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517776813 "|terasic_de10lite"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 1023 terasic_de10lite.v(1539) " "Verilog HDL warning at terasic_de10lite.v(1539): number of words (16) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1539 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1652517776836 "|terasic_de10lite"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "shared_ram terasic_de10lite.v(1538) " "Verilog HDL warning at terasic_de10lite.v(1538): initial value for variable shared_ram should be constant" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1538 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1652517776840 "|terasic_de10lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "interface0_mmap_wb_adr\[29..24\] 0 terasic_de10lite.v(246) " "Net \"interface0_mmap_wb_adr\[29..24\]\" at terasic_de10lite.v(246) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517778016 "|terasic_de10lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "interface1_mmap_wb_adr\[29..24\] 0 terasic_de10lite.v(257) " "Net \"interface1_mmap_wb_adr\[29..24\]\" at terasic_de10lite.v(257) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517778017 "|terasic_de10lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 terasic_de10lite.v(1466) " "Net \"mem.data_a\" at terasic_de10lite.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517778017 "|terasic_de10lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 terasic_de10lite.v(1466) " "Net \"mem.waddr_a\" at terasic_de10lite.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517778017 "|terasic_de10lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 terasic_de10lite.v(1466) " "Net \"mem.we_a\" at terasic_de10lite.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517778029 "|terasic_de10lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "femtorv_soc femtorv_soc:femtorv_soc " "Elaborating entity \"femtorv_soc\" for hierarchy \"femtorv_soc:femtorv_soc\"" {  } { { "terasic_de10lite.v" "femtorv_soc" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517790902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re femtorv_soc.v(64) " "Verilog HDL or VHDL warning at femtorv_soc.v(64): object \"scratch_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790910 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we femtorv_soc.v(66) " "Verilog HDL or VHDL warning at femtorv_soc.v(66): object \"bus_errors_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790911 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re femtorv_soc.v(67) " "Verilog HDL or VHDL warning at femtorv_soc.v(67): object \"bus_errors_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790911 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idbus_err femtorv_soc.v(81) " "Verilog HDL or VHDL warning at femtorv_soc.v(81): object \"idbus_err\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790911 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_dat_w femtorv_soc.v(92) " "Verilog HDL or VHDL warning at femtorv_soc.v(92): object \"litexsocgenerator_ram_bus_dat_w\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790911 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_sel femtorv_soc.v(94) " "Verilog HDL or VHDL warning at femtorv_soc.v(94): object \"litexsocgenerator_ram_bus_sel\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790912 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_we femtorv_soc.v(98) " "Verilog HDL or VHDL warning at femtorv_soc.v(98): object \"litexsocgenerator_ram_bus_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790912 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_cti femtorv_soc.v(99) " "Verilog HDL or VHDL warning at femtorv_soc.v(99): object \"litexsocgenerator_ram_bus_cti\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790912 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_bte femtorv_soc.v(100) " "Verilog HDL or VHDL warning at femtorv_soc.v(100): object \"litexsocgenerator_ram_bus_bte\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790912 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_ram_bus_cti femtorv_soc.v(113) " "Verilog HDL or VHDL warning at femtorv_soc.v(113): object \"ram_bus_ram_bus_cti\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790912 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_ram_bus_bte femtorv_soc.v(114) " "Verilog HDL or VHDL warning at femtorv_soc.v(114): object \"ram_bus_ram_bus_bte\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790913 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_first femtorv_soc.v(123) " "Verilog HDL or VHDL warning at femtorv_soc.v(123): object \"tx_sink_first\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790913 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last femtorv_soc.v(124) " "Verilog HDL or VHDL warning at femtorv_soc.v(124): object \"tx_sink_last\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790913 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready femtorv_soc.v(132) " "Verilog HDL or VHDL warning at femtorv_soc.v(132): object \"rx_source_ready\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790913 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_we femtorv_soc.v(148) " "Verilog HDL or VHDL warning at femtorv_soc.v(148): object \"uart_txfull_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790913 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_re femtorv_soc.v(149) " "Verilog HDL or VHDL warning at femtorv_soc.v(149): object \"uart_txfull_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790913 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_we femtorv_soc.v(151) " "Verilog HDL or VHDL warning at femtorv_soc.v(151): object \"uart_rxempty_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_re femtorv_soc.v(152) " "Verilog HDL or VHDL warning at femtorv_soc.v(152): object \"uart_rxempty_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_irq femtorv_soc.v(153) " "Verilog HDL or VHDL warning at femtorv_soc.v(153): object \"uart_irq\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_we femtorv_soc.v(167) " "Verilog HDL or VHDL warning at femtorv_soc.v(167): object \"uart_status_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_re femtorv_soc.v(168) " "Verilog HDL or VHDL warning at femtorv_soc.v(168): object \"uart_status_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_pending_we femtorv_soc.v(172) " "Verilog HDL or VHDL warning at femtorv_soc.v(172): object \"uart_pending_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx3 femtorv_soc.v(175) " "Verilog HDL or VHDL warning at femtorv_soc.v(175): object \"uart_tx3\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx3 femtorv_soc.v(176) " "Verilog HDL or VHDL warning at femtorv_soc.v(176): object \"uart_rx3\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_enable_re femtorv_soc.v(178) " "Verilog HDL or VHDL warning at femtorv_soc.v(178): object \"uart_enable_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790914 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_we femtorv_soc.v(180) " "Verilog HDL or VHDL warning at femtorv_soc.v(180): object \"uart_txempty_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790915 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_re femtorv_soc.v(181) " "Verilog HDL or VHDL warning at femtorv_soc.v(181): object \"uart_txempty_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790915 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_we femtorv_soc.v(183) " "Verilog HDL or VHDL warning at femtorv_soc.v(183): object \"uart_rxfull_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790915 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_re femtorv_soc.v(184) " "Verilog HDL or VHDL warning at femtorv_soc.v(184): object \"uart_rxfull_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790915 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_wrport_dat_r femtorv_soc.v(218) " "Verilog HDL or VHDL warning at femtorv_soc.v(218): object \"uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790915 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_level1 femtorv_soc.v(225) " "Verilog HDL or VHDL warning at femtorv_soc.v(225): object \"uart_tx_fifo_level1\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790915 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_first femtorv_soc.v(239) " "Verilog HDL or VHDL warning at femtorv_soc.v(239): object \"uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790916 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_last femtorv_soc.v(240) " "Verilog HDL or VHDL warning at femtorv_soc.v(240): object \"uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790916 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_wrport_dat_r femtorv_soc.v(255) " "Verilog HDL or VHDL warning at femtorv_soc.v(255): object \"uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790916 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_level1 femtorv_soc.v(262) " "Verilog HDL or VHDL warning at femtorv_soc.v(262): object \"uart_rx_fifo_level1\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790916 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_load_re femtorv_soc.v(270) " "Verilog HDL or VHDL warning at femtorv_soc.v(270): object \"timer_load_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790916 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reload_re femtorv_soc.v(272) " "Verilog HDL or VHDL warning at femtorv_soc.v(272): object \"timer_reload_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790917 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_en_re femtorv_soc.v(274) " "Verilog HDL or VHDL warning at femtorv_soc.v(274): object \"timer_en_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790917 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_we femtorv_soc.v(278) " "Verilog HDL or VHDL warning at femtorv_soc.v(278): object \"timer_value_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790917 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_re femtorv_soc.v(279) " "Verilog HDL or VHDL warning at femtorv_soc.v(279): object \"timer_value_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790917 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_irq femtorv_soc.v(280) " "Verilog HDL or VHDL warning at femtorv_soc.v(280): object \"timer_irq\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790917 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_we femtorv_soc.v(288) " "Verilog HDL or VHDL warning at femtorv_soc.v(288): object \"timer_status_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790917 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_re femtorv_soc.v(289) " "Verilog HDL or VHDL warning at femtorv_soc.v(289): object \"timer_status_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790917 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_pending_we femtorv_soc.v(292) " "Verilog HDL or VHDL warning at femtorv_soc.v(292): object \"timer_pending_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790917 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_zero2 femtorv_soc.v(295) " "Verilog HDL or VHDL warning at femtorv_soc.v(295): object \"timer_zero2\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790918 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable_re femtorv_soc.v(297) " "Verilog HDL or VHDL warning at femtorv_soc.v(297): object \"timer_enable_re\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790918 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_litexsocgenerator_wishbone_cti femtorv_soc.v(357) " "Verilog HDL or VHDL warning at femtorv_soc.v(357): object \"litexsocgenerator_litexsocgenerator_wishbone_cti\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790919 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_litexsocgenerator_wishbone_bte femtorv_soc.v(358) " "Verilog HDL or VHDL warning at femtorv_soc.v(358): object \"litexsocgenerator_litexsocgenerator_wishbone_bte\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790919 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank0_reset0_we femtorv_soc.v(385) " "Verilog HDL or VHDL warning at femtorv_soc.v(385): object \"litexsocgenerator_csr_bankarray_csrbank0_reset0_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790919 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank0_scratch0_we femtorv_soc.v(389) " "Verilog HDL or VHDL warning at femtorv_soc.v(389): object \"litexsocgenerator_csr_bankarray_csrbank0_scratch0_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 389 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790920 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank0_bus_errors_r femtorv_soc.v(392) " "Verilog HDL or VHDL warning at femtorv_soc.v(392): object \"litexsocgenerator_csr_bankarray_csrbank0_bus_errors_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790920 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_sram_bus_we femtorv_soc.v(397) " "Verilog HDL or VHDL warning at femtorv_soc.v(397): object \"litexsocgenerator_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790920 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_sram_bus_dat_w femtorv_soc.v(398) " "Verilog HDL or VHDL warning at femtorv_soc.v(398): object \"litexsocgenerator_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790920 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_load0_we femtorv_soc.v(410) " "Verilog HDL or VHDL warning at femtorv_soc.v(410): object \"litexsocgenerator_csr_bankarray_csrbank1_load0_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790920 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_reload0_we femtorv_soc.v(414) " "Verilog HDL or VHDL warning at femtorv_soc.v(414): object \"litexsocgenerator_csr_bankarray_csrbank1_reload0_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790921 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_en0_we femtorv_soc.v(418) " "Verilog HDL or VHDL warning at femtorv_soc.v(418): object \"litexsocgenerator_csr_bankarray_csrbank1_en0_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790921 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_update_value0_we femtorv_soc.v(422) " "Verilog HDL or VHDL warning at femtorv_soc.v(422): object \"litexsocgenerator_csr_bankarray_csrbank1_update_value0_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790921 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_value_r femtorv_soc.v(425) " "Verilog HDL or VHDL warning at femtorv_soc.v(425): object \"litexsocgenerator_csr_bankarray_csrbank1_value_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790921 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_ev_status_r femtorv_soc.v(429) " "Verilog HDL or VHDL warning at femtorv_soc.v(429): object \"litexsocgenerator_csr_bankarray_csrbank1_ev_status_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790921 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_ev_enable0_we femtorv_soc.v(438) " "Verilog HDL or VHDL warning at femtorv_soc.v(438): object \"litexsocgenerator_csr_bankarray_csrbank1_ev_enable0_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790921 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_txfull_r femtorv_soc.v(446) " "Verilog HDL or VHDL warning at femtorv_soc.v(446): object \"litexsocgenerator_csr_bankarray_csrbank2_txfull_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790922 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_rxempty_r femtorv_soc.v(450) " "Verilog HDL or VHDL warning at femtorv_soc.v(450): object \"litexsocgenerator_csr_bankarray_csrbank2_rxempty_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790922 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_ev_status_r femtorv_soc.v(454) " "Verilog HDL or VHDL warning at femtorv_soc.v(454): object \"litexsocgenerator_csr_bankarray_csrbank2_ev_status_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790922 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_ev_enable0_we femtorv_soc.v(463) " "Verilog HDL or VHDL warning at femtorv_soc.v(463): object \"litexsocgenerator_csr_bankarray_csrbank2_ev_enable0_we\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790922 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_txempty_r femtorv_soc.v(466) " "Verilog HDL or VHDL warning at femtorv_soc.v(466): object \"litexsocgenerator_csr_bankarray_csrbank2_txempty_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 466 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790922 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_rxfull_r femtorv_soc.v(470) " "Verilog HDL or VHDL warning at femtorv_soc.v(470): object \"litexsocgenerator_csr_bankarray_csrbank2_rxfull_r\" assigned a value but never read" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517790922 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 femtorv_soc.v(606) " "Verilog HDL assignment warning at femtorv_soc.v(606): truncated value with size 8 to match size of target (1)" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517791091 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 femtorv_soc.v(804) " "Verilog HDL assignment warning at femtorv_soc.v(804): truncated value with size 30 to match size of target (14)" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517791098 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 femtorv_soc.v(1600) " "Verilog HDL warning at femtorv_soc.v(1600): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1600 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1652517791990 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "sram femtorv_soc.v(1599) " "Verilog HDL warning at femtorv_soc.v(1599): initial value for variable sram should be constant" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1599 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1652517791998 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 femtorv_soc.v(1583) " "Net \"rom.data_a\" at femtorv_soc.v(1583) has no driver or initial value, using a default initial value '0'" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1583 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517794491 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 femtorv_soc.v(1583) " "Net \"rom.waddr_a\" at femtorv_soc.v(1583) has no driver or initial value, using a default initial value '0'" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1583 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517794491 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 femtorv_soc.v(1621) " "Net \"mem.data_a\" at femtorv_soc.v(1621) has no driver or initial value, using a default initial value '0'" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1621 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517794495 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 femtorv_soc.v(1621) " "Net \"mem.waddr_a\" at femtorv_soc.v(1621) has no driver or initial value, using a default initial value '0'" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1621 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517794496 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 femtorv_soc.v(1583) " "Net \"rom.we_a\" at femtorv_soc.v(1583) has no driver or initial value, using a default initial value '0'" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1583 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517794518 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 femtorv_soc.v(1621) " "Net \"mem.we_a\" at femtorv_soc.v(1621) has no driver or initial value, using a default initial value '0'" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1621 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517794524 "|terasic_de10lite|femtorv_soc:femtorv_soc"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1 " "Inferred RAM node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652517807385 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2 " "Inferred RAM node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652517807410 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3 " "Inferred RAM node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652517807437 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4 " "Inferred RAM node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652517807464 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2 " "Inferred altsyncram megafunction from the following design logic: \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3 " "Inferred altsyncram megafunction from the following design logic: \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4 " "Inferred altsyncram megafunction from the following design logic: \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517807517 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652517807517 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652517807517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FemtoRV32 femtorv_soc:femtorv_soc\|FemtoRV32:FemtoRV32 " "Elaborating entity \"FemtoRV32\" for hierarchy \"femtorv_soc:femtorv_soc\|FemtoRV32:FemtoRV32\"" {  } { { "../../femtorv_soc/gateware/femtorv_soc.v" "FemtoRV32" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/femtorv_soc/gateware/femtorv_soc.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517808861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 femtorv32_quark.v(173) " "Verilog HDL assignment warning at femtorv32_quark.v(173): truncated value with size 32 to match size of target (5)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517808873 "|terasic_de10lite|femtorv_soc:femtorv_soc|FemtoRV32:FemtoRV32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 femtorv32_quark.v(335) " "Verilog HDL assignment warning at femtorv32_quark.v(335): truncated value with size 32 to match size of target (4)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517808880 "|terasic_de10lite|femtorv_soc:femtorv_soc|FemtoRV32:FemtoRV32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 femtorv32_quark.v(348) " "Verilog HDL assignment warning at femtorv32_quark.v(348): truncated value with size 32 to match size of target (4)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517808881 "|terasic_de10lite|femtorv_soc:femtorv_soc|FemtoRV32:FemtoRV32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 femtorv32_quark.v(356) " "Verilog HDL assignment warning at femtorv32_quark.v(356): truncated value with size 32 to match size of target (4)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517808882 "|terasic_de10lite|femtorv_soc:femtorv_soc|FemtoRV32:FemtoRV32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 femtorv32_quark.v(360) " "Verilog HDL assignment warning at femtorv32_quark.v(360): truncated value with size 32 to match size of target (4)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517808883 "|terasic_de10lite|femtorv_soc:femtorv_soc|FemtoRV32:FemtoRV32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 femtorv32_quark.v(364) " "Verilog HDL assignment warning at femtorv32_quark.v(364): truncated value with size 32 to match size of target (4)" {  } { { "../../../femtorv32_quark.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/femtorv32_quark.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517808883 "|terasic_de10lite|femtorv_soc:femtorv_soc|FemtoRV32:FemtoRV32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517809198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517809214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1 " "Instantiated megafunction \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652517809215 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652517809215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mdg1 " "Found entity 1: altsyncram_mdg1" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517809318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517809318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mdg1 femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated " "Elaborating entity \"altsyncram_mdg1\" for hierarchy \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517809319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firev_soc firev_soc:firev_soc " "Elaborating entity \"firev_soc\" for hierarchy \"firev_soc:firev_soc\"" {  } { { "terasic_de10lite.v" "firev_soc" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517809458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re firev_soc.v(64) " "Verilog HDL or VHDL warning at firev_soc.v(64): object \"scratch_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809465 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we firev_soc.v(66) " "Verilog HDL or VHDL warning at firev_soc.v(66): object \"bus_errors_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809466 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re firev_soc.v(67) " "Verilog HDL or VHDL warning at firev_soc.v(67): object \"bus_errors_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809466 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idbus_err firev_soc.v(81) " "Verilog HDL or VHDL warning at firev_soc.v(81): object \"idbus_err\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809466 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_dat_w firev_soc.v(90) " "Verilog HDL or VHDL warning at firev_soc.v(90): object \"litexsocgenerator_ram_bus_dat_w\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809466 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_sel firev_soc.v(92) " "Verilog HDL or VHDL warning at firev_soc.v(92): object \"litexsocgenerator_ram_bus_sel\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809466 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_we firev_soc.v(96) " "Verilog HDL or VHDL warning at firev_soc.v(96): object \"litexsocgenerator_ram_bus_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809467 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_cti firev_soc.v(97) " "Verilog HDL or VHDL warning at firev_soc.v(97): object \"litexsocgenerator_ram_bus_cti\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809467 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_ram_bus_bte firev_soc.v(98) " "Verilog HDL or VHDL warning at firev_soc.v(98): object \"litexsocgenerator_ram_bus_bte\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809467 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_ram_bus_cti firev_soc.v(111) " "Verilog HDL or VHDL warning at firev_soc.v(111): object \"ram_bus_ram_bus_cti\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809467 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_ram_bus_bte firev_soc.v(112) " "Verilog HDL or VHDL warning at firev_soc.v(112): object \"ram_bus_ram_bus_bte\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809467 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_first firev_soc.v(121) " "Verilog HDL or VHDL warning at firev_soc.v(121): object \"tx_sink_first\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809467 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last firev_soc.v(122) " "Verilog HDL or VHDL warning at firev_soc.v(122): object \"tx_sink_last\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809468 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready firev_soc.v(130) " "Verilog HDL or VHDL warning at firev_soc.v(130): object \"rx_source_ready\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809468 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_we firev_soc.v(146) " "Verilog HDL or VHDL warning at firev_soc.v(146): object \"uart_txfull_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809468 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_re firev_soc.v(147) " "Verilog HDL or VHDL warning at firev_soc.v(147): object \"uart_txfull_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809468 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_we firev_soc.v(149) " "Verilog HDL or VHDL warning at firev_soc.v(149): object \"uart_rxempty_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809468 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_re firev_soc.v(150) " "Verilog HDL or VHDL warning at firev_soc.v(150): object \"uart_rxempty_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809468 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_irq firev_soc.v(151) " "Verilog HDL or VHDL warning at firev_soc.v(151): object \"uart_irq\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809468 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_we firev_soc.v(165) " "Verilog HDL or VHDL warning at firev_soc.v(165): object \"uart_status_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_re firev_soc.v(166) " "Verilog HDL or VHDL warning at firev_soc.v(166): object \"uart_status_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_pending_we firev_soc.v(170) " "Verilog HDL or VHDL warning at firev_soc.v(170): object \"uart_pending_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx3 firev_soc.v(173) " "Verilog HDL or VHDL warning at firev_soc.v(173): object \"uart_tx3\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx3 firev_soc.v(174) " "Verilog HDL or VHDL warning at firev_soc.v(174): object \"uart_rx3\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_enable_re firev_soc.v(176) " "Verilog HDL or VHDL warning at firev_soc.v(176): object \"uart_enable_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_we firev_soc.v(178) " "Verilog HDL or VHDL warning at firev_soc.v(178): object \"uart_txempty_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_re firev_soc.v(179) " "Verilog HDL or VHDL warning at firev_soc.v(179): object \"uart_txempty_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_we firev_soc.v(181) " "Verilog HDL or VHDL warning at firev_soc.v(181): object \"uart_rxfull_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809469 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_re firev_soc.v(182) " "Verilog HDL or VHDL warning at firev_soc.v(182): object \"uart_rxfull_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809470 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_wrport_dat_r firev_soc.v(216) " "Verilog HDL or VHDL warning at firev_soc.v(216): object \"uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809470 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_level1 firev_soc.v(223) " "Verilog HDL or VHDL warning at firev_soc.v(223): object \"uart_tx_fifo_level1\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809470 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_first firev_soc.v(237) " "Verilog HDL or VHDL warning at firev_soc.v(237): object \"uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809471 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_last firev_soc.v(238) " "Verilog HDL or VHDL warning at firev_soc.v(238): object \"uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809471 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_wrport_dat_r firev_soc.v(253) " "Verilog HDL or VHDL warning at firev_soc.v(253): object \"uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809471 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_level1 firev_soc.v(260) " "Verilog HDL or VHDL warning at firev_soc.v(260): object \"uart_rx_fifo_level1\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809471 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_load_re firev_soc.v(268) " "Verilog HDL or VHDL warning at firev_soc.v(268): object \"timer_load_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809471 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reload_re firev_soc.v(270) " "Verilog HDL or VHDL warning at firev_soc.v(270): object \"timer_reload_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809472 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_en_re firev_soc.v(272) " "Verilog HDL or VHDL warning at firev_soc.v(272): object \"timer_en_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809472 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_we firev_soc.v(276) " "Verilog HDL or VHDL warning at firev_soc.v(276): object \"timer_value_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809472 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_re firev_soc.v(277) " "Verilog HDL or VHDL warning at firev_soc.v(277): object \"timer_value_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809472 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_irq firev_soc.v(278) " "Verilog HDL or VHDL warning at firev_soc.v(278): object \"timer_irq\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809472 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_we firev_soc.v(286) " "Verilog HDL or VHDL warning at firev_soc.v(286): object \"timer_status_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809472 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_re firev_soc.v(287) " "Verilog HDL or VHDL warning at firev_soc.v(287): object \"timer_status_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809472 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_pending_we firev_soc.v(290) " "Verilog HDL or VHDL warning at firev_soc.v(290): object \"timer_pending_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809472 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_zero2 firev_soc.v(293) " "Verilog HDL or VHDL warning at firev_soc.v(293): object \"timer_zero2\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809473 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable_re firev_soc.v(295) " "Verilog HDL or VHDL warning at firev_soc.v(295): object \"timer_enable_re\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809473 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_litexsocgenerator_wishbone_cti firev_soc.v(347) " "Verilog HDL or VHDL warning at firev_soc.v(347): object \"litexsocgenerator_litexsocgenerator_wishbone_cti\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809474 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_litexsocgenerator_wishbone_bte firev_soc.v(348) " "Verilog HDL or VHDL warning at firev_soc.v(348): object \"litexsocgenerator_litexsocgenerator_wishbone_bte\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809474 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank0_reset0_we firev_soc.v(375) " "Verilog HDL or VHDL warning at firev_soc.v(375): object \"litexsocgenerator_csr_bankarray_csrbank0_reset0_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809474 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank0_scratch0_we firev_soc.v(379) " "Verilog HDL or VHDL warning at firev_soc.v(379): object \"litexsocgenerator_csr_bankarray_csrbank0_scratch0_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809475 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank0_bus_errors_r firev_soc.v(382) " "Verilog HDL or VHDL warning at firev_soc.v(382): object \"litexsocgenerator_csr_bankarray_csrbank0_bus_errors_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809475 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_sram_bus_we firev_soc.v(387) " "Verilog HDL or VHDL warning at firev_soc.v(387): object \"litexsocgenerator_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809475 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_sram_bus_dat_w firev_soc.v(388) " "Verilog HDL or VHDL warning at firev_soc.v(388): object \"litexsocgenerator_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809475 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_load0_we firev_soc.v(400) " "Verilog HDL or VHDL warning at firev_soc.v(400): object \"litexsocgenerator_csr_bankarray_csrbank1_load0_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809475 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_reload0_we firev_soc.v(404) " "Verilog HDL or VHDL warning at firev_soc.v(404): object \"litexsocgenerator_csr_bankarray_csrbank1_reload0_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809476 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_en0_we firev_soc.v(408) " "Verilog HDL or VHDL warning at firev_soc.v(408): object \"litexsocgenerator_csr_bankarray_csrbank1_en0_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809476 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_update_value0_we firev_soc.v(412) " "Verilog HDL or VHDL warning at firev_soc.v(412): object \"litexsocgenerator_csr_bankarray_csrbank1_update_value0_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809476 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_value_r firev_soc.v(415) " "Verilog HDL or VHDL warning at firev_soc.v(415): object \"litexsocgenerator_csr_bankarray_csrbank1_value_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809476 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_ev_status_r firev_soc.v(419) " "Verilog HDL or VHDL warning at firev_soc.v(419): object \"litexsocgenerator_csr_bankarray_csrbank1_ev_status_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809476 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank1_ev_enable0_we firev_soc.v(428) " "Verilog HDL or VHDL warning at firev_soc.v(428): object \"litexsocgenerator_csr_bankarray_csrbank1_ev_enable0_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809476 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_txfull_r firev_soc.v(436) " "Verilog HDL or VHDL warning at firev_soc.v(436): object \"litexsocgenerator_csr_bankarray_csrbank2_txfull_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809477 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_rxempty_r firev_soc.v(440) " "Verilog HDL or VHDL warning at firev_soc.v(440): object \"litexsocgenerator_csr_bankarray_csrbank2_rxempty_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 440 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809477 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_ev_status_r firev_soc.v(444) " "Verilog HDL or VHDL warning at firev_soc.v(444): object \"litexsocgenerator_csr_bankarray_csrbank2_ev_status_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809477 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_ev_enable0_we firev_soc.v(453) " "Verilog HDL or VHDL warning at firev_soc.v(453): object \"litexsocgenerator_csr_bankarray_csrbank2_ev_enable0_we\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809477 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_txempty_r firev_soc.v(456) " "Verilog HDL or VHDL warning at firev_soc.v(456): object \"litexsocgenerator_csr_bankarray_csrbank2_txempty_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 456 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809477 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litexsocgenerator_csr_bankarray_csrbank2_rxfull_r firev_soc.v(460) " "Verilog HDL or VHDL warning at firev_soc.v(460): object \"litexsocgenerator_csr_bankarray_csrbank2_rxfull_r\" assigned a value but never read" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652517809477 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 firev_soc.v(573) " "Verilog HDL assignment warning at firev_soc.v(573): truncated value with size 8 to match size of target (1)" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517809630 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 firev_soc.v(771) " "Verilog HDL assignment warning at firev_soc.v(771): truncated value with size 30 to match size of target (14)" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517809636 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 firev_soc.v(1550) " "Verilog HDL warning at firev_soc.v(1550): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1550 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1652517810672 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "sram firev_soc.v(1549) " "Verilog HDL warning at firev_soc.v(1549): initial value for variable sram should be constant" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1549 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1652517810681 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 firev_soc.v(1533) " "Net \"rom.data_a\" at firev_soc.v(1533) has no driver or initial value, using a default initial value '0'" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1533 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517813200 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 firev_soc.v(1533) " "Net \"rom.waddr_a\" at firev_soc.v(1533) has no driver or initial value, using a default initial value '0'" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1533 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517813200 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 firev_soc.v(1571) " "Net \"mem.data_a\" at firev_soc.v(1571) has no driver or initial value, using a default initial value '0'" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1571 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517813204 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 firev_soc.v(1571) " "Net \"mem.waddr_a\" at firev_soc.v(1571) has no driver or initial value, using a default initial value '0'" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1571 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517813204 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 firev_soc.v(1533) " "Net \"rom.we_a\" at firev_soc.v(1533) has no driver or initial value, using a default initial value '0'" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1533 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517813226 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 firev_soc.v(1571) " "Net \"mem.we_a\" at firev_soc.v(1571) has no driver or initial value, using a default initial value '0'" {  } { { "../../firev_soc/gateware/firev_soc.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1571 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652517813232 "|terasic_de10lite|firev_soc:firev_soc"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5 " "Inferred RAM node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652517825504 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6 " "Inferred RAM node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652517825534 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7 " "Inferred RAM node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652517825559 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8 " "Inferred RAM node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652517825587 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5 " "Inferred altsyncram megafunction from the following design logic: \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6 " "Inferred altsyncram megafunction from the following design logic: \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7 " "Inferred altsyncram megafunction from the following design logic: \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8 " "Inferred altsyncram megafunction from the following design logic: \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652517825638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652517825638 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652517825638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_rv32i_cpu firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu " "Elaborating entity \"M_rv32i_cpu\" for hierarchy \"firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\"" {  } { { "../../firev_soc/gateware/firev_soc.v" "M_rv32i_cpu" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/firev_soc/gateware/firev_soc.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517826984 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "firev.v(830) " "Verilog HDL Case Statement warning at firev.v(830): incomplete case statement has no default case item" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 830 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1652517827014 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "firev.v(830) " "Verilog HDL Case Statement information at firev.v(830): all case item expressions in this case statement are onehot" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 830 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652517827015 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 firev.v(1071) " "Verilog HDL assignment warning at firev.v(1071): truncated value with size 32 to match size of target (1)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827037 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 firev.v(1072) " "Verilog HDL assignment warning at firev.v(1072): truncated value with size 32 to match size of target (1)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827037 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 firev.v(1073) " "Verilog HDL assignment warning at firev.v(1073): truncated value with size 32 to match size of target (1)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827037 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 firev.v(1074) " "Verilog HDL assignment warning at firev.v(1074): truncated value with size 32 to match size of target (1)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827037 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 firev.v(1075) " "Verilog HDL assignment warning at firev.v(1075): truncated value with size 32 to match size of target (1)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827038 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 firev.v(1078) " "Verilog HDL assignment warning at firev.v(1078): truncated value with size 32 to match size of target (1)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827038 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 firev.v(1079) " "Verilog HDL assignment warning at firev.v(1079): truncated value with size 32 to match size of target (4)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827038 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 firev.v(1081) " "Verilog HDL assignment warning at firev.v(1081): truncated value with size 32 to match size of target (1)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 1081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827039 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_decode__dec firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\|M_decode__dec:dec " "Elaborating entity \"M_decode__dec\" for hierarchy \"firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\|M_decode__dec:dec\"" {  } { { "../../../firev.v" "dec" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517827189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_intops__alu firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\|M_intops__alu:alu " "Elaborating entity \"M_intops__alu\" for hierarchy \"firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\|M_intops__alu:alu\"" {  } { { "../../../firev.v" "alu" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517827240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 firev.v(379) " "Verilog HDL assignment warning at firev.v(379): truncated value with size 33 to match size of target (32)" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652517827243 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu|M_intops__alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_rv32i_cpu__mem_xregsA firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\|M_rv32i_cpu__mem_xregsA:__mem__xregsA " "Elaborating entity \"M_rv32i_cpu__mem_xregsA\" for hierarchy \"firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\|M_rv32i_cpu__mem_xregsA:__mem__xregsA\"" {  } { { "../../../firev.v" "__mem__xregsA" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517827293 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_xregsA_rdata1 firev.v(12) " "Output port \"out_xregsA_rdata1\" at firev.v(12) has no driver" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652517827298 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu|M_rv32i_cpu__mem_xregsA:__mem__xregsA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_rv32i_cpu__mem_xregsB firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\|M_rv32i_cpu__mem_xregsB:__mem__xregsB " "Elaborating entity \"M_rv32i_cpu__mem_xregsB\" for hierarchy \"firev_soc:firev_soc\|M_rv32i_cpu:M_rv32i_cpu\|M_rv32i_cpu__mem_xregsB:__mem__xregsB\"" {  } { { "../../../firev.v" "__mem__xregsB" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517827311 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_xregsB_rdata1 firev.v(38) " "Output port \"out_xregsB_rdata1\" at firev.v(38) has no driver" {  } { { "../../../firev.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/firev.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652517827316 "|terasic_de10lite|firev_soc:firev_soc|M_rv32i_cpu:M_rv32i_cpu|M_rv32i_cpu__mem_xregsB:__mem__xregsB"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[0\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][7]__8|altsyncram_mdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[1\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][7]__8|altsyncram_mdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[2\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][7]__8|altsyncram_mdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[3\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][7]__8|altsyncram_mdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[4\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][7]__8|altsyncram_mdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[5\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][7]__8|altsyncram_mdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[6\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][7]__8|altsyncram_mdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[7\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[7\]__8\|altsyncram_mdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][7]__8|altsyncram_mdg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[0\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][15]__7|altsyncram_mdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[1\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][15]__7|altsyncram_mdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[2\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][15]__7|altsyncram_mdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[3\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][15]__7|altsyncram_mdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[4\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][15]__7|altsyncram_mdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[5\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][15]__7|altsyncram_mdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[6\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][15]__7|altsyncram_mdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[7\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[15\]__7\|altsyncram_mdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][15]__7|altsyncram_mdg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[0\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][23]__6|altsyncram_mdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[1\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][23]__6|altsyncram_mdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[2\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][23]__6|altsyncram_mdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[3\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][23]__6|altsyncram_mdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[4\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][23]__6|altsyncram_mdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[5\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][23]__6|altsyncram_mdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[6\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][23]__6|altsyncram_mdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[7\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[23\]__6\|altsyncram_mdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][23]__6|altsyncram_mdg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[0\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][31]__5|altsyncram_mdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[1\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][31]__5|altsyncram_mdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[2\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][31]__5|altsyncram_mdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[3\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][31]__5|altsyncram_mdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[4\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][31]__5|altsyncram_mdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[5\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][31]__5|altsyncram_mdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[6\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][31]__5|altsyncram_mdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[7\] " "Synthesized away node \"firev_soc:firev_soc\|altsyncram:sram\[0\]\[31\]__5\|altsyncram_mdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1588 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|firev_soc:firev_soc|altsyncram:sram[0][31]__5|altsyncram_mdg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[0\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[1\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[2\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[3\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[4\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[5\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[6\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[7\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[7\]__4\|altsyncram_mdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][7]__4|altsyncram_mdg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[0\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[1\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[2\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[3\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[4\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[5\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[6\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[7\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[15\]__3\|altsyncram_mdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][15]__3|altsyncram_mdg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[0\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[1\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[2\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[3\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[4\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[5\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[6\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[7\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[23\]__2\|altsyncram_mdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][23]__2|altsyncram_mdg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[0\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[1\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[2\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[3\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[4\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[5\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[6\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[7\] " "Synthesized away node \"femtorv_soc:femtorv_soc\|altsyncram:sram\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/db/altsyncram_mdg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 1571 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517889348 "|terasic_de10lite|femtorv_soc:femtorv_soc|altsyncram:sram[0][31]__1|altsyncram_mdg1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652517889348 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652517889348 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652517893594 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "user_led0 GND " "Pin \"user_led0\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led0"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led1 GND " "Pin \"user_led1\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led2 GND " "Pin \"user_led2\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led3 GND " "Pin \"user_led3\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led4 GND " "Pin \"user_led4\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led5 GND " "Pin \"user_led5\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led6 GND " "Pin \"user_led6\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led7 GND " "Pin \"user_led7\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led7"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led8 GND " "Pin \"user_led8\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led8"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led9 GND " "Pin \"user_led9\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|user_led9"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_tx GND " "Pin \"serial_tx\" is stuck at GND" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652517893704 "|terasic_de10lite|serial_tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652517893704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652517893825 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "332 " "332 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652517894814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652517896602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517896602 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk50 " "No output dependent on input pin \"clk50\"" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517897946 "|terasic_de10lite|clk50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_rx " "No output dependent on input pin \"serial_rx\"" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517897946 "|terasic_de10lite|serial_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw0 " "No output dependent on input pin \"user_sw0\"" {  } { { "terasic_de10lite.v" "" { Text "/home/alexandre/multi-riscv-p2p/twoCores/build/terasic_de10lite/gateware/terasic_de10lite.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652517897946 "|terasic_de10lite|user_sw0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652517897946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652517897946 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652517897946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652517897946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652517897946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 317 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 317 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1465 " "Peak virtual memory: 1465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652517898042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 14 10:44:58 2022 " "Processing ended: Sat May 14 10:44:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652517898042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652517898042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652517898042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517898042 ""}
