{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666192232930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666192232930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 12:10:32 2022 " "Processing started: Wed Oct 19 12:10:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666192232930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1666192232930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off receiver -c receiver --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off receiver -c receiver --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1666192232930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1666192233328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1666192233328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_tb " "Found entity 1: receiver_tb" {  } { { "receiver_tb.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666192243051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666192243051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_memory_tb " "Found entity 1: receiver_memory_tb" {  } { { "receiver_memory_tb.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666192243051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666192243051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_memory " "Found entity 1: receiver_memory" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666192243051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666192243051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_control_tb " "Found entity 1: receiver_control_tb" {  } { { "receiver_control_tb.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666192243066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666192243066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_control.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_control " "Found entity 1: receiver_control" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666192243066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666192243066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666192243066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666192243066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "receiver_control " "Elaborating entity \"receiver_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1666192243098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver_control.v(38) " "Verilog HDL assignment warning at receiver_control.v(38): truncated value with size 32 to match size of target (4)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 receiver_control.v(50) " "Verilog HDL assignment warning at receiver_control.v(50): truncated value with size 32 to match size of target (1)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rcvDataOut receiver_control.v(55) " "Verilog HDL Always Construct warning at receiver_control.v(55): variable \"rcvDataOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver_control.v(57) " "Verilog HDL assignment warning at receiver_control.v(57): truncated value with size 32 to match size of target (4)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rcvDataIn receiver_control.v(42) " "Verilog HDL Always Construct warning at receiver_control.v(42): inferring latch(es) for variable \"rcvDataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memDataIn receiver_control.v(42) " "Verilog HDL Always Construct warning at receiver_control.v(42): inferring latch(es) for variable \"memDataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[0\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[0\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[1\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[1\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[2\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[2\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[3\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[3\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[4\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[4\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[5\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[5\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[6\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[6\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[7\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[7\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[8\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[8\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[9\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[9\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[10\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[10\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[11\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[11\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[12\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[12\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[13\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[13\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[14\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[14\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[15\] receiver_control.v(42) " "Inferred latch for \"memDataIn\[15\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[0\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[0\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[1\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[1\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[2\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[2\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[3\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[3\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[4\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[4\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[5\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[5\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[6\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[6\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[7\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[7\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[8\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[8\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[9\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[9\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[10\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[10\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[11\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[11\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[12\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[12\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[13\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[13\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[14\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[14\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcvDataIn\[15\] receiver_control.v(42) " "Inferred latch for \"rcvDataIn\[15\]\" at receiver_control.v(42)" {  } { { "receiver_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243098 "|receiver_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:rcv " "Elaborating entity \"receiver\" for hierarchy \"receiver:rcv\"" {  } { { "receiver_control.v" "rcv" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1666192243116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(22) " "Verilog HDL assignment warning at receiver.v(22): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 receiver.v(41) " "Verilog HDL assignment warning at receiver.v(41): truncated value with size 32 to match size of target (1)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(42) " "Verilog HDL assignment warning at receiver.v(42): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_counter receiver.v(25) " "Verilog HDL Always Construct warning at receiver.v(25): inferring latch(es) for variable \"next_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut receiver.v(25) " "Verilog HDL Always Construct warning at receiver.v(25): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ack receiver.v(25) " "Verilog HDL Always Construct warning at receiver.v(25): inferring latch(es) for variable \"Ack\", which holds its previous value in one or more paths through the always construct" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ack receiver.v(25) " "Inferred latch for \"Ack\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] receiver.v(25) " "Inferred latch for \"DataOut\[0\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] receiver.v(25) " "Inferred latch for \"DataOut\[1\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] receiver.v(25) " "Inferred latch for \"DataOut\[2\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] receiver.v(25) " "Inferred latch for \"DataOut\[3\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] receiver.v(25) " "Inferred latch for \"DataOut\[4\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] receiver.v(25) " "Inferred latch for \"DataOut\[5\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] receiver.v(25) " "Inferred latch for \"DataOut\[6\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] receiver.v(25) " "Inferred latch for \"DataOut\[7\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[8\] receiver.v(25) " "Inferred latch for \"DataOut\[8\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[9\] receiver.v(25) " "Inferred latch for \"DataOut\[9\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[10\] receiver.v(25) " "Inferred latch for \"DataOut\[10\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[11\] receiver.v(25) " "Inferred latch for \"DataOut\[11\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[12\] receiver.v(25) " "Inferred latch for \"DataOut\[12\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[13\] receiver.v(25) " "Inferred latch for \"DataOut\[13\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[14\] receiver.v(25) " "Inferred latch for \"DataOut\[14\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[15\] receiver.v(25) " "Inferred latch for \"DataOut\[15\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[0\] receiver.v(25) " "Inferred latch for \"next_counter\[0\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[1\] receiver.v(25) " "Inferred latch for \"next_counter\[1\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[2\] receiver.v(25) " "Inferred latch for \"next_counter\[2\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[3\] receiver.v(25) " "Inferred latch for \"next_counter\[3\]\" at receiver.v(25)" {  } { { "receiver.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243116 "|receiver_control|receiver:rcv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver_memory receiver_memory:rmem " "Elaborating entity \"receiver_memory\" for hierarchy \"receiver_memory:rmem\"" {  } { { "receiver_control.v" "rmem" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_control.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1666192243129 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut receiver_memory.v(24) " "Verilog HDL Always Construct warning at receiver_memory.v(24): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[0\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[1\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[2\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[3\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[4\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[5\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[6\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[7\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[8\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[8\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[9\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[9\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[10\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[10\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[11\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[11\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[12\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[12\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[13\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[13\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[14\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[14\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[15\] receiver_memory.v(24) " "Inferred latch for \"DataOut\[15\]\" at receiver_memory.v(24)" {  } { { "receiver_memory.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/receiver/receiver_memory.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666192243129 "|receiver_control|receiver_memory:rmem"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666192243239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 12:10:43 2022 " "Processing ended: Wed Oct 19 12:10:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666192243239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666192243239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666192243239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1666192243239 ""}
