// Seed: 740415618
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout supply0 id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15 = id_5;
  wire id_16;
  assign id_8 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  tri0  id_3
    , id_6,
    input  tri1  id_4
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic id_8 = -1'b0;
  always begin : LABEL_0
    $signed(64);
    ;
  end
endmodule
