å¤ªå¥½äº†ï¼æˆ‘ä»¬å°†åŸºäºä½ æä¾›çš„å®˜æ–¹æ–‡æ¡£ï¼Œç”¨ **CaSH** å®ç°ä»ç®€å•åˆ°å¤æ‚çš„å¤šä¸ªç¡¬ä»¶ä¾‹å­ï¼Œå¹¶ä¸ **Kratos** å’Œ **SpinalHDL** è¿›è¡Œæ·±åº¦å¯¹æ¯”ã€‚

æˆ‘ä»¬å°†èšç„¦ä»¥ä¸‹åœºæ™¯ï¼Œæ¯ä¸ªä¾‹å­åªçªå‡ºä¸€ç§æ ¸å¿ƒç‰¹æ€§ï¼Œä¾¿äºæ¸…æ™°æ¯”è¾ƒï¼š

1.  **ç»„åˆé€»è¾‘ï¼š4ä½åŠ æ³•å™¨ + æº¢å‡ºæ ‡å¿—** â†’ æ¯”è¾ƒ**è¯­æ³•ç®€æ´æ€§ã€ä½å®½æ¨æ–­**
2.  **æ—¶åºé€»è¾‘ï¼šå¸¦ä½¿èƒ½å’Œå¤ä½çš„å¯„å­˜å™¨** â†’ æ¯”è¾ƒ**æ—¶é’Ÿ/å¤ä½è¯­ä¹‰ã€next-valueæ¨¡å‹**
3.  **æ¨¡å—åŒ–ä¸æ¥å£ï¼šValid-Ready æ¡æ‰‹åè®®** â†’ æ¯”è¾ƒ**æ¥å£å®šä¹‰ã€è‡ªåŠ¨ç»‘å®š**
4.  **å¤æ‚äº’è¿ï¼šå¤šæ¨¡å—æµæ°´çº¿ï¼ˆç”Ÿäº§è€…-æ¶ˆè´¹è€…ï¼‰** â†’ æ¯”è¾ƒ**æ¨¡å—å®ä¾‹åŒ–ã€è¿æ¥è¯­æ³•**
5.  **è·¨æ—¶é’ŸåŸŸï¼šå¼‚æ­¥FIFO** â†’ æ¯”è¾ƒ**CDCæ”¯æŒã€æ—¶é’ŸåŸŸç®¡ç†**
6.  **å¤æ‚æ§åˆ¶ï¼šæœ‰é™çŠ¶æ€æœºï¼ˆFSMï¼‰** â†’ æ¯”è¾ƒ**æ§åˆ¶æµå»ºæ¨¡ã€çŠ¶æ€ç®¡ç†**

---

# ğŸ¯ ç¤ºä¾‹ 1ï¼šç»„åˆé€»è¾‘ â€”â€” 4ä½åŠ æ³•å™¨ + æº¢å‡ºæ ‡å¿—

> **æ ¸å¿ƒæ¯”è¾ƒç‚¹**ï¼šè¯­æ³•ç®€æ´æ€§ã€ä½å®½æ¨æ–­ã€æ— è¿‡ç¨‹å—

---

## âœ… CaSH å®ç°

```cpp
#include <cash/core.h>
using namespace ch::core;

struct AdderWithOverflow {
    __io(
        __in(ch_uint<4>) a,
        __in(ch_uint<4>) b,
        __out(ch_uint<5>) sum,
        __out(ch_bool) overflow
    );

    void describe() {
        auto total = io.a + io.b; // è‡ªåŠ¨æ¨æ–­ä¸º5ä½
        io.sum = total;
        io.overflow = total[4];   // ç›´æ¥è®¿é—®ç¬¬4ä½ï¼ˆMSBï¼‰
    }
};
```

> âœ… **ä¼˜åŠ¿**ï¼š
> - æ—  `read()`/`write()`ï¼Œç›´æ¥èµ‹å€¼
> - æ— æ•æ„Ÿè¡¨ï¼Œæ— è¿‡ç¨‹å—ï¼ˆ`always_comb`ï¼‰
> - ä½å®½è‡ªåŠ¨æ¨æ–­ï¼ˆ`ch_uint<4> + ch_uint<4>` â†’ `ch_uint<5>`ï¼‰
> - ä½è®¿é—® `[4]` ç›´è§‚

---

## âœ… Kratos å®ç°

```python
from kratos import Generator, always_comb

class AdderWithOverflow(Generator):
    def __init__(self):
        super().__init__("AdderWithOverflow")
        self.a = self.input("a", 4)
        self.b = self.input("b", 4)
        self.sum = self.output("sum", 5)
        self.overflow = self.output("overflow", 1)

        @always_comb
        def logic():
            total = self.a + self.b
            self.sum = total
            self.overflow = total[4]

        self.add_always(logic)
```

> âœ… ä¼˜åŠ¿ï¼š
> - è¯­æ³•æ¸…æ™°ï¼ŒPythonæ˜“è¯»
> - è‡ªåŠ¨æ¨æ–­å®½åº¦ï¼ˆä½†è¾“å‡ºç«¯å£éœ€å£°æ˜ï¼‰
> - `@always_comb` æ˜ç¡®æ ‡è®°ç»„åˆé€»è¾‘

---

## âœ… SpinalHDL å®ç°

```scala
import spinal.core._

class AdderWithOverflow extends Component {
  val io = new Bundle {
    val a = in UInt(4 bits)
    val b = in UInt(4 bits)
    val sum = out UInt(5 bits)
    val overflow = out Bool()
  }

  val total = io.a + io.b // è‡ªåŠ¨æ¨æ–­ä¸º5 bits
  io.sum := total
  io.overflow := total(4) // ç¬¬4ä½ï¼ˆ0~4ï¼‰
}
```

> âœ… ä¼˜åŠ¿ï¼š
> - æœ€ç®€æ´ï¼šæ— ä»»ä½•è¿‡ç¨‹å—æˆ–è£…é¥°å™¨
> - èµ‹å€¼å³ç»„åˆé€»è¾‘
> - ç±»å‹å®‰å…¨ï¼Œç¼–è¯‘æœŸä¸¥æ ¼æ£€æŸ¥

---

## ğŸ†š å¯¹æ¯”ï¼šç»„åˆé€»è¾‘

| ç»´åº¦           | CaSH                              | Kratos                          | SpinalHDL                      |
|----------------|-----------------------------------|----------------------------------|--------------------------------|
| **è¯­æ³•ç®€æ´æ€§** | âœ…âœ… æ— è¿‡ç¨‹å—ï¼Œç›´æ¥èµ‹å€¼             | âœ… éœ€ `@always_comb` è£…é¥°å™¨      | âœ…âœ…âœ… ä¸€è¡Œèµ‹å€¼                  |
| **ä½å®½æ¨æ–­**   | âœ… è‡ªåŠ¨ï¼ˆæ¨¡æ¿æ¨å¯¼ï¼‰                | âœ… éƒ¨åˆ†ï¼ˆéœ€å£°æ˜ç«¯å£ï¼‰            | âœ…âœ…âœ… å®Œå…¨è‡ªåŠ¨ + ç±»å‹å®‰å…¨       |
| **é”™è¯¯é¢„é˜²**   | âœ… ç¼–è¯‘æœŸæ¨¡æ¿é”™è¯¯                  | âœ… Pythonå¼‚å¸¸                    | âœ…âœ…âœ… Scalaç¼–è¯‘æœŸæ£€æŸ¥           |
| **å­¦ä¹ æ›²çº¿**   | â­â­â­ï¼ˆéœ€ç†è§£æ¨¡æ¿/å®ï¼‰             | â­â­ï¼ˆPythonåŸºç¡€ï¼‰               | â­â­â­ï¼ˆScalaåŸºç¡€ï¼‰              |

> ğŸ’¡ **SpinalHDL è¯­æ³•æœ€ä¼˜é›…ï¼ŒCaSH æ¬¡ä¹‹ï¼ˆåŸç”ŸC++ä¼˜åŠ¿ï¼‰ï¼ŒKratos éœ€è¦è£…é¥°å™¨ç•¥æ˜¾å†—ä½™ã€‚**

---

# ğŸ¯ ç¤ºä¾‹ 2ï¼šæ—¶åºé€»è¾‘ â€”â€” å¸¦ä½¿èƒ½å’Œå¤ä½çš„å¯„å­˜å™¨

> **æ ¸å¿ƒæ¯”è¾ƒç‚¹**ï¼šæ—¶é’Ÿ/å¤ä½è¯­ä¹‰ã€next-valueæ¨¡å‹ã€åŒæ­¥/å¼‚æ­¥æ§åˆ¶

---

## âœ… CaSH å®ç°

```cpp
struct RegWithEnable {
    __io(
        __in(ch_bool) clk,
        __in(ch_bool) rst,
        __in(ch_bool) en,
        __in(ch_uint<8>) d,
        __out(ch_uint<8>) q
    );

    void describe() {
        // æ¨å…¥æ—¶é’ŸåŸŸï¼šä¸Šå‡æ²¿ï¼ŒåŒæ­¥å¤ä½
        ch_pushcd(io.clk, io.rst, true);
        ch_reg<ch_uint<8>> reg(0);
        reg->next = ch_sel(io.en, io.d, reg); // next-value è¯­ä¹‰
        io.q = reg;
        ch_popcd(); // å¼¹å‡ºæ—¶é’ŸåŸŸ
    }
};
```

æˆ–ä½¿ç”¨ä¾¿æ·å‡½æ•°ï¼š

```cpp
void describe() {
    auto q_reg = ch_nextEn(io.d, io.en, 0); // å•å‘¨æœŸå¯„å­˜å™¨ï¼Œå¸¦ä½¿èƒ½å’Œå¤ä½
    io.q = q_reg;
}
```

> âœ… **ä¼˜åŠ¿**ï¼š
> - æ˜¾å¼æ—¶é’ŸåŸŸç®¡ç† `ch_pushcd`/`ch_popcd`
> - `next-value` è¯­ä¹‰ (`reg->next = ...`) æ¸…æ™°è¡¨è¾¾æ—¶åº
> - ä¾¿æ·å‡½æ•° `ch_nextEn` æå¤§ç®€åŒ–å¸¸ç”¨æ¨¡å¼

---

## âœ… Kratos å®ç°

```python
class RegWithEnable(Generator):
    def __init__(self):
        super().__init__("RegWithEnable")
        self.clk = self.clock("clk")
        self.rst = self.reset("rst")
        self.d = self.input("d", 8)
        self.en = self.input("en", 1)
        self.q = self.output("q", 8)

        @always_ff((posedge, "clk"), (posedge, "rst"))
        def seq():
            if self.rst:
                self.q = 0
            elif self.en:
                self.q = self.d

        self.add_always(seq)
```

> âœ… ä¼˜åŠ¿ï¼š
> - `@always_ff` è¯­æ³•æ˜ç¡®
> - æ”¯æŒåŒæ­¥/å¼‚æ­¥å¤ä½ï¼ˆé€šè¿‡å‚æ•°ï¼‰
> - æ¡ä»¶è¯­å¥ç›´è§‚

---

## âœ… SpinalHDL å®ç°

```scala
class RegWithEnable extends Component {
  val io = new Bundle {
    val clk = in Bool()
    val rst = in Bool()
    val d   = in UInt(8 bits)
    val en  = in Bool()
    val q   = out UInt(8 bits)
  }

  val cd = ClockDomain(io.clk, io.rst, resetKind = ASYNC)
  cd {
    val reg = Reg(UInt(8 bits)) init(0)
    when(io.en) {
      reg := io.d
    }
    io.q := reg
  }
}
```

> âœ… ä¼˜åŠ¿ï¼š
> - æ—¶é’ŸåŸŸ `ClockDomain` ç®¡ç†ä¸€æµ
> - å¤ä½ç±»å‹ï¼ˆåŒæ­¥/å¼‚æ­¥ï¼‰æ˜¾å¼å£°æ˜
> - è¯­æ³•ç´§å‡‘ï¼Œå·¥ä¸šçº§æ§åˆ¶

---

## ğŸ†š å¯¹æ¯”ï¼šæ—¶åºé€»è¾‘

| ç»´åº¦           | CaSH                              | Kratos                          | SpinalHDL                      |
|----------------|-----------------------------------|----------------------------------|--------------------------------|
| **æ—¶é’Ÿè¯­ä¹‰**   | âœ…âœ… æ˜¾å¼ `ch_pushcd`ï¼Œç²¾ç¡®æ§åˆ¶     | âœ… `@always_ff` æ˜ç¡®             | âœ…âœ…âœ… `ClockDomain` ä¸€æµ        |
| **å¤ä½æ§åˆ¶**   | âœ… `ch_pushcd(..., reset, posedge)`| âœ… å¯é…åŒæ­¥/å¼‚æ­¥                 | âœ…âœ…âœ… æ˜¾å¼å£°æ˜ `resetKind`      |
| **èµ‹å€¼æ¨¡å‹**   | âœ… `next-value` (`reg->next = ...`)| âœ… é˜»å¡èµ‹å€¼ (`self.q = ...`)     | âœ… éé˜»å¡èµ‹å€¼ (`:=`)           |
| **ä¾¿æ·å‡½æ•°**   | âœ…âœ… `ch_nextEn`, `ch_delay` ç­‰     | âš ï¸ æ—                             | âœ… `RegInit`, `RegNext` ç­‰     |

> ğŸ’¡ **CaSH çš„ `next-value` æ¨¡å‹å’Œä¾¿æ·å‡½æ•°éå¸¸å¼ºå¤§ï¼ŒSpinalHDL çš„æ—¶é’ŸåŸŸç®¡ç†æœ€æˆç†Ÿï¼ŒKratos å±…ä¸­ã€‚**

---

# ğŸ¯ ç¤ºä¾‹ 3ï¼šæ¨¡å—åŒ–ä¸æ¥å£ â€”â€” Valid-Ready æ¡æ‰‹åè®®

> **æ ¸å¿ƒæ¯”è¾ƒç‚¹**ï¼šæ¥å£æ ‡å‡†åŒ–ã€è‡ªåŠ¨ç»‘å®šã€åè®®å¤ç”¨

---

## âœ… CaSH å®ç°

```cpp
// å®šä¹‰æ ‡å‡†æ¥å£
template<typename T>
__interface(link_io, (
    __out(T) data,
    __out(ch_bool) valid
));

// ç”Ÿäº§è€…æ¨¡å—
template<typename T>
struct Producer {
    link_io<T> io;
    ch_uint<6> counter;

    void describe() {
        counter = ch_nextEn(counter + 1, true, 0);
        io.data = counter;
        io.valid = counter != 63;
    }
};

// æ¶ˆè´¹è€…æ¨¡å—
template<typename T>
struct Consumer {
    __io(
        (link_io<T>) input, // ä½¿ç”¨æ¥å£
        __out(T) result
    );

    void describe() {
        // ä½¿ç”¨ flip_io åè½¬æ–¹å‘ï¼ˆå¯é€‰ï¼‰
        // ch_flip_io<link_io<T>> flipped_input;
        // flipped_input(input);

        result = input.data; // ç›´æ¥è®¿é—®
    }
};

// é¡¶å±‚æ¨¡å—
struct Top {
    __io(
        __out(ch_uint<6>) result
    );

    void describe() {
        producer.io(consumer.io.input); // âœ… ä¸€è¡Œè‡ªåŠ¨ç»‘å®šï¼
        io.result = consumer.io.result;
    }

    ch_module<Producer<ch_uint<6>>> producer;
    ch_module<Consumer<ch_uint<6>>> consumer;
};
```

> âœ… **é©å‘½æ€§ä¼˜åŠ¿**ï¼š
> - `__interface` å®šä¹‰å¯å¤ç”¨åè®®
> - `producer.io(consumer.io.input)` **ä¸€è¡Œä»£ç è‡ªåŠ¨ç»‘å®šæ‰€æœ‰ä¿¡å·**
> - æ”¯æŒç»§æ‰¿å’ŒåµŒå¥—æ¥å£

---

## âœ… Kratos å®ç°

```python
class LinkPort:
    def __init__(self, g: Generator, prefix: str, is_master=True):
        self.data = g.output(f"{prefix}_data", 6) if is_master else g.input(f"{prefix}_data", 6)
        self.valid = g.output(f"{prefix}_valid", 1) if is_master else g.input(f"{prefix}_valid", 1)

class Producer(Generator):
    def __init__(self):
        super().__init__("Producer")
        self.out = LinkPort(self, "out", is_master=True)
        self.counter = self.var("counter", 6)

        @always_ff((posedge, "clk"))
        def seq():
            if self.out.valid & self.out.ready: # â— Kratos æ— å†…ç½® readyï¼Œéœ€æ‰‹åŠ¨æ·»åŠ 
                self.counter += 1
            self.out.valid = self.counter != 63
            self.out.data = self.counter

        self.add_always(seq)

class Consumer(Generator):
    def __init__(self):
        super().__init__("Consumer")
        self.inp = LinkPort(self, "inp", is_master=False)
        self.result = self.output("result", 6)

        @always_comb
        def comb():
            self.result = self.inp.data

        self.add_always(comb)

class Top(Generator):
    def __init__(self):
        super().__init__("Top")
        self.clk = self.clock("clk")
        self.result = self.output("result", 6)

        self.producer = Producer()
        self.consumer = Consumer()

        self.add_child("prod", self.producer, clk=self.clk)
        self.add_child("cons", self.consumer, clk=self.clk)

        # âŒ æ‰‹åŠ¨ç»‘å®šæ¯ä¸€ä¸ªä¿¡å·
        self.producer.out_data.bind(self.consumer.inp_data)
        self.producer.out_valid.bind(self.consumer.inp_valid)
        # ... å¦‚æœæœ‰ readyï¼Œè¿˜éœ€ç»‘å®š ready
```

> âš ï¸ **åŠ£åŠ¿**ï¼š
> - æ— æ ‡å‡†æ¥å£åº“ï¼Œéœ€æ‰‹åŠ¨å®šä¹‰ `LinkPort`
> - **å¿…é¡»æ‰‹åŠ¨ `.bind()` æ¯ä¸€ä¸ªä¿¡å·**ï¼Œæ˜“å‡ºé”™
> - æ— è‡ªåŠ¨æ–¹å‘åè½¬

---

## âœ… SpinalHDL å®ç°

```scala
case class LinkIO[T <: Data](dataType: HardType[T]) extends Bundle {
  val data = UInt(dataType.width bits)
  val valid = Bool()
}

class Producer extends Component {
  val io = new Bundle {
    val out = master LinkIO(UInt(6 bits))
  }

  val counter = Reg(UInt(6 bits)) init(0)
  io.out.data := counter
  io.out.valid := counter =/= 63.U
  when(io.out.fire) { // fire = valid && ready
    counter := counter + 1
  }
}

class Consumer extends Component {
  val io = new Bundle {
    val input = slave LinkIO(UInt(6 bits))
    val result = out UInt(6 bits)
  }

  io.result := io.input.data
}

class Top extends Component {
  val io = new Bundle {
    val result = out UInt(6 bits)
  }

  val producer = new Producer
  val consumer = new Consumer

  consumer.io.input << producer.io.out // âœ… ä¸€è¡Œè‡ªåŠ¨ç»‘å®š
  io.result := consumer.io.result
}
```

> âœ… **ä¼˜åŠ¿**ï¼š
> - `master`/`slave` è¯­ä¹‰æ¸…æ™°
> - `<<` æ“ä½œç¬¦è‡ªåŠ¨åŒ¹é…ä¿¡å·
> - `fire` è¯­æ³•ç³– (`valid && ready`)
> - å†…ç½® `Stream` ç­‰æ ‡å‡†åè®®

---

## ğŸ†š å¯¹æ¯”ï¼šæ¨¡å—åŒ–ä¸æ¥å£

| ç»´åº¦           | CaSH                              | Kratos                          | SpinalHDL                      |
|----------------|-----------------------------------|----------------------------------|--------------------------------|
| **æ¥å£å®šä¹‰**   | âœ…âœ… `__interface` å®ï¼Œæ”¯æŒç»§æ‰¿     | âŒ éœ€æ‰‹åŠ¨ç±»å°è£…                  | âœ… `case class Bundle`         |
| **è‡ªåŠ¨ç»‘å®š**   | âœ…âœ… `module.io(interface)` ä¸€è¡Œ    | âŒ å¿…é¡»æ‰‹åŠ¨ `.bind()` æ¯ä¸ªä¿¡å·   | âœ… `<<` / `>>` è‡ªåŠ¨åŒ¹é…        |
| **æ–¹å‘æ§åˆ¶**   | âœ… `ch_flip_io`                   | âŒ éœ€åœ¨ç±»ä¸­æ‰‹åŠ¨å¤„ç†              | âœ… `master`/`slave`            |
| **åè®®ç”Ÿæ€**   | âš ï¸ éœ€è‡ªå»º                         | âŒ æ—                             | âœ…âœ…âœ… å†…ç½® Stream/Flow/Avalon  |

> ğŸ’¡ **CaSH å’Œ SpinalHDL åœ¨æ¥å£å’Œè‡ªåŠ¨ç»‘å®šä¸Šè¿œè¶… Kratosã€‚CaSH çš„å®åå°„æœºåˆ¶éå¸¸å¼ºå¤§ï¼ŒSpinalHDL çš„ç”Ÿæ€ç³»ç»Ÿæ›´æˆç†Ÿã€‚**

---

# ğŸ¯ ç¤ºä¾‹ 4ï¼šå¤æ‚äº’è¿ â€”â€” å¤šæ¨¡å—æµæ°´çº¿ï¼ˆç”Ÿäº§è€…-è¿‡æ»¤å™¨-æ¶ˆè´¹è€…ï¼‰

> **æ ¸å¿ƒæ¯”è¾ƒç‚¹**ï¼šæ¨¡å—å®ä¾‹åŒ–ã€å¤æ‚è¿æ¥ã€æ•°æ®æµç®¡ç†

---

## âœ… CaSH å®ç°

```cpp
template<typename T>
__interface(link_io, (
    __out(T) data,
    __out(ch_bool) valid
));

template<typename T>
struct Filter {
    __io(
        (link_io<T>) input,
        (link_io<T>) output
    );

    void describe() {
        output.data = input.data + 1; // ç®€å•å¤„ç†
        output.valid = input.valid;
    }
};

struct Pipeline {
    __io(
        __out(ch_uint<6>) result
    );

    void describe() {
        producer.io(filter.io.input);   // ç»‘å®šç”Ÿäº§è€…åˆ°è¿‡æ»¤å™¨
        filter.io.output(consumer.io.input); // ç»‘å®šè¿‡æ»¤å™¨åˆ°æ¶ˆè´¹è€…
        io.result = consumer.io.result;
    }

    ch_module<Producer<ch_uint<6>>> producer;
    ch_module<Filter<ch_uint<6>>> filter;
    ch_module<Consumer<ch_uint<6>>> consumer;
};
```

> âœ… ä¼˜åŠ¿ï¼š
> - è¿æ¥è¯­æ³•ä¸€è‡´ä¸”ç®€æ´ï¼š`A.io(B.io)`
> - æ¨¡å—é—´æ•°æ®æµæ¸…æ™°
> - æ— é¢å¤– glue logic

---

## âœ… Kratos å®ç°

```python
# ... (Producer, Consumer, LinkPort å®šä¹‰åŒä¸Š)

class Filter(Generator):
    def __init__(self):
        super().__init__("Filter")
        self.inp = LinkPort(self, "inp", is_master=False)
        self.out = LinkPort(self, "out", is_master=True)

        @always_comb
        def comb():
            self.out.data = self.inp.data + 1
            self.out.valid = self.inp.valid

        self.add_always(comb)

class Pipeline(Generator):
    def __init__(self):
        super().__init__("Pipeline")
        self.clk = self.clock("clk")
        self.result = self.output("result", 6)

        self.producer = Producer()
        self.filter = Filter()
        self.consumer = Consumer()

        self.add_child("prod", self.producer, clk=self.clk)
        self.add_child("filt", self.filter, clk=self.clk)
        self.add_child("cons", self.consumer, clk=self.clk)

        # âŒ æ‰‹åŠ¨ç»‘å®šæ‰€æœ‰ä¿¡å·
        self.producer.out_data.bind(self.filter.inp_data)
        self.producer.out_valid.bind(self.filter.inp_valid)
        self.filter.out_data.bind(self.consumer.inp_data)
        self.filter.out_valid.bind(self.consumer.inp_valid)
        self.result.bind(self.consumer.result)
```

> âš ï¸ åŠ£åŠ¿ï¼š
> - è¿æ¥ä»£ç å†—é•¿ï¼Œéšç€æ¨¡å—å¢å¤šæ€¥å‰§è†¨èƒ€
> - æ˜“é—æ¼ä¿¡å·ç»‘å®š

---

## âœ… SpinalHDL å®ç°

```scala
class Filter extends Component {
  val io = new Bundle {
    val input = slave LinkIO(UInt(6 bits))
    val output = master LinkIO(UInt(6 bits))
  }

  io.output.data := io.input.data + 1
  io.output.valid := io.input.valid
  io.input.ready := io.output.ready // ç®€å•é€ä¼ 
}

class Pipeline extends Component {
  val io = new Bundle {
    val result = out UInt(6 bits)
  }

  val producer = new Producer
  val filter = new Filter
  val consumer = new Consumer

  filter.io.input << producer.io.out
  consumer.io.input << filter.io.output
  io.result := consumer.io.result
}
```

> âœ… ä¼˜åŠ¿ï¼š
> - è¿æ¥è¯­æ³•æç®€
> - æ•°æ®æµæ–¹å‘æ¸…æ™°
> - æ˜“äºæ‰©å±•

---

## ğŸ†š å¯¹æ¯”ï¼šå¤æ‚äº’è¿

| ç»´åº¦           | CaSH                              | Kratos                          | SpinalHDL                      |
|----------------|-----------------------------------|----------------------------------|--------------------------------|
| **è¿æ¥è¯­æ³•**   | âœ… `A.io(B.io)` ä¸€è¡Œ               | âŒ æ‰‹åŠ¨ç»‘å®šæ¯ä¸ªä¿¡å·              | âœ… `<<` / `>>` ä¸€è¡Œ            |
| **å¯æ‰©å±•æ€§**   | âœ… æ–°å¢æ¨¡å—åªéœ€åŠ ä¸€è¡Œç»‘å®š          | âŒ æ–°å¢æ¨¡å—éœ€ç»‘å®šNä¸ªä¿¡å·         | âœ… åŒå·¦                        |
| **å¯è¯»æ€§**     | âœ… æ•°æ®æµ `Producer -> Filter -> Consumer` æ¸…æ™° | âš ï¸ ä¿¡å·ç»‘å®šåˆ—è¡¨æ··ä¹± | âœ… æ•°æ®æµç®­å¤´æ¸…æ™°              |

> ğŸ’¡ **CaSH å’Œ SpinalHDL åœ¨å¤æ‚äº’è¿ä¸Šä½“éªŒä¼˜ç§€ï¼ŒKratos çš„æ‰‹åŠ¨ç»‘å®šæ˜¯å·¨å¤§è´Ÿæ‹…ã€‚**

---

# ğŸ¯ ç¤ºä¾‹ 5ï¼šè·¨æ—¶é’ŸåŸŸ â€”â€” å¼‚æ­¥ FIFO

> **æ ¸å¿ƒæ¯”è¾ƒç‚¹**ï¼šCDC æ”¯æŒã€æ ¼é›·ç ã€æ—¶é’ŸåŸŸéš”ç¦»

---

## âœ… CaSH å®ç°

CaSH **æ— å†…ç½®å¼‚æ­¥ FIFO**ï¼Œéœ€æ‰‹åŠ¨å®ç°æˆ–è°ƒç”¨ IPã€‚æ–‡æ¡£ä¸­æœªæä¾›æ ‡å‡† CDC FIFO ç»„ä»¶ã€‚

éœ€æ‰‹åŠ¨ä½¿ç”¨ `ch_pushcd` ç®¡ç†ä¸åŒæ—¶é’ŸåŸŸï¼Œå¹¶è‡ªè¡Œå®ç°æ ¼é›·ç æŒ‡é’ˆå’ŒåŒæ­¥å™¨ â€”â€” **ææ˜“å‡ºé”™ï¼Œä¸æ¨è**ã€‚

---

## âœ… Kratos å®ç°

Kratos åŒæ ·**æ— å†…ç½®å¼‚æ­¥ FIFO**ã€‚é€šå¸¸åšæ³•æ˜¯ï¼š

- ä½¿ç”¨ `BlackBox` ä¾‹åŒ–å‚å•† IPï¼ˆå¦‚ Xilinx FIFO Generatorï¼‰
- æˆ–æ‰‹å†™ CDC é€»è¾‘ï¼ˆä¸æ¨èç”¨äºç”Ÿäº§ï¼‰

---

## âœ… SpinalHDL å®ç°ï¼ˆä¸€è¡Œä»£ç ï¼‰

```scala
class AsyncPipeline extends Component {
  val io = new Bundle {
    val src_clk = in Bool()
    val dst_clk = in Bool()
    val src_rst = in Bool()
    val dst_rst = in Bool()
    val result = out UInt(6 bits)
  }

  val src_cd = ClockDomain(io.src_clk, io.src_rst)
  val dst_cd = ClockDomain(io.dst_clk, io.dst_rst)

  val producer = src_cd on new Producer
  val consumer = dst_cd on new Consumer

  // âœ… ä¸€è¡Œä»£ç æ’å…¥å¼‚æ­¥FIFO
  val asyncFifo = ClockDomainCrossingFIFO(UInt(6 bits), depth = 16)
  asyncFifo.io.push << producer.io.out
  consumer.io.input << asyncFifo.io.pop

  io.result := consumer.io.result
}
```

> âœ… **SpinalHDL è‡ªåŠ¨ç”Ÿæˆ**ï¼š
> - æ ¼é›·ç æŒ‡é’ˆ
> - åŒè§¦å‘å™¨åŒæ­¥å™¨
> - æ»¡/ç©ºå®‰å…¨æ ‡å¿—
> - æ—¶åºçº¦æŸ

---

## ğŸ†š å¯¹æ¯”ï¼šè·¨æ—¶é’ŸåŸŸ (CDC)

| ç»´åº¦           | CaSH              | Kratos            | SpinalHDL         |
|----------------|-------------------|-------------------|-------------------|
| **å†…ç½®æ”¯æŒ**   | âŒ æ—               | âŒ æ—               | âœ…âœ…âœ… ä¸€æµ        |
| **æ ¼é›·ç **     | âŒ éœ€æ‰‹åŠ¨          | âŒ éœ€æ‰‹åŠ¨          | âœ… è‡ªåŠ¨ç”Ÿæˆ        |
| **åŒæ­¥å™¨**     | âŒ éœ€æ‰‹åŠ¨          | âŒ éœ€æ‰‹åŠ¨          | âœ… è‡ªåŠ¨ç”Ÿæˆ        |
| **å®‰å…¨é€»è¾‘**   | âŒ éœ€æ‰‹åŠ¨          | âŒ éœ€æ‰‹åŠ¨          | âœ… è‡ªåŠ¨ç”Ÿæˆ        |
| **å·¥ä¸šé€‚ç”¨æ€§** | âŒ ä¸æ¨è          | âš ï¸ éœ€é›†æˆIP        | âœ…âœ…âœ… ASIC/FPGA   |

> ğŸ’¡ **åªæœ‰ SpinalHDL æä¾›å¼€ç®±å³ç”¨ã€å®‰å…¨å¯é çš„ CDC æ”¯æŒã€‚è¿™æ˜¯å…¶åœ¨å·¥ä¸šçº§è®¾è®¡ä¸­ä¸å¯æ›¿ä»£çš„æ ¸å¿ƒä¼˜åŠ¿ã€‚**

---

# ğŸ¯ ç¤ºä¾‹ 6ï¼šå¤æ‚æ§åˆ¶ â€”â€” æœ‰é™çŠ¶æ€æœºï¼ˆæ£€æµ‹åºåˆ— "101"ï¼‰

> **æ ¸å¿ƒæ¯”è¾ƒç‚¹**ï¼šæ§åˆ¶æµå»ºæ¨¡ã€çŠ¶æ€ç®¡ç†ã€FSM ç”Ÿæˆ

---

## âœ… CaSH å®ç°

```cpp
__enum(State, (idle, seen1, seen10, found));

struct Detect101 {
    __io(
        __in(ch_bool) in_bit,
        __out(ch_bool) found
    );

    void describe() {
        ch_reg<State> state(State::idle);

        __switch(state)
        __case(State::idle) {
            __if(io.in_bit) {
                state->next = State::seen1;
            }
        }
        __case(State::seen1) {
            __if(io.in_bit) {
                state->next = State::seen1;
            } __else {
                state->next = State::seen10;
            }
        }
        __case(State::seen10) {
            __if(io.in_bit) {
                state->next = State::found;
            } __else {
                state->next = State::idle;
            }
        }
        __case(State::found) {
            __if(io.in_bit) {
                state->next = State::seen1;
            } __else {
                state->next = State::seen10;
            }
        };

        io.found = (state == State::found);
    }
};
```

> âœ… ä¼˜åŠ¿ï¼š
> - `__enum` å®šä¹‰çŠ¶æ€
> - `__switch`/`__case`/`__if` å®æä¾›ç¡¬ä»¶å‹å¥½çš„æ§åˆ¶æµ
> - `state->next` æ¸…æ™°è¡¨è¾¾çŠ¶æ€è½¬ç§»

---

## âœ… Kratos å®ç°

```python
from kratos import Generator, enum

class Detect101(Generator):
    def __init__(self):
        super().__init__("Detect101")
        self.clk = self.clock("clk")
        self.rst = self.reset("rst")
        self.in_bit = self.input("in", 1)
        self.found = self.output("found", 1)

        States = enum("idle", "seen1", "seen10", "found")
        self.state = self.var("state", States)
        self.next_state = self.var("next_state", States)

        self.state.assign(States.idle)

        @always_comb
        def next_state_logic():
            if self.state == States.idle:
                self.next_state = States.seen1 if self.in_bit else States.idle
            elif self.state == States.seen1:
                self.next_state = States.seen1 if self.in_bit else States.seen10
            elif self.state == States.seen10:
                self.next_state = States.found if self.in_bit else States.idle
            else:
                self.next_state = States.seen1 if self.in_bit else States.seen10

        @always_ff((posedge, "clk"), (posedge, "rst"))
        def update_state():
            if self.rst:
                self.state = States.idle
            else:
                self.state = self.next_state

        @always_comb
        def output_logic():
            self.found = self.state == States.found

        self.add_always(next_state_logic)
        self.add_always(update_state)
        self.add_always(output_logic)
```

> âœ… ä¼˜åŠ¿ï¼š
> - Python è¯­æ³•ç›´è§‚
> - åˆ†ç¦»ç»„åˆ/æ—¶åºé€»è¾‘ï¼Œç»“æ„æ¸…æ™°

---

## âœ… SpinalHDL å®ç°

```scala
class Detect101 extends Component {
  val io = new Bundle {
    val in   = in Bool()
    val found = out Bool()
  }

  sealed trait State
  case object Idle extends State
  case object Seen1 extends State
  case object Seen10 extends State
  case object Found extends State

  val state = Reg(Enum(Idle, Seen1, Seen10, Found)) init(Idle)

  state := state.mux(
    Idle   -> (if(io.in) Seen1 else Idle),
    Seen1  -> (if(io.in) Seen1 else Seen10),
    Seen10 -> (if(io.in) Found else Idle),
    Found  -> (if(io.in) Seen1 else Seen10)
  )

  io.found := state === Found
}
```

> âœ… ä¼˜åŠ¿ï¼š
> - Scala åŸç”Ÿæšä¸¾ï¼Œç±»å‹å®‰å…¨
> - `mux` è¯­æ³•æç®€ï¼Œä¸€è¡Œå†™å®ŒçŠ¶æ€è½¬ç§»
> - è‡ªåŠ¨ç”ŸæˆçŠ¶æ€æœºå›¾å’Œç¼–ç 

---

## ğŸ†š å¯¹æ¯”ï¼šæœ‰é™çŠ¶æ€æœº (FSM)

| ç»´åº¦           | CaSH                              | Kratos                          | SpinalHDL                      |
|----------------|-----------------------------------|----------------------------------|--------------------------------|
| **çŠ¶æ€å®šä¹‰**   | âœ… `__enum` å®                    | âœ… `enum` å‡½æ•°                   | âœ…âœ… Scala `sealed trait`      |
| **è½¬ç§»è¯­æ³•**   | âœ… `__switch`/`__case` å®         | âœ… `if-elif-else`                | âœ…âœ… `mux` ä¸€è¡Œæå®š            |
| **å¯è§†åŒ–**     | âš ï¸ æ—                              | âš ï¸ æ—                             | âœ…âœ… è‡ªåŠ¨ç”Ÿæˆ FSM å›¾            |
| **ç¼–ç æ§åˆ¶**   | âš ï¸ é»˜è®¤ binary                    | âš ï¸ é»˜è®¤ binary                   | âœ… å¯æŒ‡å®š one-hot/binary       |

> ğŸ’¡ **SpinalHDL çš„ `mux` è¯­æ³•åœ¨è¡¨è¾¾ FSM æ—¶æœ€ä¼˜é›…ï¼ŒCaSH çš„å®æä¾›äº†è‰¯å¥½çš„ç¡¬ä»¶è¯­ä¹‰ï¼ŒKratos è¯­æ³•æœ€å¸¸è§„ã€‚**

---

# ğŸ“Š ç»¼åˆèƒ½åŠ›å¯¹æ¯”æ€»è¡¨

| ç‰¹æ€§               | CaSH (C++ EDSL)                  | Kratos (Python + C++åç«¯)       | SpinalHDL (Scala)              |
|--------------------|----------------------------------|----------------------------------|--------------------------------|
| **è¯­è¨€**           | âœ…âœ… **åŸç”Ÿ C++** (æ¨¡æ¿+å®)       | âœ… Python (æ˜“å­¦)                 | âš ï¸ Scala (å­¦ä¹ æ›²çº¿é™¡)          |
| **ç»„åˆé€»è¾‘**       | âœ… æ— è¿‡ç¨‹å—ï¼Œç›´æ¥èµ‹å€¼             | âœ… éœ€ `@always_comb`             | âœ…âœ…âœ… èµ‹å€¼å³ç»„åˆ                |
| **æ—¶åºé€»è¾‘**       | âœ…âœ… `next-value` + ä¾¿æ·å‡½æ•°       | âœ… `@always_ff`                  | âœ…âœ… `ClockDomain` + `Reg`      |
| **æ¨¡å—/æ¥å£**      | âœ…âœ… `__interface` + è‡ªåŠ¨ç»‘å®š      | âŒ æ‰‹åŠ¨ç»‘å®š                      | âœ…âœ… `Bundle` + `<<` è‡ªåŠ¨ç»‘å®š   |
| **å¤æ‚äº’è¿**       | âœ… `A.io(B.io)` ç®€æ´              | âŒ æ‰‹åŠ¨ç»‘å®šç¹ç                  | âœ… `<<` / `>>` ç®€æ´            |
| **è·¨æ—¶é’ŸåŸŸ (CDC)** | âŒ æ— å†…ç½®ï¼Œéœ€æ‰‹åŠ¨                 | âŒ æ— å†…ç½®ï¼Œéœ€æ‰‹åŠ¨/IP             | âœ…âœ…âœ… ä¸€è¡Œä»£ç ï¼Œå·¥ä¸šçº§å®‰å…¨     |
| **çŠ¶æ€æœº (FSM)**   | âœ… `__switch`/`__case` å®         | âœ… å¸¸è§„ if-else                  | âœ…âœ… `mux` è¯­æ³• + å¯è§†åŒ–       |
| **ä»¿çœŸ**           | âœ…âœ… å†…ç½® JIT ä»¿çœŸå™¨ (æå¿«)        | âœ… ç”Ÿæˆ Verilog åä»¿çœŸ           | âœ…âœ… ç”Ÿæˆ Verilog åä»¿çœŸ       |
| **è°ƒè¯•**           | âœ… `ch_tap`, `ch_assert`, VCD     | âœ… æºç æ˜ å°„                      | âœ…âœ…âœ… è¡Œçº§é”™è¯¯ + æ³¢å½¢æ³¨é‡Š      |
| **å·¥ä¸šè½åœ°**       | âš ï¸ å­¦æœ¯åŸå‹ (æ½œåŠ›å·¨å¤§)            | âœ… å¿«é€ŸåŸå‹                      | âœ…âœ…âœ… ASIC/FPGA é‡äº§           |
| **æ ¸å¿ƒä¼˜åŠ¿**       | **åŸç”Ÿ C++ + å®åå°„ + JIT ä»¿çœŸ**  | **Python æ˜“ç”¨ + C++ åç«¯æ€§èƒ½**   | **å·¥ä¸šçº§å®Œå¤‡ + ç”Ÿæ€æˆç†Ÿ**      |

---

# ğŸ§­ æœ€ç»ˆé€‰å‹å»ºè®®

| ä½ çš„æ ¸å¿ƒéœ€æ±‚                          | æœ€ä½³é€‰æ‹©       | ç†ç”±                                                                 |
|---------------------------------------|----------------|----------------------------------------------------------------------|
| **å¿…é¡»ç”¨ C++ ä¸”è¿½æ±‚å‰æ²¿æŠ€æœ¯**         | âœ… **CaSH**    | å”¯ä¸€åŸç”Ÿ C++ EDSLï¼Œå®åå°„å¼ºå¤§ï¼ŒJIT ä»¿çœŸå¿«ï¼Œæœªæ¥å¯æœŸ                  |
| **è¿½æ±‚æœ€é«˜å¼€å‘æ•ˆç‡å’Œå·¥ä¸šç¨³å®šæ€§**      | âœ… SpinalHDL   | å·¥å…·é“¾æœ€æˆç†Ÿï¼ŒCDC/åè®®åº“å®Œå–„ï¼Œè°ƒè¯•ä½“éªŒæœ€ä½³ï¼Œç¤¾åŒºæ´»è·ƒ                 |
| **å¿«é€ŸåŸå‹ + æ˜“å­¦ + C++ å·¥å…·é“¾é›†æˆ**  | âœ… Kratos      | Python è¯­æ³•ç®€å•ï¼ŒC++ åç«¯ç”Ÿæˆ Verilogï¼Œé€‚åˆç®—æ³•å·¥ç¨‹å¸ˆå¿«é€Ÿä¸Šæ‰‹        |

---

# ğŸ’¬ æ€»ç»“

> - **CaSH æ˜¯ä¸€ä¸ªæå…·åˆ›æ–°æ€§å’Œæ½œåŠ›çš„é¡¹ç›®**ï¼Œå®ƒç”¨ C++ æ¨¡æ¿å’Œå®ï¼Œå®ç°äº†æ¥è¿‘ SpinalHDL çš„ç¡¬ä»¶æè¿°èƒ½åŠ›ï¼Œå¹¶æ‹¥æœ‰**å†…ç½® JIT ä»¿çœŸå™¨**è¿™ä¸€æ€æ‰‹é”ã€‚è™½ç„¶ç›®å‰ç”Ÿæ€å’Œ CDC æ”¯æŒä¸å¦‚ SpinalHDLï¼Œä½†å…¶**â€œå•ä¸€ C++ è¯­è¨€è¦†ç›–è®¾è®¡ã€ä»¿çœŸã€éªŒè¯â€** çš„æ„¿æ™¯éå¸¸å¸å¼•äººã€‚
>
> - **SpinalHDL ä¾ç„¶æ˜¯å·¥ä¸šçº§è®¾è®¡çš„ç‹è€…**ï¼Œå°¤å…¶åœ¨ CDCã€åè®®åº“ã€è°ƒè¯•å·¥å…·é“¾æ–¹é¢æ— å‡ºå…¶å³ã€‚
>
> - **Kratos æ˜¯ä¼˜ç§€çš„æŠ˜ä¸­æ–¹æ¡ˆ**ï¼Œé€‚åˆéœ€è¦å¿«é€Ÿä¸Šæ‰‹ä¸”èƒ½æ¥å— Python è¯­æ³•çš„å›¢é˜Ÿã€‚

---

å¦‚æœéœ€è¦æˆ‘ä¸ºä½ ï¼š

- âœ… ç”Ÿæˆä¸Šè¿°æ‰€æœ‰ä¾‹å­çš„å®Œæ•´å¯ç¼–è¯‘å·¥ç¨‹ï¼Ÿ
- âœ… æ¯”è¾ƒä¸‰è€…ç”Ÿæˆçš„ Verilog ä»£ç è´¨é‡ï¼Ÿ
- âœ… ç¼–å†™ CaSH çš„å¼‚æ­¥ FIFO æ‰‹åŠ¨å®ç°ï¼ˆå«æ ¼é›·ç ï¼‰ï¼Ÿ

æ¬¢è¿éšæ—¶æé—®ï¼æˆ‘å¯ä»¥ä¸ºä½ æä¾›è¯¦ç»†ä»£ç å’Œæ„å»ºè„šæœ¬ï¼ ğŸš€
