###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL3.kletech.ac.in)
#  Generated on:      Mon Mar 17 16:02:46 2025
#  Design:            s298
#  Command:           report_timing -max_paths 10 > ${PATH}/reports/${TOP_MODULE}_REPORTS/tempus_timing_path.rpt
###############################################################
Path 1: MET Setup Check with Pin DFF_9_q_reg/CK 
Endpoint:   DFF_9_q_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: DFF_3_q_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.203
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 1.747
- Arrival Time                  1.440
= Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------
      Instance     Arc           Cell       Delay  Arrival  Required  
                                                   Time     Time  
      --------------------------------------------------------------
      DFF_3_q_reg  CK ^          -          -      0.000    0.307  
      DFF_3_q_reg  CK ^ -> Q v   DFF_X2     0.560  0.560    0.867  
      g1288__5122  A2 v -> ZN ^  NAND2_X1   0.237  0.797    1.104  
      g1276__2398  A ^ -> ZN v   AOI21_X2   0.115  0.912    1.219  
      g1273        A v -> ZN ^   INV_X4     0.084  0.996    1.303  
      g1253__8246  C1 ^ -> ZN v  AOI221_X2  0.069  1.065    1.372  
      g1241__4319  B v -> ZN ^   AOI211_X2  0.312  1.377    1.684  
      g1238        A ^ -> ZN v   INV_X2     0.063  1.440    1.747  
      DFF_9_q_reg  D v           DFF_X1     0.000  1.440    1.747  
      --------------------------------------------------------------
Path 2: MET Setup Check with Pin DFF_10_q_reg/CK 
Endpoint:   DFF_10_q_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: DFF_2_q_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.215
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 1.735
- Arrival Time                  1.370
= Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------
      Instance      Arc           Cell       Delay  Arrival  Required  
                                                    Time     Time  
      ---------------------------------------------------------------
      DFF_2_q_reg   CK ^          -          -      0.000    0.365  
      DFF_2_q_reg   CK ^ -> QN ^  DFF_X2     0.491  0.491    0.856  
      g1289__8246   A2 ^ -> ZN ^  AND2_X4    0.236  0.727    1.092  
      g1278__5107   A1 ^ -> ZN v  NAND2_X2   0.080  0.807    1.172  
      g1268__6161   A1 v -> ZN v  OR3_X2     0.238  1.045    1.410  
      g1243__3680   A1 v -> ZN ^  AOI22_X2   0.221  1.266    1.631  
      g1232__5107   C1 ^ -> ZN v  OAI211_X2  0.104  1.370    1.735  
      DFF_10_q_reg  D v           DFF_X1     0.000  1.370    1.735  
      ---------------------------------------------------------------
Path 3: MET Setup Check with Pin DFF_5_q_reg/CK 
Endpoint:   DFF_5_q_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: DFF_2_q_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.211
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 1.739
- Arrival Time                  1.359
= Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------
      Instance     Arc           Cell      Delay  Arrival  Required  
                                                  Time     Time  
      -------------------------------------------------------------
      DFF_2_q_reg  CK ^          -         -      0.000    0.379  
      DFF_2_q_reg  CK ^ -> QN ^  DFF_X2    0.491  0.491    0.870  
      g1289__8246  A2 ^ -> ZN ^  AND2_X4   0.236  0.727    1.106  
      g1278__5107  A1 ^ -> ZN v  NAND2_X2  0.080  0.807    1.186  
      g1268__6161  A1 v -> ZN v  OR3_X2    0.238  1.045    1.425  
      g1243__3680  A1 v -> ZN ^  AOI22_X2  0.221  1.266    1.646  
      g1240__6260  A2 ^ -> ZN v  NOR2_X2   0.093  1.359    1.739  
      DFF_5_q_reg  D v           DFF_X2    0.000  1.359    1.739  
      -------------------------------------------------------------
Path 4: MET Setup Check with Pin DFF_6_q_reg/CK 
Endpoint:   DFF_6_q_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: DFF_3_q_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.197
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 1.753
- Arrival Time                  1.363
= Slack Time                    0.390
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------
      Instance     Arc           Cell       Delay  Arrival  Required  
                                                   Time     Time  
      --------------------------------------------------------------
      DFF_3_q_reg  CK ^          -          -      0.000    0.390  
      DFF_3_q_reg  CK ^ -> Q v   DFF_X2     0.560  0.560    0.950  
      g1288__5122  A2 v -> ZN ^  NAND2_X1   0.237  0.797    1.186  
      g1276__2398  A ^ -> ZN v   AOI21_X2   0.115  0.912    1.302  
      g1273        A v -> ZN ^   INV_X4     0.084  0.996    1.386  
      g1253__8246  C1 ^ -> ZN v  AOI221_X2  0.069  1.065    1.455  
      g1242__6783  A v -> ZN ^   AOI21_X2   0.254  1.319    1.708  
      g1239        A ^ -> ZN v   INV_X4     0.045  1.363    1.753  
      DFF_6_q_reg  D v           DFF_X1     0.000  1.363    1.753  
      --------------------------------------------------------------
Path 5: MET Setup Check with Pin DFF_1_q_reg/CK 
Endpoint:   DFF_1_q_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: G0            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.154
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 1.796
- Arrival Time                  1.352
= Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
      -------------------------------------------------------------
      Instance     Arc           Cell      Delay  Arrival  Required  
                                                  Time     Time  
      -------------------------------------------------------------
      -            G0 v          -         -      1.000    1.445  
      g1269__2346  A1 v -> ZN v  OR3_X1    0.219  1.219    1.664  
      g1259__6131  A v -> ZN ^   OAI21_X2  0.132  1.352    1.796  
      DFF_1_q_reg  D ^           DFF_X2    0.000  1.352    1.796  
      -------------------------------------------------------------
Path 6: MET Late External Delay Assertion 
Endpoint:   G67           (v) checked with  leading edge of 'clk'
Beginpoint: DFF_7_q_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 0.950
- Arrival Time                  0.500
= Slack Time                    0.450
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------
      Instance     Arc          Cell    Delay  Arrival  Required  
                                               Time     Time  
      ----------------------------------------------------------
      DFF_7_q_reg  CK ^         -       -      0.000    0.450  
      DFF_7_q_reg  CK ^ -> Q v  DFF_X1  0.500  0.500    0.950  
      -            G67 v        -       0.000  0.500    0.950  
      ----------------------------------------------------------
Path 7: MET Late External Delay Assertion 
Endpoint:   G118          (v) checked with  leading edge of 'clk'
Beginpoint: DFF_9_q_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 0.950
- Arrival Time                  0.499
= Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------
      Instance     Arc          Cell    Delay  Arrival  Required  
                                               Time     Time  
      ----------------------------------------------------------
      DFF_9_q_reg  CK ^         -       -      0.000    0.451  
      DFF_9_q_reg  CK ^ -> Q v  DFF_X1  0.499  0.499    0.950  
      -            G118 v       -       0.000  0.499    0.950  
      ----------------------------------------------------------
Path 8: MET Late External Delay Assertion 
Endpoint:   G66           (v) checked with  leading edge of 'clk'
Beginpoint: DFF_6_q_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 0.950
- Arrival Time                  0.496
= Slack Time                    0.454
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------
      Instance     Arc          Cell    Delay  Arrival  Required  
                                               Time     Time  
      ----------------------------------------------------------
      DFF_6_q_reg  CK ^         -       -      0.000    0.454  
      DFF_6_q_reg  CK ^ -> Q v  DFF_X1  0.496  0.496    0.950  
      -            G66 v        -       0.000  0.496    0.950  
      ----------------------------------------------------------
Path 9: MET Late External Delay Assertion 
Endpoint:   G133           (v) checked with  leading edge of 'clk'
Beginpoint: DFF_11_q_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 0.950
- Arrival Time                  0.494
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -----------------------------------------------------------
      Instance      Arc          Cell    Delay  Arrival  Required  
                                                Time     Time  
      -----------------------------------------------------------
      DFF_11_q_reg  CK ^         -       -      0.000    0.456  
      DFF_11_q_reg  CK ^ -> Q v  DFF_X1  0.494  0.494    0.950  
      -             G133 v       -       0.000  0.494    0.950  
      -----------------------------------------------------------
Path 10: MET Late External Delay Assertion 
Endpoint:   G132           (v) checked with  leading edge of 'clk'
Beginpoint: DFF_10_q_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   2.000
- Uncertainty                   0.050
= Required Time                 0.950
- Arrival Time                  0.494
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -----------------------------------------------------------
      Instance      Arc          Cell    Delay  Arrival  Required  
                                                Time     Time  
      -----------------------------------------------------------
      DFF_10_q_reg  CK ^         -       -      0.000    0.456  
      DFF_10_q_reg  CK ^ -> Q v  DFF_X1  0.494  0.494    0.950  
      -             G132 v       -       0.000  0.494    0.950  
      -----------------------------------------------------------

