<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='130' type='llvm::SDValue llvm::AMDGPUTargetLowering::SplitVectorStore(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='129'>/// Split a vector store into 2 stores of half the vector.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1610' ll='1649' type='llvm::SDValue llvm::AMDGPUTargetLowering::SplitVectorStore(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8493' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8509' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8512' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8525' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8530' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8545' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8555' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8561' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
