
*** Running vivado
    with args -log topModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source topModule.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Feb 14 05:18:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source topModule.tcl -notrace
Command: link_design -top topModule -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 588.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 733.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 733.121 ; gain = 366.035
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 768.438 ; gain = 35.316

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2230377f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1320.469 ; gain = 552.031

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 83c18cfbb48a7655.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1757.109 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1757.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1766.176 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 25041317e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855
Phase 1.1 Core Generation And Design Setup | Checksum: 25041317e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25041317e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855
Phase 1 Initialization | Checksum: 25041317e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25041317e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25041317e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855
Phase 2 Timer Update And Timing Data Collection | Checksum: 25041317e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2c82ab5bd

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855
Retarget | Checksum: 2c82ab5bd
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2ed759160

Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1766.176 ; gain = 40.855
Constant propagation | Checksum: 2ed759160
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1766.176 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1766.176 ; gain = 0.000
Phase 5 Sweep | Checksum: 262bda1ed

Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1766.176 ; gain = 40.855
Sweep | Checksum: 262bda1ed
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 876 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 262bda1ed

Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1766.176 ; gain = 40.855
BUFG optimization | Checksum: 262bda1ed
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 262bda1ed

Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1766.176 ; gain = 40.855
Shift Register Optimization | Checksum: 262bda1ed
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 262bda1ed

Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1766.176 ; gain = 40.855
Post Processing Netlist | Checksum: 262bda1ed
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e9ba2da7

Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1766.176 ; gain = 40.855

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1766.176 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e9ba2da7

Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1766.176 ; gain = 40.855
Phase 9 Finalization | Checksum: 1e9ba2da7

Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1766.176 ; gain = 40.855
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              13  |                                             84  |
|  Constant propagation         |               1  |              62  |                                             49  |
|  Sweep                        |               0  |              46  |                                            876  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e9ba2da7

Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1766.176 ; gain = 40.855

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1ac11235a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1851.520 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ac11235a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.520 ; gain = 85.344

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ac11235a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.520 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1851.520 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23099f67a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:01:28 . Memory (MB): peak = 1851.520 ; gain = 1118.398
INFO: [Vivado 12-24828] Executing command : report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
Command: report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado_new/projectVivado_new.runs/impl_1/topModule_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1851.520 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.520 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1851.520 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.520 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1851.520 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1851.520 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado_new/projectVivado_new.runs/impl_1/topModule_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16a4e0582

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1851.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2041fa5ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2044dafd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2044dafd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2044dafd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 262c46633

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2b9236f95

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2b9236f95

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1968cbbd9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1af1ab6ab

Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 136 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 60 nets or LUTs. Breaked 0 LUT, combined 60 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net leftLED/rDutyCycle[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net leftLED/bDutyCycle[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.520 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             60  |                    60  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             60  |                    62  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22d58b00e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 16b1fdc8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16b1fdc8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23cbba055

Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19e3f7e79

Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 200f9ad5b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 174415a00

Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 193d2853f

Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24eb3ab74

Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20cacf217

Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24815d798

Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 271035f0c

Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 271035f0c

Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18ae5744c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.920 | TNS=-2040.137 |
Phase 1 Physical Synthesis Initialization | Checksum: 74c2f8d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17e12d5c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18ae5744c

Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.759. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d9ef6fb7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:34 . Memory (MB): peak = 1851.520 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:01:34 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d9ef6fb7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:35 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9ef6fb7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:35 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d9ef6fb7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:35 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d9ef6fb7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:35 . Memory (MB): peak = 1851.520 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.520 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:01:35 . Memory (MB): peak = 1851.520 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1db369883

Time (s): cpu = 00:00:42 ; elapsed = 00:01:35 . Memory (MB): peak = 1851.520 ; gain = 0.000
Ending Placer Task | Checksum: 1678c8196

Time (s): cpu = 00:00:42 ; elapsed = 00:01:35 . Memory (MB): peak = 1851.520 ; gain = 0.000
104 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:38 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file topModule_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file topModule_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file topModule_utilization_placed.rpt -pb topModule_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1851.520 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1851.520 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.520 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1851.520 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1851.520 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1851.520 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado_new/projectVivado_new.runs/impl_1/topModule_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.520 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.57s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1851.520 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.759 | TNS=-1993.715 |
Phase 1 Physical Synthesis Initialization | Checksum: 121b1fe31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1852.285 ; gain = 0.766
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.759 | TNS=-1993.715 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 121b1fe31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1852.285 ; gain = 0.766

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.759 | TNS=-1993.715 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/rDutyCycle[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net leftLED/rDutyCycle[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.753 | TNS=-1993.553 |
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.731 | TNS=-1993.129 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.678 | TNS=-1992.190 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.626 | TNS=-1990.954 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bDutyCycle[1].  Re-placed instance leftLED/bDutyCycle_reg__4
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.597 | TNS=-1987.632 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_17_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_117_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.597 | TNS=-1987.632 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.597 | TNS=-1987.632 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_234_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.597 | TNS=-1987.632 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_273_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.591 | TNS=-1986.812 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.588 | TNS=-1986.763 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_150_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.585 | TNS=-1986.718 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_198_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.582 | TNS=-1986.672 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_243_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.581 | TNS=-1986.557 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[3]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[3]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.574 | TNS=-1986.163 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net leftLED/rLight/offTime[26]_i_28_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_68_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[22]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[18]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_82_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[6]_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.574 | TNS=-1986.163 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_281_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.555 | TNS=-1985.778 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[18]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[18]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[18]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.543 | TNS=-1985.612 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_255_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.538 | TNS=-1985.082 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_63_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.518 | TNS=-1984.731 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_7_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.518 | TNS=-1983.838 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[9]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[9]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.503 | TNS=-1983.549 |
INFO: [Physopt 32-81] Processed net leftLED/bDutyCycle[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.498 | TNS=-1983.414 |
INFO: [Physopt 32-601] Processed net leftLED/bDutyCycle[0]_repN. Net driver leftLED/bDutyCycle_reg__5_replica was replaced.
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.492 | TNS=-1982.982 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/rLight/offTime1__2_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime1__2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.491 | TNS=-1982.896 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_103__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.483 | TNS=-1982.399 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_68_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_82_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.483 | TNS=-1982.399 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1860.340 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 121b1fe31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1860.340 ; gain = 8.820

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.483 | TNS=-1982.399 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net leftLED/rLight/offTime[26]_i_28_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_68_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[22]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[18]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_82_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_68_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_82_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.483 | TNS=-1982.399 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1860.340 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 121b1fe31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1860.340 ; gain = 8.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1860.340 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-13.483 | TNS=-1982.399 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.276  |         11.316  |            4  |              0  |                    25  |           0  |           2  |  00:00:13  |
|  Total          |          0.276  |         11.316  |            4  |              0  |                    25  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1860.340 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1596cf65c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.340 ; gain = 8.820
INFO: [Common 17-83] Releasing license: Implementation
334 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1860.340 ; gain = 8.820
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1876.590 ; gain = 8.934
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.016 ; gain = 14.344
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1882.016 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1882.016 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1882.016 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1882.016 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.016 ; gain = 14.344
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado_new/projectVivado_new.runs/impl_1/topModule_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 445435d1 ConstDB: 0 ShapeSum: 1678066a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: e86a473e | NumContArr: a809a594 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 315c5e20c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1986.426 ; gain = 104.410

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 315c5e20c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1986.426 ; gain = 104.410

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 315c5e20c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1986.426 ; gain = 104.410
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a2c60e44

Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2038.609 ; gain = 156.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.213| TNS=-1941.556| WHS=-0.194 | THS=-76.607|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 305955f0f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2045.812 ; gain = 163.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.213| TNS=-1982.391| WHS=-0.085 | THS=-0.085 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2c83afeab

Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2050.211 ; gain = 168.195

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11481
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11481
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30138f02f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.586 ; gain = 174.570

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 30138f02f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2056.586 ; gain = 174.570

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 25f6c9b50

Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 2056.586 ; gain = 174.570
Phase 4 Initial Routing | Checksum: 25f6c9b50

Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 2056.586 ; gain = 174.570

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4140
 Number of Nodes with overlaps = 1573
 Number of Nodes with overlaps = 705
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.715| TNS=-2069.739| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ebf7df05

Time (s): cpu = 00:00:40 ; elapsed = 00:01:25 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 639
 Number of Nodes with overlaps = 476
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.756| TNS=-2075.225| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 26fda57b2

Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 2099.656 ; gain = 217.641
Phase 5 Rip-up And Reroute | Checksum: 26fda57b2

Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29990d368

Time (s): cpu = 00:00:45 ; elapsed = 00:01:38 . Memory (MB): peak = 2099.656 ; gain = 217.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.636| TNS=-2060.885| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 310f67024

Time (s): cpu = 00:00:45 ; elapsed = 00:01:38 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 310f67024

Time (s): cpu = 00:00:45 ; elapsed = 00:01:38 . Memory (MB): peak = 2099.656 ; gain = 217.641
Phase 6 Delay and Skew Optimization | Checksum: 310f67024

Time (s): cpu = 00:00:45 ; elapsed = 00:01:38 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.297| TNS=-2041.001| WHS=0.057  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2bad2eff3

Time (s): cpu = 00:00:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2099.656 ; gain = 217.641
Phase 7 Post Hold Fix | Checksum: 2bad2eff3

Time (s): cpu = 00:00:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.78165 %
  Global Horizontal Routing Utilization  = 2.39564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2bad2eff3

Time (s): cpu = 00:00:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2bad2eff3

Time (s): cpu = 00:00:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28f764699

Time (s): cpu = 00:00:46 ; elapsed = 00:01:40 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28f764699

Time (s): cpu = 00:00:46 ; elapsed = 00:01:40 . Memory (MB): peak = 2099.656 ; gain = 217.641

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-14.297| TNS=-2041.001| WHS=0.057  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 28f764699

Time (s): cpu = 00:00:46 ; elapsed = 00:01:40 . Memory (MB): peak = 2099.656 ; gain = 217.641
Total Elapsed time in route_design: 100.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: d337bf8c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:40 . Memory (MB): peak = 2099.656 ; gain = 217.641
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: d337bf8c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:40 . Memory (MB): peak = 2099.656 ; gain = 217.641

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
350 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:41 . Memory (MB): peak = 2099.656 ; gain = 217.641
INFO: [Vivado 12-24828] Executing command : report_drc -file topModule_drc_routed.rpt -pb topModule_drc_routed.pb -rpx topModule_drc_routed.rpx
Command: report_drc -file topModule_drc_routed.rpt -pb topModule_drc_routed.pb -rpx topModule_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado_new/projectVivado_new.runs/impl_1/topModule_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2099.656 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file topModule_methodology_drc_routed.rpt -pb topModule_methodology_drc_routed.pb -rpx topModule_methodology_drc_routed.rpx
Command: report_methodology -file topModule_methodology_drc_routed.rpt -pb topModule_methodology_drc_routed.pb -rpx topModule_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado_new/projectVivado_new.runs/impl_1/topModule_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.570 ; gain = 3.914
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file topModule_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file topModule_route_status.rpt -pb topModule_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file topModule_power_routed.rpt -pb topModule_power_summary_routed.pb -rpx topModule_power_routed.rpx
Command: report_power -file topModule_power_routed.rpt -pb topModule_power_summary_routed.pb -rpx topModule_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
367 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file topModule_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file topModule_bus_skew_routed.rpt -pb topModule_bus_skew_routed.pb -rpx topModule_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2109.652 ; gain = 9.996
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2136.008 ; gain = 9.496
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.766 ; gain = 17.254
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2143.766 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2143.766 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2143.766 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2143.766 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.766 ; gain = 17.254
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado_new/projectVivado_new.runs/impl_1/topModule_routed.dcp' has been generated.
Command: write_bitstream -force topModule.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./topModule.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
382 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2641.883 ; gain = 498.117
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 05:25:10 2025...
