Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-22-54/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012303    0.182107    0.750093    0.750093 v _669_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.182107    0.000000    0.750093 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.270789    0.199774    0.949867 ^ _383_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _148_ (net)
                      0.270789    0.000000    0.949867 ^ _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.150659    0.131510    1.081377 v _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.150659    0.000000    1.081377 v _669_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.081377   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134843    0.384843   library hold time
                                              0.384843   data required time
---------------------------------------------------------------------------------------------
                                              0.384843   data required time
                                             -1.081377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.696534   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011060    0.171223    0.741712    0.741712 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.171223    0.000000    0.741712 v _378_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004090    0.233072    0.190731    0.932443 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _145_ (net)
                      0.233072    0.000000    0.932443 ^ _379_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.170972    0.164703    1.097146 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.170972    0.000000    1.097146 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.097146   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.130885    0.380885   library hold time
                                              0.380885   data required time
---------------------------------------------------------------------------------------------
                                              0.380885   data required time
                                             -1.097146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.716261   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023158    0.458175    1.069574    1.069574 ^ _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.458175    0.000000    1.069574 ^ _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.167482    0.111389    1.180962 v _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.167482    0.000000    1.180962 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.180962   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.131565    0.381565   library hold time
                                              0.381565   data required time
---------------------------------------------------------------------------------------------
                                              0.381565   data required time
                                             -1.180962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799397   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019088    0.241518    0.795842    0.795842 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.241518    0.000000    0.795842 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.266321    0.261228    1.057070 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _143_ (net)
                      0.266321    0.000000    1.057070 ^ _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.150659    0.130918    1.187987 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.150659    0.000000    1.187987 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.187987   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134843    0.384843   library hold time
                                              0.384843   data required time
---------------------------------------------------------------------------------------------
                                              0.384843   data required time
                                             -1.187987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803145   slack (MET)


Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012260    0.181731    0.749803    0.749803 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.181731    0.000000    0.749803 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002854    0.145597    0.374033    1.123837 v _381_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _147_ (net)
                      0.145597    0.000000    1.123837 v _382_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.112722    0.336591    1.460427 v _382_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.112722    0.000000    1.460427 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.460427   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.143283    0.393283   library hold time
                                              0.393283   data required time
---------------------------------------------------------------------------------------------
                                              0.393283   data required time
                                             -1.460427   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067144   slack (MET)


Startpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _661_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004229    0.165337    0.880077    0.880077 ^ _672_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.165337    0.000000    0.880077 ^ _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004783    0.147755    0.135435    1.015512 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _139_ (net)
                      0.147755    0.000000    1.015512 v _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011669    0.363137    0.257428    1.272940 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _140_ (net)
                      0.363137    0.000000    1.272940 ^ _427_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002789    0.149137    0.107645    1.380585 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _179_ (net)
                      0.149137    0.000000    1.380585 v _428_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.098830    0.258082    1.638667 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.098830    0.000000    1.638667 v _661_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.638667   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.146458    0.396458   library hold time
                                              0.396458   data required time
---------------------------------------------------------------------------------------------
                                              0.396458   data required time
                                             -1.638667   data arrival time
---------------------------------------------------------------------------------------------
                                              1.242209   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _661_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _661_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.548433    0.798433   library removal time
                                              0.798433   data required time
---------------------------------------------------------------------------------------------
                                              0.798433   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.327191   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _661_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _661_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.352033    0.257567    4.597500 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.352033    0.000000    4.597500 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.597500   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.338046   19.411955   library setup time
                                             19.411955   data required time
---------------------------------------------------------------------------------------------
                                             19.411955   data required time
                                             -4.597500   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814455   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.229750    0.204221    4.544154 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.229750    0.000000    4.544154 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.544154   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313332   19.436670   library setup time
                                             19.436670   data required time
---------------------------------------------------------------------------------------------
                                             19.436670   data required time
                                             -4.544154   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892516   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.229750    0.204221    4.544154 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.229750    0.000000    4.544154 ^ _669_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.544154   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313332   19.436670   library setup time
                                             19.436670   data required time
---------------------------------------------------------------------------------------------
                                             19.436670   data required time
                                             -4.544154   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892516   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.232740    0.199323    4.539256 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.232740    0.000000    4.539256 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.539256   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313980   19.436022   library setup time
                                             19.436022   data required time
---------------------------------------------------------------------------------------------
                                             19.436022   data required time
                                             -4.539256   data arrival time
---------------------------------------------------------------------------------------------
                                             14.896765   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.173215    0.439294    4.541613 ^ _382_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.173215    0.000000    4.541613 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.541613   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.301089   19.448912   library setup time
                                             19.448912   data required time
---------------------------------------------------------------------------------------------
                                             19.448912   data required time
                                             -4.541613   data arrival time
---------------------------------------------------------------------------------------------
                                             14.907301   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _661_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _428_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.134073    0.280585    4.382905 ^ _428_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.134073    0.000000    4.382905 ^ _661_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.382905   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.293202   19.456799   library setup time
                                             19.456799   data required time
---------------------------------------------------------------------------------------------
                                             19.456799   data required time
                                             -4.382905   data arrival time
---------------------------------------------------------------------------------------------
                                             15.073895   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _661_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.335156    5.582238    3.125624    7.125624 ^ rst_n (in)
                                                         rst_n (net)
                      5.582238    0.000000    7.125624 ^ _661_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.125624   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.788391   17.961609   library recovery time
                                             17.961609   data required time
---------------------------------------------------------------------------------------------
                                             17.961609   data required time
                                             -7.125624   data arrival time
---------------------------------------------------------------------------------------------
                                             10.835985   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.320292    0.000000    4.339933 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.352033    0.257567    4.597500 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.352033    0.000000    4.597500 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.597500   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.338046   19.411955   library setup time
                                             19.411955   data required time
---------------------------------------------------------------------------------------------
                                             19.411955   data required time
                                             -4.597500   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814455   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    5.582238   -2.582238 (VIOLATED)
_335_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_416_/A2                                3.000000    5.582238   -2.582238 (VIOLATED)
_429_/A1                                3.000000    5.582238   -2.582238 (VIOLATED)
_500_/C                                 3.000000    5.582238   -2.582238 (VIOLATED)
_561_/A2                                3.000000    5.582238   -2.582238 (VIOLATED)
_599_/A2                                3.000000    5.582238   -2.582238 (VIOLATED)
_611_/B                                 3.000000    5.582238   -2.582238 (VIOLATED)
_617_/B                                 3.000000    5.582238   -2.582238 (VIOLATED)
_620_/B                                 3.000000    5.582238   -2.582238 (VIOLATED)
_623_/B                                 3.000000    5.582238   -2.582238 (VIOLATED)
_626_/B                                 3.000000    5.582238   -2.582238 (VIOLATED)
_630_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_631_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_632_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_633_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_634_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_635_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_636_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_637_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_638_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_639_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_640_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_641_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_642_/I                                 3.000000    5.582238   -2.582238 (VIOLATED)
_661_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_665_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_666_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_667_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_668_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_669_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_670_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_671_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_672_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_677_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_684_/D                                 3.000000    5.582238   -2.582238 (VIOLATED)
_705_/SETN                              3.000000    5.582238   -2.582238 (VIOLATED)
_706_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_707_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_708_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_709_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_710_/SETN                              3.000000    5.582238   -2.582238 (VIOLATED)
_711_/SETN                              3.000000    5.582238   -2.582238 (VIOLATED)
_712_/SETN                              3.000000    5.582238   -2.582238 (VIOLATED)
_713_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_714_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_715_/SETN                              3.000000    5.582238   -2.582238 (VIOLATED)
_716_/SETN                              3.000000    5.582238   -2.582238 (VIOLATED)
_717_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_718_/SETN                              3.000000    5.582238   -2.582238 (VIOLATED)
_721_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_722_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_723_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_724_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_725_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_726_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_727_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_728_/RN                                3.000000    5.582238   -2.582238 (VIOLATED)
_427_/A1                                3.000000    4.851361   -1.851361 (VIOLATED)
_643_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_644_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_645_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_646_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_647_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_648_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_649_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_650_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_651_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_652_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_653_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_654_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_655_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_656_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_657_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_658_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_659_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_660_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_661_/Q                                 3.000000    4.851361   -1.851361 (VIOLATED)
_662_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_663_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_664_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_673_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_674_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_675_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_676_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_677_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_678_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_679_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_680_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_681_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_682_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_683_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_684_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_685_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_686_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_687_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_688_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_689_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_690_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_691_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_692_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_693_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_694_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_695_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_696_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_697_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_698_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_699_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_700_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_701_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_702_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_703_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_704_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_705_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_706_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_707_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_708_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_709_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_710_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_711_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_712_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_713_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_714_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_715_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_716_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_717_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_718_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_719_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_720_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_721_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_722_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_723_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_724_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_725_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_726_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_727_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_728_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_729_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_730_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_731_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_732_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_733_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_734_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_735_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_736_/CLK                               3.000000    4.851361   -1.851361 (VIOLATED)
_347_/ZN                                3.000000    3.134218   -0.134218 (VIOLATED)
_348_/A2                                3.000000    3.134218   -0.134218 (VIOLATED)
_349_/A2                                3.000000    3.134218   -0.134218 (VIOLATED)
_350_/A2                                3.000000    3.134218   -0.134218 (VIOLATED)
_351_/A2                                3.000000    3.134218   -0.134218 (VIOLATED)
_352_/S                                 3.000000    3.134218   -0.134218 (VIOLATED)
_353_/S                                 3.000000    3.134218   -0.134218 (VIOLATED)
_354_/S                                 3.000000    3.134218   -0.134218 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_661_/Q                                  10     86    -76 (VIOLATED)
rst_n                                    10     57    -47 (VIOLATED)
_643_/Q                                  10     18     -8 (VIOLATED)
_414_/ZN                                 10     17     -7 (VIOLATED)
_675_/Q                                  10     15     -5 (VIOLATED)
_673_/Q                                  10     11        (VIOLATED)
_674_/Q                                  10     11        (VIOLATED)
_676_/Q                                  10     11        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.335156   -0.135156 (VIOLATED)
_661_/Q                                 0.200000    0.289619   -0.089619 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 429 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _323_/ZN
 _324_/ZN
 _325_/ZN
 _326_/ZN
 _327_/ZN
 _328_/ZN
 _329_/ZN
 _330_/ZN
 _331_/ZN
 _332_/ZN
 _333_/ZN
 _334_/ZN
 _335_/ZN
 _336_/ZN
 _337_/ZN
 _338_/ZN
 _339_/ZN
 _340_/ZN
 _341_/ZN
 _342_/ZN
 _343_/ZN
 _344_/ZN
 _345_/ZN
 _346_/ZN
 _347_/ZN
 _348_/ZN
 _349_/ZN
 _350_/ZN
 _351_/ZN
 _352_/Z
 _353_/Z
 _354_/Z
 _355_/ZN
 _356_/Z
 _357_/Z
 _358_/Z
 _359_/Z
 _360_/Z
 _361_/Z
 _362_/ZN
 _363_/ZN
 _364_/Z
 _365_/Z
 _366_/ZN
 _367_/Z
 _368_/ZN
 _369_/ZN
 _370_/ZN
 _371_/ZN
 _372_/ZN
 _373_/ZN
 _374_/ZN
 _375_/ZN
 _376_/ZN
 _377_/Z
 _378_/ZN
 _379_/ZN
 _380_/ZN
 _381_/Z
 _382_/Z
 _383_/Z
 _384_/ZN
 _385_/ZN
 _386_/ZN
 _387_/ZN
 _388_/ZN
 _389_/ZN
 _390_/ZN
 _391_/ZN
 _392_/ZN
 _393_/ZN
 _394_/ZN
 _395_/Z
 _396_/ZN
 _397_/Z
 _398_/ZN
 _399_/ZN
 _400_/Z
 _401_/ZN
 _402_/ZN
 _403_/Z
 _404_/ZN
 _405_/ZN
 _406_/Z
 _407_/ZN
 _408_/ZN
 _409_/ZN
 _410_/ZN
 _411_/ZN
 _412_/Z
 _413_/ZN
 _414_/ZN
 _415_/ZN
 _416_/ZN
 _417_/ZN
 _418_/ZN
 _419_/ZN
 _420_/ZN
 _421_/ZN
 _422_/ZN
 _423_/ZN
 _424_/ZN
 _425_/ZN
 _426_/ZN
 _427_/Z
 _428_/Z
 _429_/ZN
 _430_/Z
 _431_/Z
 _432_/ZN
 _433_/Z
 _434_/ZN
 _435_/ZN
 _436_/ZN
 _437_/ZN
 _438_/ZN
 _439_/Z
 _440_/ZN
 _441_/ZN
 _442_/ZN
 _443_/ZN
 _444_/Z
 _445_/Z
 _446_/ZN
 _447_/ZN
 _448_/ZN
 _449_/ZN
 _450_/ZN
 _451_/ZN
 _452_/ZN
 _453_/ZN
 _454_/ZN
 _455_/ZN
 _456_/Z
 _457_/Z
 _458_/ZN
 _459_/ZN
 _460_/ZN
 _461_/ZN
 _462_/ZN
 _463_/ZN
 _464_/Z
 _465_/ZN
 _466_/ZN
 _467_/Z
 _468_/ZN
 _469_/ZN
 _470_/Z
 _471_/Z
 _472_/Z
 _473_/Z
 _474_/Z
 _475_/Z
 _476_/ZN
 _477_/ZN
 _478_/ZN
 _479_/ZN
 _480_/Z
 _481_/ZN
 _482_/ZN
 _483_/ZN
 _484_/ZN
 _485_/ZN
 _486_/Z
 _487_/ZN
 _488_/ZN
 _489_/ZN
 _490_/ZN
 _491_/ZN
 _492_/Z
 _493_/ZN
 _494_/ZN
 _495_/ZN
 _496_/ZN
 _497_/Z
 _498_/ZN
 _499_/ZN
 _500_/ZN
 _501_/ZN
 _502_/ZN
 _503_/ZN
 _504_/Z
 _505_/ZN
 _506_/ZN
 _507_/ZN
 _508_/Z
 _509_/Z
 _510_/ZN
 _511_/ZN
 _512_/ZN
 _513_/ZN
 _514_/ZN
 _515_/ZN
 _516_/ZN
 _517_/ZN
 _518_/ZN
 _519_/ZN
 _520_/ZN
 _521_/ZN
 _522_/ZN
 _523_/Z
 _524_/ZN
 _525_/ZN
 _526_/ZN
 _527_/Z
 _528_/ZN
 _529_/ZN
 _530_/Z
 _531_/Z
 _532_/ZN
 _533_/ZN
 _534_/ZN
 _535_/ZN
 _536_/ZN
 _537_/ZN
 _538_/ZN
 _539_/ZN
 _540_/ZN
 _541_/ZN
 _542_/ZN
 _543_/ZN
 _544_/ZN
 _545_/ZN
 _546_/ZN
 _547_/Z
 _548_/ZN
 _549_/ZN
 _550_/ZN
 _551_/Z
 _552_/ZN
 _553_/ZN
 _554_/Z
 _555_/ZN
 _556_/ZN
 _557_/Z
 _558_/ZN
 _559_/Z
 _560_/Z
 _561_/ZN
 _562_/ZN
 _563_/ZN
 _564_/ZN
 _565_/Z
 _566_/Z
 _567_/Z
 _568_/ZN
 _569_/ZN
 _570_/ZN
 _571_/ZN
 _572_/ZN
 _573_/Z
 _574_/ZN
 _575_/ZN
 _576_/ZN
 _577_/ZN
 _578_/ZN
 _579_/ZN
 _580_/ZN
 _581_/ZN
 _582_/ZN
 _583_/ZN
 _584_/Z
 _585_/Z
 _586_/ZN
 _587_/ZN
 _588_/ZN
 _589_/Z
 _590_/Z
 _591_/Z
 _592_/Z
 _593_/Z
 _594_/Z
 _595_/Z
 _596_/Z
 _597_/Z
 _598_/Z
 _599_/ZN
 _600_/Z
 _601_/ZN
 _602_/ZN
 _603_/ZN
 _604_/ZN
 _605_/ZN
 _606_/ZN
 _607_/ZN
 _608_/ZN
 _609_/ZN
 _610_/ZN
 _611_/ZN
 _612_/ZN
 _613_/ZN
 _614_/Z
 _615_/ZN
 _616_/Z
 _617_/ZN
 _618_/ZN
 _619_/Z
 _620_/ZN
 _621_/ZN
 _622_/Z
 _623_/ZN
 _624_/ZN
 _625_/ZN
 _626_/ZN
 _627_/ZN
 _628_/Z
 _629_/ZN
 _630_/ZN
 _631_/ZN
 _632_/ZN
 _633_/ZN
 _634_/ZN
 _635_/ZN
 _636_/ZN
 _637_/ZN
 _638_/ZN
 _639_/ZN
 _640_/ZN
 _641_/ZN
 _642_/ZN
 _643_/Q
 _644_/Q
 _645_/Q
 _646_/Q
 _647_/Q
 _648_/Q
 _649_/Q
 _650_/Q
 _651_/Q
 _652_/Q
 _653_/Q
 _654_/Q
 _655_/Q
 _656_/Q
 _657_/Q
 _658_/Q
 _659_/Q
 _660_/Q
 _661_/Q
 _662_/Q
 _663_/Q
 _664_/Q
 _665_/Q
 _666_/Q
 _667_/Q
 _668_/Q
 _669_/Q
 _670_/Q
 _671_/Q
 _672_/Q
 _673_/Q
 _674_/Q
 _675_/Q
 _676_/Q
 _677_/Q
 _678_/Q
 _679_/Q
 _680_/Q
 _681_/Q
 _682_/Q
 _683_/Q
 _684_/Q
 _685_/Q
 _686_/Q
 _687_/Q
 _688_/Q
 _689_/Q
 _690_/Q
 _691_/Q
 _692_/Q
 _693_/Q
 _694_/Q
 _695_/Q
 _696_/Q
 _697_/Q
 _698_/Q
 _699_/Q
 _700_/Q
 _701_/Q
 _702_/Q
 _703_/Q
 _704_/Q
 _705_/Q
 _706_/Q
 _707_/Q
 _708_/Q
 _709_/Q
 _710_/Q
 _711_/Q
 _712_/Q
 _713_/Q
 _714_/Q
 _715_/Q
 _716_/Q
 _717_/Q
 _718_/Q
 _719_/Q
 _720_/Q
 _721_/Q
 _722_/Q
 _723_/Q
 _724_/Q
 _725_/Q
 _726_/Q
 _727_/Q
 _728_/Q
 _729_/Q
 _730_/Q
 _731_/Q
 _732_/Q
 _733_/Q
 _734_/Q
 _735_/Q
 _736_/Q
 _737_/ZN
 _738_/ZN
 _739_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 153
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 153
max fanout violation count 8
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 8
max cap violation count 2
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 85 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _648_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
  _732_/CLK
  _733_/CLK
  _734_/CLK
  _735_/CLK
  _736_/CLK
Warning: There are 89 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _648_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _662_/D
  _663_/D
  _664_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
  _732_/D
  _733_/D
  _734_/D
  _735_/D
  _736_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.499524e-03 4.643188e-04 3.758468e-08 1.963880e-03  84.7%
Combinational        2.851626e-04 6.943261e-05 3.848675e-08 3.546337e-04  15.3%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.784686e-03 5.337515e-04 7.607144e-08 2.318514e-03 100.0%
                            77.0%        23.0%         0.0%
%OL_METRIC_F power__internal__total 0.0017846862319856882
%OL_METRIC_F power__switching__total 0.0005337515030987561
%OL_METRIC_F power__leakage__total 7.607143714949416e-8
%OL_METRIC_F power__total 0.002318513812497258

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.076119 source latency _661_/CLK ^
-0.076119 target latency _661_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.076119 source latency _661_/CLK ^
-0.076119 target latency _661_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.6965342388904697
nom_tt_025C_5v00: 0.6965342388904697
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 10.83598486055432
nom_tt_025C_5v00: 10.83598486055432
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.696534
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.076119         network latency _661_/CLK
        3.548988 network latency _643_/CLK
---------------
0.076119 3.548988 latency
        3.472868 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.400836         network latency _643_/CLK
        2.400836 network latency _643_/CLK
---------------
2.400836 2.400836 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.046366         network latency _661_/CLK
        0.046366 network latency _661_/CLK
---------------
0.046366 0.046366 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 4.56 fmax = 219.51
%OL_END_REPORT
Writing SDF files for all corners…
