$date
	Sun Sep 14 18:47:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FA_HA_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 " co $end
$var wire 1 & s1 $end
$var wire 1 ! s $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( c $end
$var wire 1 & s $end
$upscope $end
$scope module ha2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
0(
0'
0&
1%
0$
0#
0"
1!
$end
#10000
1&
1!
1$
0%
b10 )
#20000
1"
0!
1'
1%
b11 )
#30000
0"
1!
0'
1#
0$
0%
b100 )
#40000
1"
0!
1'
1%
b101 )
#50000
0&
1(
0!
0'
1$
0%
b110 )
#60000
1!
1%
b111 )
#70000
b1000 )
