# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/multiplier/a_generator.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/alu.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/alu_out_selector.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/and2.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/beh_adder.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/multiplier/booth_encoder.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/1_if/btb/btb.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/1_if/btb/btb_cache_line.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/1_if/btb/btb_cache_replacement_logic.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/fun/fun_pack.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/1_if/btb/btb_fully_associative_cache.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/fun/fun_pack_adder.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/carry_generator.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/carry_select_block.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/comparator.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/cu/control_words.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/cu/func_words.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/cu/opcodes.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/cu/cu.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/datapath.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/4_mem/dcache_block.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/4_mem/dcache_line.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/4_mem/dcache_replacement_logic.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/dlx_sim.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/dlx_syn.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/encoder_32x5.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/encoder_4to2.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/equality_comparator.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/ex_mem_reg.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/ex_stage.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/f_id_reg.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/fa.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/4_mem/four_way_dcache.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/g_unit.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/id_ex_reg.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/2_id/id_stage.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/1_if/if_stage.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/nand3.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/nand4.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/logicals/logicals.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/4_mem/mem_sign_extender.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/4_mem/mem_stage.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/mem_wb_reg.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/cu/memory_controller.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/multiplier/mul.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/mux_2x1.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/mux_32x1.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/mux_4x1.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/mux_6x1.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/mux_7x1.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/mux_7x1_single_bit.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/p4_adder.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/pg_net_block.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/pg_network.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/pg_unit.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/priority_encoder_4to2.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/ram.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/rca_generic_struct.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/reg_en.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/2_id/rf.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/1_if/rom.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/misc/rshift_reg.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/shifter/stype.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/shifter/shifter_t2.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/2_id/sign_extender.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/cu/stall_unit.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/3_ex/adder/sum_generator.vhd" \
"../../../../dlx_final.srcs/sources_1/imports/dlx/5_wb/wb_stage.vhd" \
"../../../../dlx_final.srcs/sim_1/new/tb_mult.vhd" \

# Do not sort compile order
nosort
