module testbench();

timeunit 10ns;

timeprecision 1ns;

input logic 			clk, Reset_Clear, Run_Accumulate;
input logic [9:0] 	SW;

	
output logic [9:0] 	LED;
output logic [6:0] 	HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;

always begin: CLOCK_GENERATION

#1 clk = -clk

end

initial begin : CLOCK_INITIALIZATION
	clk = 0
end

adder2 tp(.*)

initial begin : TEST

Reset_Clear = 0;
#2 Run_Accumulate = 1;
#2 SW = 16'h0102
#2 Run_Accumulate = 0;
#22

end