// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
	assign out = in;
// name the module
	initial // initializing variables
	begin
// initialize the output
	end
endmodule
