
enhanced-helmet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000adfc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006fc  0800afa0  0800afa0  0001afa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b69c  0800b69c  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b69c  0800b69c  0001b69c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b6a4  0800b6a4  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6a4  0800b6a4  0001b6a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b6a8  0800b6a8  0001b6a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800b6ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002f88  200001f8  0800b8a4  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003180  0800b8a4  00023180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fb5a  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005042  00000000  00000000  0004fd82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0002b49c  00000000  00000000  00054dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001210  00000000  00000000  00080260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00005bc0  00000000  00000000  00081470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006e40  00000000  00000000  00087030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000318c8  00000000  00000000  0008de70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a1bc6  00000000  00000000  000bf738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001612fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005424  00000000  00000000  00161350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800af84 	.word	0x0800af84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	0800af84 	.word	0x0800af84

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <audio_init>:
}


void audio_init(Audio* audio) {
	for (uint8_t i = 0; i < MAX_AUDIO_QUEUE_LEN; ++i) {
		audio->queue[i] = NULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	e9c0 3305 	strd	r3, r3, [r0, #20]
 8000ec2:	e9c0 3307 	strd	r3, r3, [r0, #28]
	}

	audio->read_pos = 0;
	audio->write_pos = 0;
 8000ec6:	f880 385b 	strb.w	r3, [r0, #2139]	; 0x85b
	audio->dac_flag = 0;
 8000eca:	f8a0 3859 	strh.w	r3, [r0, #2137]	; 0x859
	audio->bytes_left = 0;
 8000ece:	f8c0 3850 	str.w	r3, [r0, #2128]	; 0x850
}
 8000ed2:	4770      	bx	lr

08000ed4 <audio_callback>:
	if (!(audio->dac_flag & (1 << 1))) {
		fill_audio_buffer(audio, 1);
	}
}

void audio_callback(Audio* audio) {
 8000ed4:	b570      	push	{r4, r5, r6, lr}

	if (!audio->bytes_left) {
 8000ed6:	f8d0 5850 	ldr.w	r5, [r0, #2128]	; 0x850
void audio_callback(Audio* audio) {
 8000eda:	b082      	sub	sp, #8
 8000edc:	4604      	mov	r4, r0
	if (!audio->bytes_left) {
 8000ede:	2d00      	cmp	r5, #0
 8000ee0:	d04d      	beq.n	8000f7e <audio_callback+0xaa>
		shutdown_dac(audio->ext_dac);
		play_next(audio);
		return;
	}

	if (audio->dac_buf_idx >= AUDIO_BUF_LEN) {
 8000ee2:	f8b0 3854 	ldrh.w	r3, [r0, #2132]	; 0x854
 8000ee6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000eea:	d218      	bcs.n	8000f1e <audio_callback+0x4a>
		audio->dac_buf_bank = (audio->dac_buf_bank + 1) % 2;
		audio->dac_buf_idx = 0;
	}

	// ERROR CASE: stop and reinitialize
	if (!(audio->dac_flag & 0b11)) {
 8000eec:	f890 5859 	ldrb.w	r5, [r0, #2137]	; 0x859
 8000ef0:	f015 0503 	ands.w	r5, r5, #3
 8000ef4:	d028      	beq.n	8000f48 <audio_callback+0x74>
		audio_init(audio);
		return;
	}

	write_to_dac(audio->ext_dac,
			audio->dac_buf[audio->dac_buf_bank][audio->dac_buf_idx++]);
 8000ef6:	f894 2858 	ldrb.w	r2, [r4, #2136]	; 0x858
	write_to_dac(audio->ext_dac,
 8000efa:	68a0      	ldr	r0, [r4, #8]
 8000efc:	eb04 2282 	add.w	r2, r4, r2, lsl #10
			audio->dac_buf[audio->dac_buf_bank][audio->dac_buf_idx++]);
 8000f00:	1c59      	adds	r1, r3, #1
	write_to_dac(audio->ext_dac,
 8000f02:	4413      	add	r3, r2
			audio->dac_buf[audio->dac_buf_bank][audio->dac_buf_idx++]);
 8000f04:	f8a4 1854 	strh.w	r1, [r4, #2132]	; 0x854
	write_to_dac(audio->ext_dac,
 8000f08:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 8000f0c:	f000 f98c 	bl	8001228 <write_to_dac>

	--audio->bytes_left;
 8000f10:	f8d4 3850 	ldr.w	r3, [r4, #2128]	; 0x850
 8000f14:	3b01      	subs	r3, #1
 8000f16:	f8c4 3850 	str.w	r3, [r4, #2128]	; 0x850
}
 8000f1a:	b002      	add	sp, #8
 8000f1c:	bd70      	pop	{r4, r5, r6, pc}
		audio->dac_flag &= ~(1 << audio->dac_buf_bank);
 8000f1e:	f890 3858 	ldrb.w	r3, [r0, #2136]	; 0x858
 8000f22:	f890 5859 	ldrb.w	r5, [r0, #2137]	; 0x859
 8000f26:	2101      	movs	r1, #1
 8000f28:	4099      	lsls	r1, r3
		audio->dac_buf_bank = (audio->dac_buf_bank + 1) % 2;
 8000f2a:	1c5a      	adds	r2, r3, #1
		audio->dac_flag &= ~(1 << audio->dac_buf_bank);
 8000f2c:	ea25 0501 	bic.w	r5, r5, r1
		audio->dac_buf_idx = 0;
 8000f30:	2300      	movs	r3, #0
		audio->dac_buf_bank = (audio->dac_buf_bank + 1) % 2;
 8000f32:	f002 0201 	and.w	r2, r2, #1
		audio->dac_flag &= ~(1 << audio->dac_buf_bank);
 8000f36:	f880 5859 	strb.w	r5, [r0, #2137]	; 0x859
	if (!(audio->dac_flag & 0b11)) {
 8000f3a:	f015 0503 	ands.w	r5, r5, #3
		audio->dac_buf_bank = (audio->dac_buf_bank + 1) % 2;
 8000f3e:	f880 2858 	strb.w	r2, [r0, #2136]	; 0x858
		audio->dac_buf_idx = 0;
 8000f42:	f8a0 3854 	strh.w	r3, [r0, #2132]	; 0x854
	if (!(audio->dac_flag & 0b11)) {
 8000f46:	d1d6      	bne.n	8000ef6 <audio_callback+0x22>
	HAL_TIM_Base_Stop_IT(audio->htim);
 8000f48:	68e0      	ldr	r0, [r4, #12]
 8000f4a:	f004 fad7 	bl	80054fc <HAL_TIM_Base_Stop_IT>
	HAL_GPIO_WritePin(audio->amp_enable_port, audio->amp_enable_pin, GPIO_PIN_RESET);
 8000f4e:	f8b4 1856 	ldrh.w	r1, [r4, #2134]	; 0x856
 8000f52:	6920      	ldr	r0, [r4, #16]
 8000f54:	462a      	mov	r2, r5
 8000f56:	f003 f80d 	bl	8003f74 <HAL_GPIO_WritePin>
	shutdown_dac(audio->ext_dac);
 8000f5a:	68a0      	ldr	r0, [r4, #8]
 8000f5c:	f000 f944 	bl	80011e8 <shutdown_dac>
	f_close(audio->fil);
 8000f60:	6860      	ldr	r0, [r4, #4]
 8000f62:	f007 f975 	bl	8008250 <f_close>
		audio->queue[i] = NULL;
 8000f66:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8000f6a:	e9c4 5507 	strd	r5, r5, [r4, #28]
	audio->dac_flag = 0;
 8000f6e:	f8a4 5859 	strh.w	r5, [r4, #2137]	; 0x859
	audio->write_pos = 0;
 8000f72:	f884 585b 	strb.w	r5, [r4, #2139]	; 0x85b
	audio->bytes_left = 0;
 8000f76:	f8c4 5850 	str.w	r5, [r4, #2128]	; 0x850
}
 8000f7a:	b002      	add	sp, #8
 8000f7c:	bd70      	pop	{r4, r5, r6, pc}
		shutdown_dac(audio->ext_dac);
 8000f7e:	6880      	ldr	r0, [r0, #8]
 8000f80:	f000 f932 	bl	80011e8 <shutdown_dac>
	const TCHAR* filename = audio->queue[audio->read_pos];
 8000f84:	f894 385a 	ldrb.w	r3, [r4, #2138]	; 0x85a
 8000f88:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8000f8c:	695e      	ldr	r6, [r3, #20]
	if (!filename) {
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	d059      	beq.n	8001046 <audio_callback+0x172>
	f_open(audio->fil, filename, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8000f92:	2213      	movs	r2, #19
 8000f94:	4631      	mov	r1, r6
 8000f96:	6860      	ldr	r0, [r4, #4]
 8000f98:	f006 fcd4 	bl	8007944 <f_open>
	f_read(audio->fil, &audio->wav_header, sizeof(WAV_Header), &count);
 8000f9c:	466b      	mov	r3, sp
 8000f9e:	222c      	movs	r2, #44	; 0x2c
 8000fa0:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8000fa4:	6860      	ldr	r0, [r4, #4]
 8000fa6:	f006 fe49 	bl	8007c3c <f_read>
	audio->queue[audio->read_pos] = NULL;
 8000faa:	f894 385a 	ldrb.w	r3, [r4, #2138]	; 0x85a
	audio->bytes_left = audio->wav_header.file_size;
 8000fae:	6aa2      	ldr	r2, [r4, #40]	; 0x28
	res = f_read(audio->fil, audio->dac_buf[buf_bank], bytes_to_read, &bytes_read);
 8000fb0:	6860      	ldr	r0, [r4, #4]
	audio->queue[audio->read_pos] = NULL;
 8000fb2:	eb04 0183 	add.w	r1, r4, r3, lsl #2
 	audio->read_pos = (audio->read_pos + 1) % MAX_AUDIO_QUEUE_LEN;
 8000fb6:	3301      	adds	r3, #1
	res = f_read(audio->fil, audio->dac_buf[buf_bank], bytes_to_read, &bytes_read);
 8000fb8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 	audio->read_pos = (audio->read_pos + 1) % MAX_AUDIO_QUEUE_LEN;
 8000fbc:	f003 0303 	and.w	r3, r3, #3
	audio->queue[audio->read_pos] = NULL;
 8000fc0:	614d      	str	r5, [r1, #20]
	audio->bytes_left = audio->wav_header.file_size;
 8000fc2:	f8c4 2850 	str.w	r2, [r4, #2128]	; 0x850
 	audio->read_pos = (audio->read_pos + 1) % MAX_AUDIO_QUEUE_LEN;
 8000fc6:	f884 385a 	strb.w	r3, [r4, #2138]	; 0x85a
	res = f_read(audio->fil, audio->dac_buf[buf_bank], bytes_to_read, &bytes_read);
 8000fca:	bf28      	it	cs
 8000fcc:	f44f 6280 	movcs.w	r2, #1024	; 0x400
 8000fd0:	ab01      	add	r3, sp, #4
 8000fd2:	f104 0150 	add.w	r1, r4, #80	; 0x50
 8000fd6:	f006 fe31 	bl	8007c3c <f_read>
	UINT bytes_to_read = audio->wav_header.file_size < AUDIO_BUF_LEN
 8000fda:	6aa2      	ldr	r2, [r4, #40]	; 0x28
	if (res != FR_OK || !bytes_read) {
 8000fdc:	b948      	cbnz	r0, 8000ff2 <audio_callback+0x11e>
 8000fde:	9b01      	ldr	r3, [sp, #4]
 8000fe0:	b13b      	cbz	r3, 8000ff2 <audio_callback+0x11e>
	audio->dac_flag |= (1 << buf_bank);
 8000fe2:	f894 1859 	ldrb.w	r1, [r4, #2137]	; 0x859
	audio->wav_header.file_size -= bytes_read;
 8000fe6:	1ad2      	subs	r2, r2, r3
	audio->dac_flag |= (1 << buf_bank);
 8000fe8:	f041 0301 	orr.w	r3, r1, #1
	audio->wav_header.file_size -= bytes_read;
 8000fec:	62a2      	str	r2, [r4, #40]	; 0x28
	audio->dac_flag |= (1 << buf_bank);
 8000fee:	f884 3859 	strb.w	r3, [r4, #2137]	; 0x859
	res = f_read(audio->fil, audio->dac_buf[buf_bank], bytes_to_read, &bytes_read);
 8000ff2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000ff6:	bf28      	it	cs
 8000ff8:	f44f 6280 	movcs.w	r2, #1024	; 0x400
 8000ffc:	6860      	ldr	r0, [r4, #4]
 8000ffe:	ab01      	add	r3, sp, #4
 8001000:	f504 618a 	add.w	r1, r4, #1104	; 0x450
 8001004:	f006 fe1a 	bl	8007c3c <f_read>
	if (res != FR_OK || !bytes_read) {
 8001008:	b9d0      	cbnz	r0, 8001040 <audio_callback+0x16c>
 800100a:	9a01      	ldr	r2, [sp, #4]
 800100c:	b1c2      	cbz	r2, 8001040 <audio_callback+0x16c>
	audio->wav_header.file_size -= bytes_read;
 800100e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	audio->dac_flag |= (1 << buf_bank);
 8001010:	f894 3859 	ldrb.w	r3, [r4, #2137]	; 0x859
	audio->wav_header.file_size -= bytes_read;
 8001014:	1a8a      	subs	r2, r1, r2
	audio->dac_flag |= (1 << buf_bank);
 8001016:	f043 0302 	orr.w	r3, r3, #2
	audio->wav_header.file_size -= bytes_read;
 800101a:	62a2      	str	r2, [r4, #40]	; 0x28
	audio->dac_flag |= (1 << buf_bank);
 800101c:	f884 3859 	strb.w	r3, [r4, #2137]	; 0x859
	if (!is_playing(audio)) {
 8001020:	075b      	lsls	r3, r3, #29
 8001022:	f53f af7a 	bmi.w	8000f1a <audio_callback+0x46>
		HAL_GPIO_WritePin(audio->amp_enable_port, audio->amp_enable_pin, GPIO_PIN_SET);
 8001026:	f8b4 1856 	ldrh.w	r1, [r4, #2134]	; 0x856
 800102a:	6920      	ldr	r0, [r4, #16]
 800102c:	2201      	movs	r2, #1
 800102e:	f002 ffa1 	bl	8003f74 <HAL_GPIO_WritePin>
		audio->dac_flag |= (1 << 2);
 8001032:	f894 3859 	ldrb.w	r3, [r4, #2137]	; 0x859
 8001036:	f043 0304 	orr.w	r3, r3, #4
 800103a:	f884 3859 	strb.w	r3, [r4, #2137]	; 0x859
 800103e:	e76c      	b.n	8000f1a <audio_callback+0x46>
	return audio->dac_flag & (1 << 2);
 8001040:	f894 3859 	ldrb.w	r3, [r4, #2137]	; 0x859
 8001044:	e7ec      	b.n	8001020 <audio_callback+0x14c>
	HAL_TIM_Base_Stop_IT(audio->htim);
 8001046:	68e0      	ldr	r0, [r4, #12]
 8001048:	f004 fa58 	bl	80054fc <HAL_TIM_Base_Stop_IT>
	HAL_GPIO_WritePin(audio->amp_enable_port, audio->amp_enable_pin, GPIO_PIN_RESET);
 800104c:	f8b4 1856 	ldrh.w	r1, [r4, #2134]	; 0x856
 8001050:	6920      	ldr	r0, [r4, #16]
 8001052:	4632      	mov	r2, r6
 8001054:	f002 ff8e 	bl	8003f74 <HAL_GPIO_WritePin>
	shutdown_dac(audio->ext_dac);
 8001058:	68a0      	ldr	r0, [r4, #8]
 800105a:	f000 f8c5 	bl	80011e8 <shutdown_dac>
	f_close(audio->fil);
 800105e:	6860      	ldr	r0, [r4, #4]
 8001060:	f007 f8f6 	bl	8008250 <f_close>
	audio->dac_flag = 0;
 8001064:	f884 6859 	strb.w	r6, [r4, #2137]	; 0x859
		return;
 8001068:	e757      	b.n	8000f1a <audio_callback+0x46>
 800106a:	bf00      	nop

0800106c <Input_Resolve>:
	uint8_t buf[1];
	Input_Read(MemAddress, buf, 1);
	return buf[0];
}

void Input_Resolve() {
 800106c:	b570      	push	{r4, r5, r6, lr}
 800106e:	b086      	sub	sp, #24
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(INPUT_I2C, MPR121_ADDR, MemAddress, I2C_MEMADD_SIZE_8BIT, pData, Size,
 8001070:	f04f 31ff 	mov.w	r1, #4294967295
 8001074:	aa05      	add	r2, sp, #20
 8001076:	2301      	movs	r3, #1
 8001078:	e9cd 3101 	strd	r3, r1, [sp, #4]
 800107c:	9200      	str	r2, [sp, #0]
 800107e:	4854      	ldr	r0, [pc, #336]	; (80011d0 <Input_Resolve+0x164>)
 8001080:	2200      	movs	r2, #0
 8001082:	21b4      	movs	r1, #180	; 0xb4
 8001084:	f003 f9a2 	bl	80043cc <HAL_I2C_Mem_Read>
	if (ret != HAL_OK) {
 8001088:	b110      	cbz	r0, 8001090 <Input_Resolve+0x24>
		input_connected = 0;
 800108a:	4b52      	ldr	r3, [pc, #328]	; (80011d4 <Input_Resolve+0x168>)
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
	uint8_t read = Input_Read_Byte(MPR121_TOUCHSTATUS_L);
	for (int i = 0; i < 8; i++) {
		uint8_t button = read & (1 << i);
 8001090:	f99d 4014 	ldrsb.w	r4, [sp, #20]
		if (button && !status[i]) {
 8001094:	4d50      	ldr	r5, [pc, #320]	; (80011d8 <Input_Resolve+0x16c>)
 8001096:	f014 0101 	ands.w	r1, r4, #1
		uint8_t button = read & (1 << i);
 800109a:	f004 0601 	and.w	r6, r4, #1
		if (button && !status[i]) {
 800109e:	d13c      	bne.n	800111a <Input_Resolve+0xae>
			Input_Touched(i);
		} else if (!button && status[i]) {
 80010a0:	782b      	ldrb	r3, [r5, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d172      	bne.n	800118c <Input_Resolve+0x120>
		if (button && !status[i]) {
 80010a6:	07a0      	lsls	r0, r4, #30
			Input_Released(i);
		}
		status[i] = button;
 80010a8:	702e      	strb	r6, [r5, #0]
		if (button && !status[i]) {
 80010aa:	786b      	ldrb	r3, [r5, #1]
		uint8_t button = read & (1 << i);
 80010ac:	f004 0602 	and.w	r6, r4, #2
		if (button && !status[i]) {
 80010b0:	d53a      	bpl.n	8001128 <Input_Resolve+0xbc>
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d06e      	beq.n	8001194 <Input_Resolve+0x128>
 80010b6:	0761      	lsls	r1, r4, #29
		status[i] = button;
 80010b8:	706e      	strb	r6, [r5, #1]
		if (button && !status[i]) {
 80010ba:	78ab      	ldrb	r3, [r5, #2]
		uint8_t button = read & (1 << i);
 80010bc:	f004 0604 	and.w	r6, r4, #4
		if (button && !status[i]) {
 80010c0:	d439      	bmi.n	8001136 <Input_Resolve+0xca>
		} else if (!button && status[i]) {
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d16b      	bne.n	800119e <Input_Resolve+0x132>
		if (button && !status[i]) {
 80010c6:	0722      	lsls	r2, r4, #28
		status[i] = button;
 80010c8:	70ae      	strb	r6, [r5, #2]
		if (button && !status[i]) {
 80010ca:	78eb      	ldrb	r3, [r5, #3]
		uint8_t button = read & (1 << i);
 80010cc:	f004 0608 	and.w	r6, r4, #8
		if (button && !status[i]) {
 80010d0:	d438      	bmi.n	8001144 <Input_Resolve+0xd8>
		} else if (!button && status[i]) {
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d168      	bne.n	80011a8 <Input_Resolve+0x13c>
		if (button && !status[i]) {
 80010d6:	06e0      	lsls	r0, r4, #27
		status[i] = button;
 80010d8:	70ee      	strb	r6, [r5, #3]
		if (button && !status[i]) {
 80010da:	792b      	ldrb	r3, [r5, #4]
		uint8_t button = read & (1 << i);
 80010dc:	f004 0610 	and.w	r6, r4, #16
		if (button && !status[i]) {
 80010e0:	d437      	bmi.n	8001152 <Input_Resolve+0xe6>
		} else if (!button && status[i]) {
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d165      	bne.n	80011b2 <Input_Resolve+0x146>
		if (button && !status[i]) {
 80010e6:	06a1      	lsls	r1, r4, #26
		status[i] = button;
 80010e8:	712e      	strb	r6, [r5, #4]
		if (button && !status[i]) {
 80010ea:	796b      	ldrb	r3, [r5, #5]
		uint8_t button = read & (1 << i);
 80010ec:	f004 0620 	and.w	r6, r4, #32
		if (button && !status[i]) {
 80010f0:	d436      	bmi.n	8001160 <Input_Resolve+0xf4>
		} else if (!button && status[i]) {
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d162      	bne.n	80011bc <Input_Resolve+0x150>
		if (button && !status[i]) {
 80010f6:	0662      	lsls	r2, r4, #25
		status[i] = button;
 80010f8:	716e      	strb	r6, [r5, #5]
		if (button && !status[i]) {
 80010fa:	79ab      	ldrb	r3, [r5, #6]
		uint8_t button = read & (1 << i);
 80010fc:	f004 0640 	and.w	r6, r4, #64	; 0x40
		if (button && !status[i]) {
 8001100:	d435      	bmi.n	800116e <Input_Resolve+0x102>
		} else if (!button && status[i]) {
 8001102:	2b00      	cmp	r3, #0
 8001104:	d15f      	bne.n	80011c6 <Input_Resolve+0x15a>
		if (button && !status[i]) {
 8001106:	f014 0480 	ands.w	r4, r4, #128	; 0x80
 800110a:	79eb      	ldrb	r3, [r5, #7]
		status[i] = button;
 800110c:	71ae      	strb	r6, [r5, #6]
		if (button && !status[i]) {
 800110e:	d035      	beq.n	800117c <Input_Resolve+0x110>
 8001110:	2b00      	cmp	r3, #0
 8001112:	d035      	beq.n	8001180 <Input_Resolve+0x114>
		status[i] = button;
 8001114:	71ec      	strb	r4, [r5, #7]
	}
}
 8001116:	b006      	add	sp, #24
 8001118:	bd70      	pop	{r4, r5, r6, pc}
		if (button && !status[i]) {
 800111a:	7829      	ldrb	r1, [r5, #0]
 800111c:	2900      	cmp	r1, #0
 800111e:	d1c2      	bne.n	80010a6 <Input_Resolve+0x3a>
		printf("Button %i pressed\n", button);
 8001120:	482e      	ldr	r0, [pc, #184]	; (80011dc <Input_Resolve+0x170>)
 8001122:	f007 fed5 	bl	8008ed0 <iprintf>
 8001126:	e7be      	b.n	80010a6 <Input_Resolve+0x3a>
		} else if (!button && status[i]) {
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0c4      	beq.n	80010b6 <Input_Resolve+0x4a>
		printf("Button %i released\n", button);
 800112c:	2101      	movs	r1, #1
 800112e:	482c      	ldr	r0, [pc, #176]	; (80011e0 <Input_Resolve+0x174>)
 8001130:	f007 fece 	bl	8008ed0 <iprintf>
 8001134:	e7bf      	b.n	80010b6 <Input_Resolve+0x4a>
		if (button && !status[i]) {
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1c5      	bne.n	80010c6 <Input_Resolve+0x5a>
		printf("Button %i pressed\n", button);
 800113a:	2102      	movs	r1, #2
 800113c:	4827      	ldr	r0, [pc, #156]	; (80011dc <Input_Resolve+0x170>)
 800113e:	f007 fec7 	bl	8008ed0 <iprintf>
 8001142:	e7c0      	b.n	80010c6 <Input_Resolve+0x5a>
		if (button && !status[i]) {
 8001144:	2b00      	cmp	r3, #0
 8001146:	d1c6      	bne.n	80010d6 <Input_Resolve+0x6a>
		printf("Button %i pressed\n", button);
 8001148:	2103      	movs	r1, #3
 800114a:	4824      	ldr	r0, [pc, #144]	; (80011dc <Input_Resolve+0x170>)
 800114c:	f007 fec0 	bl	8008ed0 <iprintf>
 8001150:	e7c1      	b.n	80010d6 <Input_Resolve+0x6a>
		if (button && !status[i]) {
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1c7      	bne.n	80010e6 <Input_Resolve+0x7a>
		printf("Button %i pressed\n", button);
 8001156:	2104      	movs	r1, #4
 8001158:	4820      	ldr	r0, [pc, #128]	; (80011dc <Input_Resolve+0x170>)
 800115a:	f007 feb9 	bl	8008ed0 <iprintf>
 800115e:	e7c2      	b.n	80010e6 <Input_Resolve+0x7a>
		if (button && !status[i]) {
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1c8      	bne.n	80010f6 <Input_Resolve+0x8a>
		printf("Button %i pressed\n", button);
 8001164:	2105      	movs	r1, #5
 8001166:	481d      	ldr	r0, [pc, #116]	; (80011dc <Input_Resolve+0x170>)
 8001168:	f007 feb2 	bl	8008ed0 <iprintf>
 800116c:	e7c3      	b.n	80010f6 <Input_Resolve+0x8a>
		if (button && !status[i]) {
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1c9      	bne.n	8001106 <Input_Resolve+0x9a>
		printf("Button %i pressed\n", button);
 8001172:	2106      	movs	r1, #6
 8001174:	4819      	ldr	r0, [pc, #100]	; (80011dc <Input_Resolve+0x170>)
 8001176:	f007 feab 	bl	8008ed0 <iprintf>
 800117a:	e7c4      	b.n	8001106 <Input_Resolve+0x9a>
		} else if (!button && status[i]) {
 800117c:	2b00      	cmp	r3, #0
 800117e:	d0c9      	beq.n	8001114 <Input_Resolve+0xa8>
		printf("Button not configured\n");
 8001180:	4818      	ldr	r0, [pc, #96]	; (80011e4 <Input_Resolve+0x178>)
 8001182:	f007 ff2b 	bl	8008fdc <puts>
		status[i] = button;
 8001186:	71ec      	strb	r4, [r5, #7]
}
 8001188:	b006      	add	sp, #24
 800118a:	bd70      	pop	{r4, r5, r6, pc}
		printf("Button %i released\n", button);
 800118c:	4814      	ldr	r0, [pc, #80]	; (80011e0 <Input_Resolve+0x174>)
 800118e:	f007 fe9f 	bl	8008ed0 <iprintf>
 8001192:	e788      	b.n	80010a6 <Input_Resolve+0x3a>
		printf("Button %i pressed\n", button);
 8001194:	2101      	movs	r1, #1
 8001196:	4811      	ldr	r0, [pc, #68]	; (80011dc <Input_Resolve+0x170>)
 8001198:	f007 fe9a 	bl	8008ed0 <iprintf>
 800119c:	e78b      	b.n	80010b6 <Input_Resolve+0x4a>
		printf("Button %i released\n", button);
 800119e:	2102      	movs	r1, #2
 80011a0:	480f      	ldr	r0, [pc, #60]	; (80011e0 <Input_Resolve+0x174>)
 80011a2:	f007 fe95 	bl	8008ed0 <iprintf>
 80011a6:	e78e      	b.n	80010c6 <Input_Resolve+0x5a>
 80011a8:	2103      	movs	r1, #3
 80011aa:	480d      	ldr	r0, [pc, #52]	; (80011e0 <Input_Resolve+0x174>)
 80011ac:	f007 fe90 	bl	8008ed0 <iprintf>
 80011b0:	e791      	b.n	80010d6 <Input_Resolve+0x6a>
 80011b2:	2104      	movs	r1, #4
 80011b4:	480a      	ldr	r0, [pc, #40]	; (80011e0 <Input_Resolve+0x174>)
 80011b6:	f007 fe8b 	bl	8008ed0 <iprintf>
 80011ba:	e794      	b.n	80010e6 <Input_Resolve+0x7a>
 80011bc:	2105      	movs	r1, #5
 80011be:	4808      	ldr	r0, [pc, #32]	; (80011e0 <Input_Resolve+0x174>)
 80011c0:	f007 fe86 	bl	8008ed0 <iprintf>
 80011c4:	e797      	b.n	80010f6 <Input_Resolve+0x8a>
 80011c6:	2106      	movs	r1, #6
 80011c8:	4805      	ldr	r0, [pc, #20]	; (80011e0 <Input_Resolve+0x174>)
 80011ca:	f007 fe81 	bl	8008ed0 <iprintf>
 80011ce:	e79a      	b.n	8001106 <Input_Resolve+0x9a>
 80011d0:	20002cb8 	.word	0x20002cb8
 80011d4:	20000004 	.word	0x20000004
 80011d8:	20000214 	.word	0x20000214
 80011dc:	0800afa0 	.word	0x0800afa0
 80011e0:	0800afcc 	.word	0x0800afcc
 80011e4:	0800afb4 	.word	0x0800afb4

080011e8 <shutdown_dac>:
	while (HAL_SPI_GetState(ext_dac->hspi) != HAL_SPI_STATE_READY) {}

	HAL_GPIO_WritePin(ext_dac->cs_port, ext_dac->cs_pin, GPIO_PIN_SET);
}

void shutdown_dac(Ext_DAC_t* ext_dac) {
 80011e8:	b510      	push	{r4, lr}
 80011ea:	4604      	mov	r4, r0
 80011ec:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(ext_dac->cs_port, ext_dac->cs_pin, GPIO_PIN_RESET);
 80011ee:	8901      	ldrh	r1, [r0, #8]
 80011f0:	6840      	ldr	r0, [r0, #4]
 80011f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011f6:	2200      	movs	r2, #0
 80011f8:	f8ad 3006 	strh.w	r3, [sp, #6]
 80011fc:	f002 feba 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ext_dac->hspi, (uint8_t*)&cmd, 1, HAL_MAX_DELAY);
 8001200:	6820      	ldr	r0, [r4, #0]
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	2201      	movs	r2, #1
 8001208:	f10d 0106 	add.w	r1, sp, #6
 800120c:	f003 fe24 	bl	8004e58 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(ext_dac->hspi) != HAL_SPI_STATE_READY) {}
 8001210:	6820      	ldr	r0, [r4, #0]
 8001212:	f004 f8bd 	bl	8005390 <HAL_SPI_GetState>
 8001216:	2801      	cmp	r0, #1
 8001218:	4602      	mov	r2, r0
 800121a:	d1f9      	bne.n	8001210 <shutdown_dac+0x28>
	HAL_GPIO_WritePin(ext_dac->cs_port, ext_dac->cs_pin, GPIO_PIN_SET);
 800121c:	8921      	ldrh	r1, [r4, #8]
 800121e:	6860      	ldr	r0, [r4, #4]
 8001220:	f002 fea8 	bl	8003f74 <HAL_GPIO_WritePin>
	transmit_cmd(ext_dac, SHUTDOWN_CMD);
}
 8001224:	b002      	add	sp, #8
 8001226:	bd10      	pop	{r4, pc}

08001228 <write_to_dac>:

void write_to_dac(Ext_DAC_t* ext_dac, uint8_t val) {
 8001228:	b510      	push	{r4, lr}
	return (0b111 << 12) | (uint16_t)(val) << 4;
 800122a:	010b      	lsls	r3, r1, #4
void write_to_dac(Ext_DAC_t* ext_dac, uint8_t val) {
 800122c:	b082      	sub	sp, #8
 800122e:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(ext_dac->cs_port, ext_dac->cs_pin, GPIO_PIN_RESET);
 8001230:	8901      	ldrh	r1, [r0, #8]
 8001232:	6840      	ldr	r0, [r0, #4]
	return (0b111 << 12) | (uint16_t)(val) << 4;
 8001234:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
	HAL_GPIO_WritePin(ext_dac->cs_port, ext_dac->cs_pin, GPIO_PIN_RESET);
 8001238:	2200      	movs	r2, #0
 800123a:	f8ad 3006 	strh.w	r3, [sp, #6]
 800123e:	f002 fe99 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ext_dac->hspi, (uint8_t*)&cmd, 1, HAL_MAX_DELAY);
 8001242:	6820      	ldr	r0, [r4, #0]
 8001244:	f04f 33ff 	mov.w	r3, #4294967295
 8001248:	2201      	movs	r2, #1
 800124a:	f10d 0106 	add.w	r1, sp, #6
 800124e:	f003 fe03 	bl	8004e58 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(ext_dac->hspi) != HAL_SPI_STATE_READY) {}
 8001252:	6820      	ldr	r0, [r4, #0]
 8001254:	f004 f89c 	bl	8005390 <HAL_SPI_GetState>
 8001258:	2801      	cmp	r0, #1
 800125a:	4602      	mov	r2, r0
 800125c:	d1f9      	bne.n	8001252 <write_to_dac+0x2a>
	HAL_GPIO_WritePin(ext_dac->cs_port, ext_dac->cs_pin, GPIO_PIN_SET);
 800125e:	8921      	ldrh	r1, [r4, #8]
 8001260:	6860      	ldr	r0, [r4, #4]
 8001262:	f002 fe87 	bl	8003f74 <HAL_GPIO_WritePin>
	transmit_cmd(ext_dac, val_to_dac(val));
}
 8001266:	b002      	add	sp, #8
 8001268:	bd10      	pop	{r4, pc}
 800126a:	bf00      	nop

0800126c <SD_PowerOn>:
	return res;
}

/* power on */
static void SD_PowerOn(void)
{
 800126c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001270:	4834      	ldr	r0, [pc, #208]	; (8001344 <SD_PowerOn+0xd8>)
 8001272:	4d35      	ldr	r5, [pc, #212]	; (8001348 <SD_PowerOn+0xdc>)
{
 8001274:	b086      	sub	sp, #24
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001276:	2201      	movs	r2, #1
 8001278:	2102      	movs	r1, #2
 800127a:	f002 fe7b 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800127e:	2001      	movs	r0, #1
 8001280:	f002 f87a 	bl	8003378 <HAL_Delay>
 8001284:	240a      	movs	r4, #10
 8001286:	26ff      	movs	r6, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001288:	682a      	ldr	r2, [r5, #0]
 800128a:	f88d 600d 	strb.w	r6, [sp, #13]
 800128e:	6893      	ldr	r3, [r2, #8]
 8001290:	079f      	lsls	r7, r3, #30
 8001292:	d5fc      	bpl.n	800128e <SD_PowerOn+0x22>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001294:	2364      	movs	r3, #100	; 0x64
 8001296:	2201      	movs	r2, #1
 8001298:	f10d 010d 	add.w	r1, sp, #13
 800129c:	4628      	mov	r0, r5
 800129e:	f003 fddb 	bl	8004e58 <HAL_SPI_Transmit>
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;

	/* transmit bytes to wake up */
	DESELECT();
	for(int i = 0; i < 10; i++)
 80012a2:	3c01      	subs	r4, #1
 80012a4:	d1f0      	bne.n	8001288 <SD_PowerOn+0x1c>
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80012a6:	4622      	mov	r2, r4
 80012a8:	2102      	movs	r1, #2
 80012aa:	4826      	ldr	r0, [pc, #152]	; (8001344 <SD_PowerOn+0xd8>)
 80012ac:	f002 fe62 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80012b0:	2001      	movs	r0, #1
 80012b2:	f002 f861 	bl	8003378 <HAL_Delay>

	/* slave select */
	SELECT();

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80012b6:	2140      	movs	r1, #64	; 0x40
	args[1] = 0;
	args[2] = 0;
	args[3] = 0;
	args[4] = 0;
 80012b8:	f44f 4315 	mov.w	r3, #38144	; 0x9500
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012bc:	682a      	ldr	r2, [r5, #0]
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80012be:	9104      	str	r1, [sp, #16]
	args[4] = 0;
 80012c0:	f8ad 3014 	strh.w	r3, [sp, #20]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012c4:	6893      	ldr	r3, [r2, #8]
 80012c6:	0798      	lsls	r0, r3, #30
 80012c8:	d5fc      	bpl.n	80012c4 <SD_PowerOn+0x58>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80012ca:	481f      	ldr	r0, [pc, #124]	; (8001348 <SD_PowerOn+0xdc>)
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80012cc:	4f1e      	ldr	r7, [pc, #120]	; (8001348 <SD_PowerOn+0xdc>)
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80012ce:	2364      	movs	r3, #100	; 0x64
 80012d0:	2206      	movs	r2, #6
 80012d2:	a904      	add	r1, sp, #16
 80012d4:	f003 fdc0 	bl	8004e58 <HAL_SPI_Transmit>
}
 80012d8:	f44f 5400 	mov.w	r4, #8192	; 0x2000
	dummy = 0xFF;
 80012dc:	f04f 08ff 	mov.w	r8, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80012e0:	2664      	movs	r6, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012e2:	682a      	ldr	r2, [r5, #0]
	dummy = 0xFF;
 80012e4:	f88d 800e 	strb.w	r8, [sp, #14]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012e8:	6893      	ldr	r3, [r2, #8]
 80012ea:	0799      	lsls	r1, r3, #30
 80012ec:	d5fc      	bpl.n	80012e8 <SD_PowerOn+0x7c>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80012ee:	2301      	movs	r3, #1
 80012f0:	9600      	str	r6, [sp, #0]
 80012f2:	f10d 020f 	add.w	r2, sp, #15
 80012f6:	f10d 010e 	add.w	r1, sp, #14
 80012fa:	4638      	mov	r0, r7
 80012fc:	f003 fefe 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001300:	f89d 300f 	ldrb.w	r3, [sp, #15]
	args[5] = 0x95;		/* CRC */

	SPI_TxBuffer(args, sizeof(args));

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8001304:	2b01      	cmp	r3, #1
 8001306:	d001      	beq.n	800130c <SD_PowerOn+0xa0>
 8001308:	3c01      	subs	r4, #1
 800130a:	d1ea      	bne.n	80012e2 <SD_PowerOn+0x76>
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800130c:	2201      	movs	r2, #1
 800130e:	480d      	ldr	r0, [pc, #52]	; (8001344 <SD_PowerOn+0xd8>)
 8001310:	2102      	movs	r1, #2
 8001312:	f002 fe2f 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001316:	2001      	movs	r0, #1
 8001318:	f002 f82e 	bl	8003378 <HAL_Delay>
static void SPI_TxByte(uint8_t data)
 800131c:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800131e:	682a      	ldr	r2, [r5, #0]
 8001320:	f88d 300f 	strb.w	r3, [sp, #15]
 8001324:	6893      	ldr	r3, [r2, #8]
 8001326:	079b      	lsls	r3, r3, #30
 8001328:	d5fc      	bpl.n	8001324 <SD_PowerOn+0xb8>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800132a:	2364      	movs	r3, #100	; 0x64
 800132c:	2201      	movs	r2, #1
 800132e:	f10d 010f 	add.w	r1, sp, #15
 8001332:	4805      	ldr	r0, [pc, #20]	; (8001348 <SD_PowerOn+0xdc>)
 8001334:	f003 fd90 	bl	8004e58 <HAL_SPI_Transmit>
	}

	DESELECT();
	SPI_TxByte(0XFF);

	PowerFlag = 1;
 8001338:	4b04      	ldr	r3, [pc, #16]	; (800134c <SD_PowerOn+0xe0>)
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
}
 800133e:	b006      	add	sp, #24
 8001340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001344:	40020800 	.word	0x40020800
 8001348:	20002d64 	.word	0x20002d64
 800134c:	2000021d 	.word	0x2000021d

08001350 <SD_RxDataBlock>:
	return PowerFlag;
}

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8001354:	4e33      	ldr	r6, [pc, #204]	; (8001424 <SD_RxDataBlock+0xd4>)
 8001356:	4c34      	ldr	r4, [pc, #208]	; (8001428 <SD_RxDataBlock+0xd8>)
 8001358:	23c8      	movs	r3, #200	; 0xc8
{
 800135a:	b085      	sub	sp, #20
 800135c:	4605      	mov	r5, r0
 800135e:	4689      	mov	r9, r1
	Timer1 = 200;
 8001360:	8033      	strh	r3, [r6, #0]
	dummy = 0xFF;
 8001362:	f04f 08ff 	mov.w	r8, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001366:	2764      	movs	r7, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001368:	6822      	ldr	r2, [r4, #0]
	dummy = 0xFF;
 800136a:	f88d 800e 	strb.w	r8, [sp, #14]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800136e:	6893      	ldr	r3, [r2, #8]
 8001370:	079b      	lsls	r3, r3, #30
 8001372:	d5fc      	bpl.n	800136e <SD_RxDataBlock+0x1e>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001374:	2301      	movs	r3, #1
 8001376:	9700      	str	r7, [sp, #0]
 8001378:	f10d 020f 	add.w	r2, sp, #15
 800137c:	f10d 010e 	add.w	r1, sp, #14
 8001380:	4620      	mov	r0, r4
 8001382:	f003 febb 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001386:	f89d 300f 	ldrb.w	r3, [sp, #15]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
	} while((token == 0xFF) && Timer1);
 800138a:	2bff      	cmp	r3, #255	; 0xff
 800138c:	d105      	bne.n	800139a <SD_RxDataBlock+0x4a>
 800138e:	8830      	ldrh	r0, [r6, #0]
 8001390:	2800      	cmp	r0, #0
 8001392:	d1e9      	bne.n	8001368 <SD_RxDataBlock+0x18>
	/* discard CRC */
	SPI_RxByte();
	SPI_RxByte();

	return TRUE;
}
 8001394:	b005      	add	sp, #20
 8001396:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if(token != 0xFE) return FALSE;
 800139a:	2bfe      	cmp	r3, #254	; 0xfe
 800139c:	d140      	bne.n	8001420 <SD_RxDataBlock+0xd0>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800139e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8001428 <SD_RxDataBlock+0xd8>
 80013a2:	44a9      	add	r9, r5
	dummy = 0xFF;
 80013a4:	27ff      	movs	r7, #255	; 0xff
 80013a6:	3d01      	subs	r5, #1
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80013a8:	2664      	movs	r6, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80013aa:	6822      	ldr	r2, [r4, #0]
	dummy = 0xFF;
 80013ac:	f88d 700e 	strb.w	r7, [sp, #14]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80013b0:	6893      	ldr	r3, [r2, #8]
 80013b2:	0798      	lsls	r0, r3, #30
 80013b4:	d5fc      	bpl.n	80013b0 <SD_RxDataBlock+0x60>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80013b6:	2301      	movs	r3, #1
 80013b8:	9600      	str	r6, [sp, #0]
 80013ba:	f10d 020f 	add.w	r2, sp, #15
 80013be:	f10d 010e 	add.w	r1, sp, #14
 80013c2:	4640      	mov	r0, r8
 80013c4:	f003 fe9a 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 80013c8:	f89d 300f 	ldrb.w	r3, [sp, #15]
	*buff = SPI_RxByte();
 80013cc:	f805 3f01 	strb.w	r3, [r5, #1]!
	} while(len--);
 80013d0:	45a9      	cmp	r9, r5
 80013d2:	d1ea      	bne.n	80013aa <SD_RxDataBlock+0x5a>
	dummy = 0xFF;
 80013d4:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80013d6:	6822      	ldr	r2, [r4, #0]
	dummy = 0xFF;
 80013d8:	f88d 300e 	strb.w	r3, [sp, #14]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80013dc:	6893      	ldr	r3, [r2, #8]
 80013de:	0799      	lsls	r1, r3, #30
 80013e0:	d5fc      	bpl.n	80013dc <SD_RxDataBlock+0x8c>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80013e2:	2364      	movs	r3, #100	; 0x64
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	f10d 020f 	add.w	r2, sp, #15
 80013ea:	2301      	movs	r3, #1
 80013ec:	480e      	ldr	r0, [pc, #56]	; (8001428 <SD_RxDataBlock+0xd8>)
 80013ee:	f10d 010e 	add.w	r1, sp, #14
 80013f2:	f003 fe83 	bl	80050fc <HAL_SPI_TransmitReceive>
	dummy = 0xFF;
 80013f6:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80013f8:	6822      	ldr	r2, [r4, #0]
	dummy = 0xFF;
 80013fa:	f88d 300e 	strb.w	r3, [sp, #14]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80013fe:	6893      	ldr	r3, [r2, #8]
 8001400:	079b      	lsls	r3, r3, #30
 8001402:	d5fc      	bpl.n	80013fe <SD_RxDataBlock+0xae>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001404:	2364      	movs	r3, #100	; 0x64
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	f10d 020f 	add.w	r2, sp, #15
 800140c:	2301      	movs	r3, #1
 800140e:	f10d 010e 	add.w	r1, sp, #14
 8001412:	4805      	ldr	r0, [pc, #20]	; (8001428 <SD_RxDataBlock+0xd8>)
 8001414:	f003 fe72 	bl	80050fc <HAL_SPI_TransmitReceive>
	return TRUE;
 8001418:	2001      	movs	r0, #1
}
 800141a:	b005      	add	sp, #20
 800141c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if(token != 0xFE) return FALSE;
 8001420:	2000      	movs	r0, #0
 8001422:	e7b7      	b.n	8001394 <SD_RxDataBlock+0x44>
 8001424:	2000021e 	.word	0x2000021e
 8001428:	20002d64 	.word	0x20002d64

0800142c <SD_SendCmd>:
}
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800142c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	Timer2 = 500;
 8001430:	4d5b      	ldr	r5, [pc, #364]	; (80015a0 <SD_SendCmd+0x174>)
 8001432:	4c5c      	ldr	r4, [pc, #368]	; (80015a4 <SD_SendCmd+0x178>)
 8001434:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
{
 8001438:	b085      	sub	sp, #20
 800143a:	4681      	mov	r9, r0
 800143c:	4688      	mov	r8, r1
	Timer2 = 500;
 800143e:	802b      	strh	r3, [r5, #0]
	dummy = 0xFF;
 8001440:	27ff      	movs	r7, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001442:	2664      	movs	r6, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001444:	6822      	ldr	r2, [r4, #0]
	dummy = 0xFF;
 8001446:	f88d 700e 	strb.w	r7, [sp, #14]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800144a:	6893      	ldr	r3, [r2, #8]
 800144c:	0798      	lsls	r0, r3, #30
 800144e:	d5fc      	bpl.n	800144a <SD_SendCmd+0x1e>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001450:	2301      	movs	r3, #1
 8001452:	9600      	str	r6, [sp, #0]
 8001454:	f10d 020f 	add.w	r2, sp, #15
 8001458:	f10d 010e 	add.w	r1, sp, #14
 800145c:	4620      	mov	r0, r4
 800145e:	f003 fe4d 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001462:	f89d 300f 	ldrb.w	r3, [sp, #15]
	} while ((res != 0xFF) && Timer2);
 8001466:	2bff      	cmp	r3, #255	; 0xff
 8001468:	d006      	beq.n	8001478 <SD_SendCmd+0x4c>
 800146a:	882b      	ldrh	r3, [r5, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1e9      	bne.n	8001444 <SD_SendCmd+0x18>
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001470:	20ff      	movs	r0, #255	; 0xff
	do {
		res = SPI_RxByte();
	} while ((res & 0x80) && --n);

	return res;
}
 8001472:	b005      	add	sp, #20
 8001474:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001478:	6822      	ldr	r2, [r4, #0]
 800147a:	f88d 900f 	strb.w	r9, [sp, #15]
 800147e:	6893      	ldr	r3, [r2, #8]
 8001480:	0799      	lsls	r1, r3, #30
 8001482:	d5fc      	bpl.n	800147e <SD_SendCmd+0x52>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001484:	2364      	movs	r3, #100	; 0x64
 8001486:	2201      	movs	r2, #1
 8001488:	4846      	ldr	r0, [pc, #280]	; (80015a4 <SD_SendCmd+0x178>)
 800148a:	f10d 010f 	add.w	r1, sp, #15
 800148e:	f003 fce3 	bl	8004e58 <HAL_SPI_Transmit>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8001492:	ea4f 6318 	mov.w	r3, r8, lsr #24
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001496:	6822      	ldr	r2, [r4, #0]
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8001498:	f88d 300f 	strb.w	r3, [sp, #15]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800149c:	6893      	ldr	r3, [r2, #8]
 800149e:	079b      	lsls	r3, r3, #30
 80014a0:	d5fc      	bpl.n	800149c <SD_SendCmd+0x70>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80014a2:	2364      	movs	r3, #100	; 0x64
 80014a4:	2201      	movs	r2, #1
 80014a6:	483f      	ldr	r0, [pc, #252]	; (80015a4 <SD_SendCmd+0x178>)
 80014a8:	f10d 010f 	add.w	r1, sp, #15
 80014ac:	f003 fcd4 	bl	8004e58 <HAL_SPI_Transmit>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80014b0:	ea4f 4318 	mov.w	r3, r8, lsr #16
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80014b4:	6822      	ldr	r2, [r4, #0]
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80014b6:	f88d 300f 	strb.w	r3, [sp, #15]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80014ba:	6893      	ldr	r3, [r2, #8]
 80014bc:	079f      	lsls	r7, r3, #30
 80014be:	d5fc      	bpl.n	80014ba <SD_SendCmd+0x8e>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80014c0:	2364      	movs	r3, #100	; 0x64
 80014c2:	2201      	movs	r2, #1
 80014c4:	4837      	ldr	r0, [pc, #220]	; (80015a4 <SD_SendCmd+0x178>)
 80014c6:	f10d 010f 	add.w	r1, sp, #15
 80014ca:	f003 fcc5 	bl	8004e58 <HAL_SPI_Transmit>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80014ce:	ea4f 2318 	mov.w	r3, r8, lsr #8
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80014d2:	6822      	ldr	r2, [r4, #0]
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80014d4:	f88d 300f 	strb.w	r3, [sp, #15]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80014d8:	6893      	ldr	r3, [r2, #8]
 80014da:	079e      	lsls	r6, r3, #30
 80014dc:	d5fc      	bpl.n	80014d8 <SD_SendCmd+0xac>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80014de:	2201      	movs	r2, #1
 80014e0:	4830      	ldr	r0, [pc, #192]	; (80015a4 <SD_SendCmd+0x178>)
 80014e2:	2364      	movs	r3, #100	; 0x64
 80014e4:	f10d 010f 	add.w	r1, sp, #15
 80014e8:	f003 fcb6 	bl	8004e58 <HAL_SPI_Transmit>
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80014ec:	6822      	ldr	r2, [r4, #0]
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80014ee:	f88d 800f 	strb.w	r8, [sp, #15]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80014f2:	6893      	ldr	r3, [r2, #8]
 80014f4:	079d      	lsls	r5, r3, #30
 80014f6:	d5fc      	bpl.n	80014f2 <SD_SendCmd+0xc6>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80014f8:	482a      	ldr	r0, [pc, #168]	; (80015a4 <SD_SendCmd+0x178>)
 80014fa:	2364      	movs	r3, #100	; 0x64
 80014fc:	2201      	movs	r2, #1
 80014fe:	f10d 010f 	add.w	r1, sp, #15
 8001502:	f003 fca9 	bl	8004e58 <HAL_SPI_Transmit>
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8001506:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 800150a:	d035      	beq.n	8001578 <SD_SendCmd+0x14c>
	else crc = 1;
 800150c:	f1b9 0f48 	cmp.w	r9, #72	; 0x48
 8001510:	bf0c      	ite	eq
 8001512:	2387      	moveq	r3, #135	; 0x87
 8001514:	2301      	movne	r3, #1
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001516:	6822      	ldr	r2, [r4, #0]
 8001518:	f88d 300f 	strb.w	r3, [sp, #15]
 800151c:	6893      	ldr	r3, [r2, #8]
 800151e:	0798      	lsls	r0, r3, #30
 8001520:	d5fc      	bpl.n	800151c <SD_SendCmd+0xf0>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001522:	4820      	ldr	r0, [pc, #128]	; (80015a4 <SD_SendCmd+0x178>)
 8001524:	2364      	movs	r3, #100	; 0x64
 8001526:	2201      	movs	r2, #1
 8001528:	f10d 010f 	add.w	r1, sp, #15
 800152c:	f003 fc94 	bl	8004e58 <HAL_SPI_Transmit>
	if (cmd == CMD12) SPI_RxByte();
 8001530:	f1b9 0f4c 	cmp.w	r9, #76	; 0x4c
 8001534:	d022      	beq.n	800157c <SD_SendCmd+0x150>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001536:	4f1b      	ldr	r7, [pc, #108]	; (80015a4 <SD_SendCmd+0x178>)
	else crc = 1;
 8001538:	250a      	movs	r5, #10
	dummy = 0xFF;
 800153a:	f04f 08ff 	mov.w	r8, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800153e:	2664      	movs	r6, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001540:	6822      	ldr	r2, [r4, #0]
	dummy = 0xFF;
 8001542:	f88d 800e 	strb.w	r8, [sp, #14]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001546:	6893      	ldr	r3, [r2, #8]
 8001548:	079b      	lsls	r3, r3, #30
 800154a:	d5fc      	bpl.n	8001546 <SD_SendCmd+0x11a>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800154c:	2301      	movs	r3, #1
 800154e:	9600      	str	r6, [sp, #0]
 8001550:	f10d 020f 	add.w	r2, sp, #15
 8001554:	f10d 010e 	add.w	r1, sp, #14
 8001558:	4638      	mov	r0, r7
 800155a:	f003 fdcf 	bl	80050fc <HAL_SPI_TransmitReceive>
	} while ((res & 0x80) && --n);
 800155e:	f99d 300f 	ldrsb.w	r3, [sp, #15]
	return data;
 8001562:	f89d 000f 	ldrb.w	r0, [sp, #15]
	} while ((res & 0x80) && --n);
 8001566:	2b00      	cmp	r3, #0
 8001568:	da83      	bge.n	8001472 <SD_SendCmd+0x46>
 800156a:	1e6b      	subs	r3, r5, #1
 800156c:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
 8001570:	d1e6      	bne.n	8001540 <SD_SendCmd+0x114>
}
 8001572:	b005      	add	sp, #20
 8001574:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8001578:	2395      	movs	r3, #149	; 0x95
 800157a:	e7cc      	b.n	8001516 <SD_SendCmd+0xea>
	dummy = 0xFF;
 800157c:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800157e:	6822      	ldr	r2, [r4, #0]
	dummy = 0xFF;
 8001580:	f88d 300e 	strb.w	r3, [sp, #14]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001584:	6893      	ldr	r3, [r2, #8]
 8001586:	0799      	lsls	r1, r3, #30
 8001588:	d5fc      	bpl.n	8001584 <SD_SendCmd+0x158>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800158a:	2364      	movs	r3, #100	; 0x64
 800158c:	9300      	str	r3, [sp, #0]
 800158e:	f10d 020f 	add.w	r2, sp, #15
 8001592:	2301      	movs	r3, #1
 8001594:	f10d 010e 	add.w	r1, sp, #14
 8001598:	4802      	ldr	r0, [pc, #8]	; (80015a4 <SD_SendCmd+0x178>)
 800159a:	f003 fdaf 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 800159e:	e7ca      	b.n	8001536 <SD_SendCmd+0x10a>
 80015a0:	20000220 	.word	0x20000220
 80015a4:	20002d64 	.word	0x20002d64

080015a8 <SD_disk_initialize>:
DSTATUS SD_disk_initialize(BYTE drv)
{
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80015a8:	2800      	cmp	r0, #0
 80015aa:	d145      	bne.n	8001638 <SD_disk_initialize+0x90>
{
 80015ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80015b0:	4d7f      	ldr	r5, [pc, #508]	; (80017b0 <SD_disk_initialize+0x208>)
 80015b2:	782c      	ldrb	r4, [r5, #0]
 80015b4:	f014 0402 	ands.w	r4, r4, #2
{
 80015b8:	b087      	sub	sp, #28
	if(Stat & STA_NODISK) return Stat;
 80015ba:	d004      	beq.n	80015c6 <SD_disk_initialize+0x1e>
	{
		/* Initialization failed */
		SD_PowerOff();
	}

	return Stat;
 80015bc:	7828      	ldrb	r0, [r5, #0]
 80015be:	b2c0      	uxtb	r0, r0
}
 80015c0:	b007      	add	sp, #28
 80015c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	SD_PowerOn();
 80015c6:	f7ff fe51 	bl	800126c <SD_PowerOn>
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80015ca:	4622      	mov	r2, r4
 80015cc:	2102      	movs	r1, #2
 80015ce:	4879      	ldr	r0, [pc, #484]	; (80017b4 <SD_disk_initialize+0x20c>)
 80015d0:	f002 fcd0 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015d4:	2001      	movs	r0, #1
 80015d6:	f001 fecf 	bl	8003378 <HAL_Delay>
	if (SD_SendCmd(CMD0, 0) == 1)
 80015da:	4621      	mov	r1, r4
 80015dc:	2040      	movs	r0, #64	; 0x40
 80015de:	f7ff ff25 	bl	800142c <SD_SendCmd>
 80015e2:	2801      	cmp	r0, #1
 80015e4:	4607      	mov	r7, r0
 80015e6:	d030      	beq.n	800164a <SD_disk_initialize+0xa2>
 80015e8:	4e73      	ldr	r6, [pc, #460]	; (80017b8 <SD_disk_initialize+0x210>)
 80015ea:	f10d 0813 	add.w	r8, sp, #19
 80015ee:	f10d 0712 	add.w	r7, sp, #18
	CardType = type;
 80015f2:	4b72      	ldr	r3, [pc, #456]	; (80017bc <SD_disk_initialize+0x214>)
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80015f4:	486f      	ldr	r0, [pc, #444]	; (80017b4 <SD_disk_initialize+0x20c>)
	CardType = type;
 80015f6:	701c      	strb	r4, [r3, #0]
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80015f8:	2201      	movs	r2, #1
 80015fa:	2102      	movs	r1, #2
 80015fc:	f002 fcba 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001600:	2001      	movs	r0, #1
 8001602:	f001 feb9 	bl	8003378 <HAL_Delay>
	dummy = 0xFF;
 8001606:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001608:	6832      	ldr	r2, [r6, #0]
	dummy = 0xFF;
 800160a:	f88d 3012 	strb.w	r3, [sp, #18]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800160e:	6893      	ldr	r3, [r2, #8]
 8001610:	079b      	lsls	r3, r3, #30
 8001612:	d5fc      	bpl.n	800160e <SD_disk_initialize+0x66>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001614:	2364      	movs	r3, #100	; 0x64
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	4867      	ldr	r0, [pc, #412]	; (80017b8 <SD_disk_initialize+0x210>)
 800161a:	2301      	movs	r3, #1
 800161c:	4642      	mov	r2, r8
 800161e:	4639      	mov	r1, r7
 8001620:	f003 fd6c 	bl	80050fc <HAL_SPI_TransmitReceive>
	if (type)
 8001624:	b154      	cbz	r4, 800163c <SD_disk_initialize+0x94>
		Stat &= ~STA_NOINIT;
 8001626:	782b      	ldrb	r3, [r5, #0]
 8001628:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800162c:	702b      	strb	r3, [r5, #0]
	return Stat;
 800162e:	7828      	ldrb	r0, [r5, #0]
 8001630:	b2c0      	uxtb	r0, r0
}
 8001632:	b007      	add	sp, #28
 8001634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(drv) return STA_NOINIT;
 8001638:	2001      	movs	r0, #1
}
 800163a:	4770      	bx	lr
	return Stat;
 800163c:	7828      	ldrb	r0, [r5, #0]
	PowerFlag = 0;
 800163e:	4b60      	ldr	r3, [pc, #384]	; (80017c0 <SD_disk_initialize+0x218>)
	return Stat;
 8001640:	b2c0      	uxtb	r0, r0
	PowerFlag = 0;
 8001642:	701c      	strb	r4, [r3, #0]
}
 8001644:	b007      	add	sp, #28
 8001646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		Timer1 = 1000;
 800164a:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80017c4 <SD_disk_initialize+0x21c>
 800164e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8001652:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001656:	2048      	movs	r0, #72	; 0x48
		Timer1 = 1000;
 8001658:	f8a9 3000 	strh.w	r3, [r9]
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800165c:	f7ff fee6 	bl	800142c <SD_SendCmd>
 8001660:	2801      	cmp	r0, #1
 8001662:	d167      	bne.n	8001734 <SD_disk_initialize+0x18c>
 8001664:	4e54      	ldr	r6, [pc, #336]	; (80017b8 <SD_disk_initialize+0x210>)
 8001666:	ab05      	add	r3, sp, #20
 8001668:	9303      	str	r3, [sp, #12]
 800166a:	469a      	mov	sl, r3
 800166c:	f10d 0813 	add.w	r8, sp, #19
 8001670:	f10d 0712 	add.w	r7, sp, #18
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001674:	46b3      	mov	fp, r6
	dummy = 0xFF;
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800167a:	6832      	ldr	r2, [r6, #0]
	dummy = 0xFF;
 800167c:	f88d 3012 	strb.w	r3, [sp, #18]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001680:	6893      	ldr	r3, [r2, #8]
 8001682:	0799      	lsls	r1, r3, #30
 8001684:	d5fc      	bpl.n	8001680 <SD_disk_initialize+0xd8>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001686:	2364      	movs	r3, #100	; 0x64
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	4642      	mov	r2, r8
 800168c:	2301      	movs	r3, #1
 800168e:	4639      	mov	r1, r7
 8001690:	4658      	mov	r0, fp
 8001692:	f003 fd33 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001696:	f89d 3013 	ldrb.w	r3, [sp, #19]
				ocr[n] = SPI_RxByte();
 800169a:	f80a 3b01 	strb.w	r3, [sl], #1
			for (n = 0; n < 4; n++)
 800169e:	ab06      	add	r3, sp, #24
 80016a0:	459a      	cmp	sl, r3
 80016a2:	d1e8      	bne.n	8001676 <SD_disk_initialize+0xce>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80016a4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d1a2      	bne.n	80015f2 <SD_disk_initialize+0x4a>
 80016ac:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80016b0:	2baa      	cmp	r3, #170	; 0xaa
 80016b2:	d19e      	bne.n	80015f2 <SD_disk_initialize+0x4a>
 80016b4:	e003      	b.n	80016be <SD_disk_initialize+0x116>
				} while (Timer1);
 80016b6:	f8b9 3000 	ldrh.w	r3, [r9]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d099      	beq.n	80015f2 <SD_disk_initialize+0x4a>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80016be:	2100      	movs	r1, #0
 80016c0:	2077      	movs	r0, #119	; 0x77
 80016c2:	f7ff feb3 	bl	800142c <SD_SendCmd>
 80016c6:	2801      	cmp	r0, #1
 80016c8:	d8f5      	bhi.n	80016b6 <SD_disk_initialize+0x10e>
 80016ca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80016ce:	2069      	movs	r0, #105	; 0x69
 80016d0:	f7ff feac 	bl	800142c <SD_SendCmd>
 80016d4:	2800      	cmp	r0, #0
 80016d6:	d1ee      	bne.n	80016b6 <SD_disk_initialize+0x10e>
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80016d8:	f8b9 3000 	ldrh.w	r3, [r9]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d088      	beq.n	80015f2 <SD_disk_initialize+0x4a>
 80016e0:	4601      	mov	r1, r0
 80016e2:	207a      	movs	r0, #122	; 0x7a
 80016e4:	f7ff fea2 	bl	800142c <SD_SendCmd>
 80016e8:	2800      	cmp	r0, #0
 80016ea:	d182      	bne.n	80015f2 <SD_disk_initialize+0x4a>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80016ec:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 80017b8 <SD_disk_initialize+0x210>
 80016f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
	dummy = 0xFF;
 80016f4:	24ff      	movs	r4, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80016f6:	f04f 0a64 	mov.w	sl, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80016fa:	6830      	ldr	r0, [r6, #0]
	dummy = 0xFF;
 80016fc:	f88d 4012 	strb.w	r4, [sp, #18]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001700:	6883      	ldr	r3, [r0, #8]
 8001702:	079a      	lsls	r2, r3, #30
 8001704:	d5fc      	bpl.n	8001700 <SD_disk_initialize+0x158>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001706:	2301      	movs	r3, #1
 8001708:	f8cd a000 	str.w	sl, [sp]
 800170c:	4642      	mov	r2, r8
 800170e:	4639      	mov	r1, r7
 8001710:	4648      	mov	r0, r9
 8001712:	f003 fcf3 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001716:	f89d 3013 	ldrb.w	r3, [sp, #19]
						ocr[n] = SPI_RxByte();
 800171a:	f80b 3b01 	strb.w	r3, [fp], #1
					for (n = 0; n < 4; n++)
 800171e:	ab06      	add	r3, sp, #24
 8001720:	459b      	cmp	fp, r3
 8001722:	d1ea      	bne.n	80016fa <SD_disk_initialize+0x152>
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8001724:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8001728:	f013 0f40 	tst.w	r3, #64	; 0x40
 800172c:	bf14      	ite	ne
 800172e:	240c      	movne	r4, #12
 8001730:	2404      	moveq	r4, #4
 8001732:	e75e      	b.n	80015f2 <SD_disk_initialize+0x4a>
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8001734:	4621      	mov	r1, r4
 8001736:	2077      	movs	r0, #119	; 0x77
 8001738:	f7ff fe78 	bl	800142c <SD_SendCmd>
 800173c:	2801      	cmp	r0, #1
 800173e:	d805      	bhi.n	800174c <SD_disk_initialize+0x1a4>
 8001740:	e01c      	b.n	800177c <SD_disk_initialize+0x1d4>
			} while (Timer1);
 8001742:	f8b9 3000 	ldrh.w	r3, [r9]
 8001746:	2b00      	cmp	r3, #0
 8001748:	f43f af4e 	beq.w	80015e8 <SD_disk_initialize+0x40>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800174c:	2100      	movs	r1, #0
 800174e:	2041      	movs	r0, #65	; 0x41
 8001750:	f7ff fe6c 	bl	800142c <SD_SendCmd>
 8001754:	2800      	cmp	r0, #0
 8001756:	d1f4      	bne.n	8001742 <SD_disk_initialize+0x19a>
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001758:	f8b9 3000 	ldrh.w	r3, [r9]
 800175c:	2b00      	cmp	r3, #0
 800175e:	f43f af43 	beq.w	80015e8 <SD_disk_initialize+0x40>
 8001762:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001766:	2050      	movs	r0, #80	; 0x50
 8001768:	f7ff fe60 	bl	800142c <SD_SendCmd>
 800176c:	4e12      	ldr	r6, [pc, #72]	; (80017b8 <SD_disk_initialize+0x210>)
 800176e:	b900      	cbnz	r0, 8001772 <SD_disk_initialize+0x1ca>
 8001770:	463c      	mov	r4, r7
 8001772:	f10d 0813 	add.w	r8, sp, #19
 8001776:	f10d 0712 	add.w	r7, sp, #18
 800177a:	e73a      	b.n	80015f2 <SD_disk_initialize+0x4a>
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800177c:	4621      	mov	r1, r4
 800177e:	2069      	movs	r0, #105	; 0x69
 8001780:	f7ff fe54 	bl	800142c <SD_SendCmd>
 8001784:	2801      	cmp	r0, #1
 8001786:	d8e1      	bhi.n	800174c <SD_disk_initialize+0x1a4>
 8001788:	e004      	b.n	8001794 <SD_disk_initialize+0x1ec>
			} while (Timer1);
 800178a:	f8b9 3000 	ldrh.w	r3, [r9]
 800178e:	2b00      	cmp	r3, #0
 8001790:	f43f af2a 	beq.w	80015e8 <SD_disk_initialize+0x40>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001794:	2100      	movs	r1, #0
 8001796:	2077      	movs	r0, #119	; 0x77
 8001798:	f7ff fe48 	bl	800142c <SD_SendCmd>
 800179c:	2801      	cmp	r0, #1
 800179e:	d8f4      	bhi.n	800178a <SD_disk_initialize+0x1e2>
 80017a0:	2100      	movs	r1, #0
 80017a2:	2069      	movs	r0, #105	; 0x69
 80017a4:	f7ff fe42 	bl	800142c <SD_SendCmd>
 80017a8:	2800      	cmp	r0, #0
 80017aa:	d1ee      	bne.n	800178a <SD_disk_initialize+0x1e2>
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80017ac:	2702      	movs	r7, #2
 80017ae:	e7d3      	b.n	8001758 <SD_disk_initialize+0x1b0>
 80017b0:	20000000 	.word	0x20000000
 80017b4:	40020800 	.word	0x40020800
 80017b8:	20002d64 	.word	0x20002d64
 80017bc:	2000021c 	.word	0x2000021c
 80017c0:	2000021d 	.word	0x2000021d
 80017c4:	2000021e 	.word	0x2000021e

080017c8 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
	if (drv) return STA_NOINIT;
 80017c8:	b918      	cbnz	r0, 80017d2 <SD_disk_status+0xa>
	return Stat;
 80017ca:	4b03      	ldr	r3, [pc, #12]	; (80017d8 <SD_disk_status+0x10>)
 80017cc:	7818      	ldrb	r0, [r3, #0]
 80017ce:	b2c0      	uxtb	r0, r0
 80017d0:	4770      	bx	lr
	if (drv) return STA_NOINIT;
 80017d2:	2001      	movs	r0, #1
}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000000 	.word	0x20000000

080017dc <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80017dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017e0:	b089      	sub	sp, #36	; 0x24
 80017e2:	9303      	str	r3, [sp, #12]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80017e4:	2800      	cmp	r0, #0
 80017e6:	d14e      	bne.n	8001886 <SD_disk_read+0xaa>
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d04c      	beq.n	8001886 <SD_disk_read+0xaa>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017ec:	4b9b      	ldr	r3, [pc, #620]	; (8001a5c <SD_disk_read+0x280>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	07dc      	lsls	r4, r3, #31
 80017f2:	d46f      	bmi.n	80018d4 <SD_disk_read+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80017f4:	4b9a      	ldr	r3, [pc, #616]	; (8001a60 <SD_disk_read+0x284>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	0758      	lsls	r0, r3, #29
 80017fa:	4614      	mov	r4, r2
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80017fc:	4899      	ldr	r0, [pc, #612]	; (8001a64 <SD_disk_read+0x288>)
	if (!(CardType & CT_SD2)) sector *= 512;
 80017fe:	bf58      	it	pl
 8001800:	0254      	lslpl	r4, r2, #9
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001802:	468a      	mov	sl, r1
 8001804:	2200      	movs	r2, #0
 8001806:	2102      	movs	r1, #2
 8001808:	f002 fbb4 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800180c:	2001      	movs	r0, #1
 800180e:	f001 fdb3 	bl	8003378 <HAL_Delay>

	SELECT();

	if (count == 1)
 8001812:	9b03      	ldr	r3, [sp, #12]
 8001814:	2b01      	cmp	r3, #1
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001816:	4621      	mov	r1, r4
	if (count == 1)
 8001818:	f000 80a9 	beq.w	800196e <SD_disk_read+0x192>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800181c:	2052      	movs	r0, #82	; 0x52
 800181e:	f7ff fe05 	bl	800142c <SD_SendCmd>
 8001822:	4e91      	ldr	r6, [pc, #580]	; (8001a68 <SD_disk_read+0x28c>)
 8001824:	9004      	str	r0, [sp, #16]
 8001826:	bba0      	cbnz	r0, 8001892 <SD_disk_read+0xb6>
 8001828:	f10d 051f 	add.w	r5, sp, #31
 800182c:	f10d 041e 	add.w	r4, sp, #30
 8001830:	f8df b238 	ldr.w	fp, [pc, #568]	; 8001a6c <SD_disk_read+0x290>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001834:	462a      	mov	r2, r5
	dummy = 0xFF;
 8001836:	f04f 08ff 	mov.w	r8, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800183a:	4637      	mov	r7, r6
 800183c:	4625      	mov	r5, r4
	Timer1 = 200;
 800183e:	f04f 03c8 	mov.w	r3, #200	; 0xc8
 8001842:	f8ab 3000 	strh.w	r3, [fp]
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001846:	2464      	movs	r4, #100	; 0x64
 8001848:	4691      	mov	r9, r2
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800184a:	6832      	ldr	r2, [r6, #0]
	dummy = 0xFF;
 800184c:	f88d 801e 	strb.w	r8, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001850:	6893      	ldr	r3, [r2, #8]
 8001852:	0799      	lsls	r1, r3, #30
 8001854:	d5fc      	bpl.n	8001850 <SD_disk_read+0x74>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001856:	2301      	movs	r3, #1
 8001858:	9400      	str	r4, [sp, #0]
 800185a:	464a      	mov	r2, r9
 800185c:	4629      	mov	r1, r5
 800185e:	4638      	mov	r0, r7
 8001860:	f003 fc4c 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001864:	f89d 301f 	ldrb.w	r3, [sp, #31]
	} while((token == 0xFF) && Timer1);
 8001868:	2bff      	cmp	r3, #255	; 0xff
 800186a:	d139      	bne.n	80018e0 <SD_disk_read+0x104>
 800186c:	f8bb 3000 	ldrh.w	r3, [fp]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1ea      	bne.n	800184a <SD_disk_read+0x6e>
 8001874:	2301      	movs	r3, #1
 8001876:	462c      	mov	r4, r5
 8001878:	9304      	str	r3, [sp, #16]
 800187a:	464d      	mov	r5, r9
				if (!SD_RxDataBlock(buff, 512)) break;
				buff += 512;
			} while (--count);

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800187c:	2100      	movs	r1, #0
 800187e:	204c      	movs	r0, #76	; 0x4c
 8001880:	f7ff fdd4 	bl	800142c <SD_SendCmd>
 8001884:	e00b      	b.n	800189e <SD_disk_read+0xc2>
	if (pdrv || !count) return RES_PARERR;
 8001886:	2304      	movs	r3, #4
 8001888:	9304      	str	r3, [sp, #16]
	/* Idle */
	DESELECT();
	SPI_RxByte();

	return count ? RES_ERROR : RES_OK;
}
 800188a:	9804      	ldr	r0, [sp, #16]
 800188c:	b009      	add	sp, #36	; 0x24
 800188e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001892:	2301      	movs	r3, #1
 8001894:	9304      	str	r3, [sp, #16]
 8001896:	f10d 051f 	add.w	r5, sp, #31
 800189a:	f10d 041e 	add.w	r4, sp, #30
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800189e:	2201      	movs	r2, #1
 80018a0:	4870      	ldr	r0, [pc, #448]	; (8001a64 <SD_disk_read+0x288>)
 80018a2:	2102      	movs	r1, #2
 80018a4:	f002 fb66 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80018a8:	2001      	movs	r0, #1
 80018aa:	f001 fd65 	bl	8003378 <HAL_Delay>
	dummy = 0xFF;
 80018ae:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80018b0:	6832      	ldr	r2, [r6, #0]
	dummy = 0xFF;
 80018b2:	f88d 301e 	strb.w	r3, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80018b6:	6893      	ldr	r3, [r2, #8]
 80018b8:	079b      	lsls	r3, r3, #30
 80018ba:	d5fc      	bpl.n	80018b6 <SD_disk_read+0xda>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80018bc:	2364      	movs	r3, #100	; 0x64
 80018be:	9300      	str	r3, [sp, #0]
 80018c0:	462a      	mov	r2, r5
 80018c2:	2301      	movs	r3, #1
 80018c4:	4621      	mov	r1, r4
 80018c6:	4868      	ldr	r0, [pc, #416]	; (8001a68 <SD_disk_read+0x28c>)
 80018c8:	f003 fc18 	bl	80050fc <HAL_SPI_TransmitReceive>
}
 80018cc:	9804      	ldr	r0, [sp, #16]
 80018ce:	b009      	add	sp, #36	; 0x24
 80018d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80018d4:	2303      	movs	r3, #3
 80018d6:	9304      	str	r3, [sp, #16]
}
 80018d8:	9804      	ldr	r0, [sp, #16]
 80018da:	b009      	add	sp, #36	; 0x24
 80018dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(token != 0xFE) return FALSE;
 80018e0:	2bfe      	cmp	r3, #254	; 0xfe
 80018e2:	464a      	mov	r2, r9
 80018e4:	d176      	bne.n	80019d4 <SD_disk_read+0x1f8>
 80018e6:	f10a 39ff 	add.w	r9, sl, #4294967295
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80018ea:	f8cd b014 	str.w	fp, [sp, #20]
 80018ee:	f50a 7a00 	add.w	sl, sl, #512	; 0x200
 80018f2:	2464      	movs	r4, #100	; 0x64
 80018f4:	4693      	mov	fp, r2
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80018f6:	6831      	ldr	r1, [r6, #0]
	dummy = 0xFF;
 80018f8:	f88d 801e 	strb.w	r8, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80018fc:	688b      	ldr	r3, [r1, #8]
 80018fe:	079b      	lsls	r3, r3, #30
 8001900:	d5fc      	bpl.n	80018fc <SD_disk_read+0x120>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001902:	2301      	movs	r3, #1
 8001904:	9400      	str	r4, [sp, #0]
 8001906:	465a      	mov	r2, fp
 8001908:	4629      	mov	r1, r5
 800190a:	4638      	mov	r0, r7
 800190c:	f003 fbf6 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001910:	f89d 301f 	ldrb.w	r3, [sp, #31]
	*buff = SPI_RxByte();
 8001914:	f809 3f01 	strb.w	r3, [r9, #1]!
	} while(len--);
 8001918:	45d1      	cmp	r9, sl
 800191a:	d1ec      	bne.n	80018f6 <SD_disk_read+0x11a>
	dummy = 0xFF;
 800191c:	465a      	mov	r2, fp
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800191e:	6830      	ldr	r0, [r6, #0]
	dummy = 0xFF;
 8001920:	f8dd b014 	ldr.w	fp, [sp, #20]
 8001924:	f88d 801e 	strb.w	r8, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001928:	6883      	ldr	r3, [r0, #8]
 800192a:	079c      	lsls	r4, r3, #30
 800192c:	d5fc      	bpl.n	8001928 <SD_disk_read+0x14c>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800192e:	2364      	movs	r3, #100	; 0x64
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	4629      	mov	r1, r5
 8001934:	2301      	movs	r3, #1
 8001936:	4638      	mov	r0, r7
 8001938:	9205      	str	r2, [sp, #20]
 800193a:	f003 fbdf 	bl	80050fc <HAL_SPI_TransmitReceive>
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800193e:	6830      	ldr	r0, [r6, #0]
 8001940:	9a05      	ldr	r2, [sp, #20]
	dummy = 0xFF;
 8001942:	f88d 801e 	strb.w	r8, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001946:	6883      	ldr	r3, [r0, #8]
 8001948:	0799      	lsls	r1, r3, #30
 800194a:	d5fc      	bpl.n	8001946 <SD_disk_read+0x16a>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800194c:	2364      	movs	r3, #100	; 0x64
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	4629      	mov	r1, r5
 8001952:	2301      	movs	r3, #1
 8001954:	4638      	mov	r0, r7
 8001956:	9205      	str	r2, [sp, #20]
 8001958:	f003 fbd0 	bl	80050fc <HAL_SPI_TransmitReceive>
			} while (--count);
 800195c:	9b03      	ldr	r3, [sp, #12]
 800195e:	9a05      	ldr	r2, [sp, #20]
 8001960:	3b01      	subs	r3, #1
 8001962:	9303      	str	r3, [sp, #12]
 8001964:	f47f af6b 	bne.w	800183e <SD_disk_read+0x62>
 8001968:	462c      	mov	r4, r5
 800196a:	4615      	mov	r5, r2
 800196c:	e786      	b.n	800187c <SD_disk_read+0xa0>
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 800196e:	2051      	movs	r0, #81	; 0x51
 8001970:	f7ff fd5c 	bl	800142c <SD_SendCmd>
 8001974:	9004      	str	r0, [sp, #16]
 8001976:	b138      	cbz	r0, 8001988 <SD_disk_read+0x1ac>
 8001978:	4e3b      	ldr	r6, [pc, #236]	; (8001a68 <SD_disk_read+0x28c>)
 800197a:	f10d 051f 	add.w	r5, sp, #31
 800197e:	f10d 041e 	add.w	r4, sp, #30
 8001982:	2301      	movs	r3, #1
 8001984:	9304      	str	r3, [sp, #16]
 8001986:	e78a      	b.n	800189e <SD_disk_read+0xc2>
	Timer1 = 200;
 8001988:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 8001a6c <SD_disk_read+0x290>
 800198c:	4e36      	ldr	r6, [pc, #216]	; (8001a68 <SD_disk_read+0x28c>)
 800198e:	23c8      	movs	r3, #200	; 0xc8
 8001990:	f8ab 3000 	strh.w	r3, [fp]
 8001994:	f10d 051f 	add.w	r5, sp, #31
 8001998:	f10d 041e 	add.w	r4, sp, #30
	dummy = 0xFF;
 800199c:	f04f 08ff 	mov.w	r8, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80019a0:	f04f 0964 	mov.w	r9, #100	; 0x64
 80019a4:	4637      	mov	r7, r6
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80019a6:	6832      	ldr	r2, [r6, #0]
	dummy = 0xFF;
 80019a8:	f88d 801e 	strb.w	r8, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80019ac:	6893      	ldr	r3, [r2, #8]
 80019ae:	0799      	lsls	r1, r3, #30
 80019b0:	d5fc      	bpl.n	80019ac <SD_disk_read+0x1d0>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80019b2:	2301      	movs	r3, #1
 80019b4:	f8cd 9000 	str.w	r9, [sp]
 80019b8:	462a      	mov	r2, r5
 80019ba:	4621      	mov	r1, r4
 80019bc:	4638      	mov	r0, r7
 80019be:	f003 fb9d 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 80019c2:	f89d 301f 	ldrb.w	r3, [sp, #31]
	} while((token == 0xFF) && Timer1);
 80019c6:	2bff      	cmp	r3, #255	; 0xff
 80019c8:	d109      	bne.n	80019de <SD_disk_read+0x202>
 80019ca:	f8bb 3000 	ldrh.w	r3, [fp]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1e9      	bne.n	80019a6 <SD_disk_read+0x1ca>
 80019d2:	e7d6      	b.n	8001982 <SD_disk_read+0x1a6>
 80019d4:	2301      	movs	r3, #1
 80019d6:	462c      	mov	r4, r5
 80019d8:	9304      	str	r3, [sp, #16]
 80019da:	464d      	mov	r5, r9
 80019dc:	e74e      	b.n	800187c <SD_disk_read+0xa0>
	if(token != 0xFE) return FALSE;
 80019de:	2bfe      	cmp	r3, #254	; 0xfe
 80019e0:	d1cf      	bne.n	8001982 <SD_disk_read+0x1a6>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80019e2:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8001a68 <SD_disk_read+0x28c>
 80019e6:	f10a 37ff 	add.w	r7, sl, #4294967295
	dummy = 0xFF;
 80019ea:	f04f 08ff 	mov.w	r8, #255	; 0xff
 80019ee:	f50a 7a00 	add.w	sl, sl, #512	; 0x200
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80019f2:	f04f 0b64 	mov.w	fp, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80019f6:	6830      	ldr	r0, [r6, #0]
	dummy = 0xFF;
 80019f8:	f88d 801e 	strb.w	r8, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80019fc:	6883      	ldr	r3, [r0, #8]
 80019fe:	079b      	lsls	r3, r3, #30
 8001a00:	d5fc      	bpl.n	80019fc <SD_disk_read+0x220>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001a02:	2301      	movs	r3, #1
 8001a04:	f8cd b000 	str.w	fp, [sp]
 8001a08:	462a      	mov	r2, r5
 8001a0a:	4621      	mov	r1, r4
 8001a0c:	4648      	mov	r0, r9
 8001a0e:	f003 fb75 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001a12:	f89d 301f 	ldrb.w	r3, [sp, #31]
	*buff = SPI_RxByte();
 8001a16:	f807 3f01 	strb.w	r3, [r7, #1]!
	} while(len--);
 8001a1a:	4557      	cmp	r7, sl
 8001a1c:	d1eb      	bne.n	80019f6 <SD_disk_read+0x21a>
	dummy = 0xFF;
 8001a1e:	23ff      	movs	r3, #255	; 0xff
 8001a20:	f88d 301e 	strb.w	r3, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001a24:	6833      	ldr	r3, [r6, #0]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	0797      	lsls	r7, r2, #30
 8001a2a:	d5fc      	bpl.n	8001a26 <SD_disk_read+0x24a>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001a2c:	2364      	movs	r3, #100	; 0x64
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	480d      	ldr	r0, [pc, #52]	; (8001a68 <SD_disk_read+0x28c>)
 8001a32:	2301      	movs	r3, #1
 8001a34:	462a      	mov	r2, r5
 8001a36:	4621      	mov	r1, r4
 8001a38:	f003 fb60 	bl	80050fc <HAL_SPI_TransmitReceive>
	dummy = 0xFF;
 8001a3c:	23ff      	movs	r3, #255	; 0xff
 8001a3e:	f88d 301e 	strb.w	r3, [sp, #30]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001a42:	6833      	ldr	r3, [r6, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	0790      	lsls	r0, r2, #30
 8001a48:	d5fc      	bpl.n	8001a44 <SD_disk_read+0x268>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001a4a:	2364      	movs	r3, #100	; 0x64
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	462a      	mov	r2, r5
 8001a50:	2301      	movs	r3, #1
 8001a52:	4621      	mov	r1, r4
 8001a54:	4804      	ldr	r0, [pc, #16]	; (8001a68 <SD_disk_read+0x28c>)
 8001a56:	f003 fb51 	bl	80050fc <HAL_SPI_TransmitReceive>
	return TRUE;
 8001a5a:	e720      	b.n	800189e <SD_disk_read+0xc2>
 8001a5c:	20000000 	.word	0x20000000
 8001a60:	2000021c 	.word	0x2000021c
 8001a64:	40020800 	.word	0x40020800
 8001a68:	20002d64 	.word	0x20002d64
 8001a6c:	2000021e 	.word	0x2000021e

08001a70 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a74:	b087      	sub	sp, #28
 8001a76:	e9cd 3102 	strd	r3, r1, [sp, #8]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001a7a:	2800      	cmp	r0, #0
 8001a7c:	d16c      	bne.n	8001b58 <SD_disk_write+0xe8>
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d06a      	beq.n	8001b58 <SD_disk_write+0xe8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001a82:	4bb3      	ldr	r3, [pc, #716]	; (8001d50 <SD_disk_write+0x2e0>)
 8001a84:	4614      	mov	r4, r2
 8001a86:	781a      	ldrb	r2, [r3, #0]
 8001a88:	07d6      	lsls	r6, r2, #31
 8001a8a:	f100 808a 	bmi.w	8001ba2 <SD_disk_write+0x132>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	075d      	lsls	r5, r3, #29
 8001a92:	f100 8101 	bmi.w	8001c98 <SD_disk_write+0x228>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001a96:	4daf      	ldr	r5, [pc, #700]	; (8001d54 <SD_disk_write+0x2e4>)
 8001a98:	782b      	ldrb	r3, [r5, #0]
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001a9a:	2200      	movs	r2, #0
	if (!(CardType & CT_SD2)) sector *= 512;
 8001a9c:	0758      	lsls	r0, r3, #29
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001a9e:	f04f 0102 	mov.w	r1, #2
 8001aa2:	48ad      	ldr	r0, [pc, #692]	; (8001d58 <SD_disk_write+0x2e8>)
	if (!(CardType & CT_SD2)) sector *= 512;
 8001aa4:	bf58      	it	pl
 8001aa6:	0264      	lslpl	r4, r4, #9
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001aa8:	f002 fa64 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001aac:	2001      	movs	r0, #1
 8001aae:	f001 fc63 	bl	8003378 <HAL_Delay>

	SELECT();

	if (count == 1)
 8001ab2:	9b02      	ldr	r3, [sp, #8]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	f000 80fd 	beq.w	8001cb4 <SD_disk_write+0x244>
			count = 0;
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8001aba:	782b      	ldrb	r3, [r5, #0]
 8001abc:	079a      	lsls	r2, r3, #30
 8001abe:	f100 80f0 	bmi.w	8001ca2 <SD_disk_write+0x232>
		{
			SD_SendCmd(CMD55, 0);
			SD_SendCmd(CMD23, count); /* ACMD23 */
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001ac2:	4621      	mov	r1, r4
 8001ac4:	2059      	movs	r0, #89	; 0x59
 8001ac6:	f7ff fcb1 	bl	800142c <SD_SendCmd>
 8001aca:	4da4      	ldr	r5, [pc, #656]	; (8001d5c <SD_disk_write+0x2ec>)
 8001acc:	2800      	cmp	r0, #0
 8001ace:	d148      	bne.n	8001b62 <SD_disk_write+0xf2>
 8001ad0:	f8df a28c 	ldr.w	sl, [pc, #652]	; 8001d60 <SD_disk_write+0x2f0>
 8001ad4:	f10d 0617 	add.w	r6, sp, #23
 8001ad8:	f10d 0716 	add.w	r7, sp, #22
	dummy = 0xFF;
 8001adc:	f04f 09ff 	mov.w	r9, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001ae0:	46a8      	mov	r8, r5
	Timer2 = 500;
 8001ae2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001ae6:	f8aa 3000 	strh.w	r3, [sl]
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001aea:	2464      	movs	r4, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001aec:	6828      	ldr	r0, [r5, #0]
	dummy = 0xFF;
 8001aee:	f88d 9016 	strb.w	r9, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001af2:	6883      	ldr	r3, [r0, #8]
 8001af4:	079b      	lsls	r3, r3, #30
 8001af6:	d5fc      	bpl.n	8001af2 <SD_disk_write+0x82>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001af8:	2301      	movs	r3, #1
 8001afa:	9400      	str	r4, [sp, #0]
 8001afc:	4632      	mov	r2, r6
 8001afe:	4639      	mov	r1, r7
 8001b00:	4640      	mov	r0, r8
 8001b02:	f003 fafb 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001b06:	f89d 3017 	ldrb.w	r3, [sp, #23]
	} while ((res != 0xFF) && Timer2);
 8001b0a:	2bff      	cmp	r3, #255	; 0xff
 8001b0c:	d04e      	beq.n	8001bac <SD_disk_write+0x13c>
 8001b0e:	f8ba 3000 	ldrh.w	r3, [sl]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d1ea      	bne.n	8001aec <SD_disk_write+0x7c>
	Timer2 = 500;
 8001b16:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001b1a:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8001d5c <SD_disk_write+0x2ec>
	Timer2 = 500;
 8001b1e:	f8aa 3000 	strh.w	r3, [sl]
	dummy = 0xFF;
 8001b22:	f04f 08ff 	mov.w	r8, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001b26:	2464      	movs	r4, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001b28:	6828      	ldr	r0, [r5, #0]
	dummy = 0xFF;
 8001b2a:	f88d 8016 	strb.w	r8, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001b2e:	6883      	ldr	r3, [r0, #8]
 8001b30:	079b      	lsls	r3, r3, #30
 8001b32:	d5fc      	bpl.n	8001b2e <SD_disk_write+0xbe>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001b34:	2301      	movs	r3, #1
 8001b36:	9400      	str	r4, [sp, #0]
 8001b38:	4632      	mov	r2, r6
 8001b3a:	4639      	mov	r1, r7
 8001b3c:	4648      	mov	r0, r9
 8001b3e:	f003 fadd 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001b42:	f89d 3017 	ldrb.w	r3, [sp, #23]
	} while ((res != 0xFF) && Timer2);
 8001b46:	2bff      	cmp	r3, #255	; 0xff
 8001b48:	f000 80bf 	beq.w	8001cca <SD_disk_write+0x25a>
 8001b4c:	f8ba 3000 	ldrh.w	r3, [sl]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d1e9      	bne.n	8001b28 <SD_disk_write+0xb8>
 8001b54:	2401      	movs	r4, #1
 8001b56:	e009      	b.n	8001b6c <SD_disk_write+0xfc>
	if (pdrv || !count) return RES_PARERR;
 8001b58:	2404      	movs	r4, #4
	/* Idle */
	DESELECT();
	SPI_RxByte();

	return count ? RES_ERROR : RES_OK;
}
 8001b5a:	4620      	mov	r0, r4
 8001b5c:	b007      	add	sp, #28
 8001b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b62:	2401      	movs	r4, #1
 8001b64:	f10d 0617 	add.w	r6, sp, #23
 8001b68:	f10d 0716 	add.w	r7, sp, #22
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	487a      	ldr	r0, [pc, #488]	; (8001d58 <SD_disk_write+0x2e8>)
 8001b70:	2102      	movs	r1, #2
 8001b72:	f002 f9ff 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001b76:	2001      	movs	r0, #1
 8001b78:	f001 fbfe 	bl	8003378 <HAL_Delay>
	dummy = 0xFF;
 8001b7c:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001b7e:	682a      	ldr	r2, [r5, #0]
	dummy = 0xFF;
 8001b80:	f88d 3016 	strb.w	r3, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001b84:	6893      	ldr	r3, [r2, #8]
 8001b86:	079b      	lsls	r3, r3, #30
 8001b88:	d5fc      	bpl.n	8001b84 <SD_disk_write+0x114>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001b8a:	2364      	movs	r3, #100	; 0x64
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	4632      	mov	r2, r6
 8001b90:	2301      	movs	r3, #1
 8001b92:	4639      	mov	r1, r7
 8001b94:	4871      	ldr	r0, [pc, #452]	; (8001d5c <SD_disk_write+0x2ec>)
 8001b96:	f003 fab1 	bl	80050fc <HAL_SPI_TransmitReceive>
}
 8001b9a:	4620      	mov	r0, r4
 8001b9c:	b007      	add	sp, #28
 8001b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001ba2:	2403      	movs	r4, #3
}
 8001ba4:	4620      	mov	r0, r4
 8001ba6:	b007      	add	sp, #28
 8001ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	SPI_TxByte(token);
 8001bac:	23fc      	movs	r3, #252	; 0xfc
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001bae:	682a      	ldr	r2, [r5, #0]
 8001bb0:	f88d 3017 	strb.w	r3, [sp, #23]
 8001bb4:	6893      	ldr	r3, [r2, #8]
 8001bb6:	0799      	lsls	r1, r3, #30
 8001bb8:	d5fc      	bpl.n	8001bb4 <SD_disk_write+0x144>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001bba:	2201      	movs	r2, #1
 8001bbc:	2364      	movs	r3, #100	; 0x64
 8001bbe:	4631      	mov	r1, r6
 8001bc0:	4640      	mov	r0, r8
 8001bc2:	f003 f949 	bl	8004e58 <HAL_SPI_Transmit>
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001bc6:	682a      	ldr	r2, [r5, #0]
 8001bc8:	6893      	ldr	r3, [r2, #8]
 8001bca:	079b      	lsls	r3, r3, #30
 8001bcc:	d5fc      	bpl.n	8001bc8 <SD_disk_write+0x158>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001bce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bd2:	9903      	ldr	r1, [sp, #12]
 8001bd4:	2364      	movs	r3, #100	; 0x64
 8001bd6:	4640      	mov	r0, r8
 8001bd8:	f003 f93e 	bl	8004e58 <HAL_SPI_Transmit>
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001bdc:	682a      	ldr	r2, [r5, #0]
	dummy = 0xFF;
 8001bde:	f88d 9016 	strb.w	r9, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001be2:	6893      	ldr	r3, [r2, #8]
 8001be4:	079c      	lsls	r4, r3, #30
 8001be6:	d5fc      	bpl.n	8001be2 <SD_disk_write+0x172>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001be8:	2364      	movs	r3, #100	; 0x64
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	4632      	mov	r2, r6
 8001bee:	2301      	movs	r3, #1
 8001bf0:	4639      	mov	r1, r7
 8001bf2:	4640      	mov	r0, r8
 8001bf4:	f003 fa82 	bl	80050fc <HAL_SPI_TransmitReceive>
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001bf8:	682a      	ldr	r2, [r5, #0]
	dummy = 0xFF;
 8001bfa:	f88d 9016 	strb.w	r9, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001bfe:	6893      	ldr	r3, [r2, #8]
 8001c00:	0798      	lsls	r0, r3, #30
 8001c02:	d5fc      	bpl.n	8001bfe <SD_disk_write+0x18e>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001c04:	f04f 0b64 	mov.w	fp, #100	; 0x64
 8001c08:	f8cd b000 	str.w	fp, [sp]
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	4632      	mov	r2, r6
 8001c10:	4639      	mov	r1, r7
 8001c12:	4640      	mov	r0, r8
 8001c14:	f003 fa72 	bl	80050fc <HAL_SPI_TransmitReceive>
		while (i <= 64)
 8001c18:	2441      	movs	r4, #65	; 0x41
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001c1a:	682a      	ldr	r2, [r5, #0]
	dummy = 0xFF;
 8001c1c:	f88d 9016 	strb.w	r9, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001c20:	6893      	ldr	r3, [r2, #8]
 8001c22:	0799      	lsls	r1, r3, #30
 8001c24:	d5fc      	bpl.n	8001c20 <SD_disk_write+0x1b0>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001c26:	2301      	movs	r3, #1
 8001c28:	f8cd b000 	str.w	fp, [sp]
 8001c2c:	4632      	mov	r2, r6
 8001c2e:	4639      	mov	r1, r7
 8001c30:	4640      	mov	r0, r8
 8001c32:	f003 fa63 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001c36:	f89d 3017 	ldrb.w	r3, [sp, #23]
			resp = SPI_RxByte();
 8001c3a:	f88d 3014 	strb.w	r3, [sp, #20]
			if ((resp & 0x1F) == 0x05) break;
 8001c3e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8001c42:	f003 031f 	and.w	r3, r3, #31
 8001c46:	2b05      	cmp	r3, #5
 8001c48:	d003      	beq.n	8001c52 <SD_disk_write+0x1e2>
		while (i <= 64)
 8001c4a:	3c01      	subs	r4, #1
 8001c4c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8001c50:	d1e3      	bne.n	8001c1a <SD_disk_write+0x1aa>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001c52:	2464      	movs	r4, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001c54:	6828      	ldr	r0, [r5, #0]
	dummy = 0xFF;
 8001c56:	f88d 9016 	strb.w	r9, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001c5a:	6883      	ldr	r3, [r0, #8]
 8001c5c:	079a      	lsls	r2, r3, #30
 8001c5e:	d5fc      	bpl.n	8001c5a <SD_disk_write+0x1ea>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001c60:	2301      	movs	r3, #1
 8001c62:	9400      	str	r4, [sp, #0]
 8001c64:	4632      	mov	r2, r6
 8001c66:	4639      	mov	r1, r7
 8001c68:	4640      	mov	r0, r8
 8001c6a:	f003 fa47 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001c6e:	f89d 3017 	ldrb.w	r3, [sp, #23]
		while (SPI_RxByte() == 0);
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d0ee      	beq.n	8001c54 <SD_disk_write+0x1e4>
	if ((resp & 0x1F) == 0x05) return TRUE;
 8001c76:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8001c7a:	f003 031f 	and.w	r3, r3, #31
 8001c7e:	2b05      	cmp	r3, #5
 8001c80:	f47f af49 	bne.w	8001b16 <SD_disk_write+0xa6>
				buff += 512;
 8001c84:	9b03      	ldr	r3, [sp, #12]
 8001c86:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001c8a:	9303      	str	r3, [sp, #12]
			} while (--count);
 8001c8c:	9b02      	ldr	r3, [sp, #8]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	9302      	str	r3, [sp, #8]
 8001c92:	f47f af26 	bne.w	8001ae2 <SD_disk_write+0x72>
 8001c96:	e73e      	b.n	8001b16 <SD_disk_write+0xa6>
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8001c98:	2402      	movs	r4, #2
}
 8001c9a:	4620      	mov	r0, r4
 8001c9c:	b007      	add	sp, #28
 8001c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			SD_SendCmd(CMD55, 0);
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	2077      	movs	r0, #119	; 0x77
 8001ca6:	f7ff fbc1 	bl	800142c <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8001caa:	9902      	ldr	r1, [sp, #8]
 8001cac:	2057      	movs	r0, #87	; 0x57
 8001cae:	f7ff fbbd 	bl	800142c <SD_SendCmd>
 8001cb2:	e706      	b.n	8001ac2 <SD_disk_write+0x52>
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001cb4:	4621      	mov	r1, r4
 8001cb6:	2058      	movs	r0, #88	; 0x58
 8001cb8:	f7ff fbb8 	bl	800142c <SD_SendCmd>
 8001cbc:	b308      	cbz	r0, 8001d02 <SD_disk_write+0x292>
 8001cbe:	4d27      	ldr	r5, [pc, #156]	; (8001d5c <SD_disk_write+0x2ec>)
 8001cc0:	f10d 0617 	add.w	r6, sp, #23
 8001cc4:	f10d 0716 	add.w	r7, sp, #22
 8001cc8:	e744      	b.n	8001b54 <SD_disk_write+0xe4>
	SPI_TxByte(token);
 8001cca:	23fd      	movs	r3, #253	; 0xfd
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001ccc:	682a      	ldr	r2, [r5, #0]
 8001cce:	f88d 3017 	strb.w	r3, [sp, #23]
 8001cd2:	6893      	ldr	r3, [r2, #8]
 8001cd4:	0799      	lsls	r1, r3, #30
 8001cd6:	d5fc      	bpl.n	8001cd2 <SD_disk_write+0x262>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001cd8:	2364      	movs	r3, #100	; 0x64
 8001cda:	4820      	ldr	r0, [pc, #128]	; (8001d5c <SD_disk_write+0x2ec>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	4631      	mov	r1, r6
 8001ce0:	f003 f8ba 	bl	8004e58 <HAL_SPI_Transmit>
		resp = 0x05;
 8001ce4:	2305      	movs	r3, #5
 8001ce6:	f88d 3015 	strb.w	r3, [sp, #21]
	if ((resp & 0x1F) == 0x05) return TRUE;
 8001cea:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8001cee:	f003 031f 	and.w	r3, r3, #31
 8001cf2:	2b05      	cmp	r3, #5
 8001cf4:	f47f af2e 	bne.w	8001b54 <SD_disk_write+0xe4>
	return count ? RES_ERROR : RES_OK;
 8001cf8:	9b02      	ldr	r3, [sp, #8]
 8001cfa:	1e1c      	subs	r4, r3, #0
 8001cfc:	bf18      	it	ne
 8001cfe:	2401      	movne	r4, #1
 8001d00:	e734      	b.n	8001b6c <SD_disk_write+0xfc>
	Timer2 = 500;
 8001d02:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8001d60 <SD_disk_write+0x2f0>
 8001d06:	4d15      	ldr	r5, [pc, #84]	; (8001d5c <SD_disk_write+0x2ec>)
 8001d08:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d0c:	f8aa 3000 	strh.w	r3, [sl]
 8001d10:	f10d 0617 	add.w	r6, sp, #23
 8001d14:	f10d 0716 	add.w	r7, sp, #22
	dummy = 0xFF;
 8001d18:	f04f 09ff 	mov.w	r9, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001d1c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001d20:	462c      	mov	r4, r5
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001d22:	6828      	ldr	r0, [r5, #0]
	dummy = 0xFF;
 8001d24:	f88d 9016 	strb.w	r9, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001d28:	6883      	ldr	r3, [r0, #8]
 8001d2a:	0799      	lsls	r1, r3, #30
 8001d2c:	d5fc      	bpl.n	8001d28 <SD_disk_write+0x2b8>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001d2e:	2301      	movs	r3, #1
 8001d30:	f8cd 8000 	str.w	r8, [sp]
 8001d34:	4632      	mov	r2, r6
 8001d36:	4639      	mov	r1, r7
 8001d38:	4620      	mov	r0, r4
 8001d3a:	f003 f9df 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001d3e:	f89d 3017 	ldrb.w	r3, [sp, #23]
	} while ((res != 0xFF) && Timer2);
 8001d42:	2bff      	cmp	r3, #255	; 0xff
 8001d44:	d00e      	beq.n	8001d64 <SD_disk_write+0x2f4>
 8001d46:	f8ba 3000 	ldrh.w	r3, [sl]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d1e9      	bne.n	8001d22 <SD_disk_write+0x2b2>
 8001d4e:	e701      	b.n	8001b54 <SD_disk_write+0xe4>
 8001d50:	20000000 	.word	0x20000000
 8001d54:	2000021c 	.word	0x2000021c
 8001d58:	40020800 	.word	0x40020800
 8001d5c:	20002d64 	.word	0x20002d64
 8001d60:	20000220 	.word	0x20000220
	SPI_TxByte(token);
 8001d64:	23fe      	movs	r3, #254	; 0xfe
 8001d66:	f88d 3017 	strb.w	r3, [sp, #23]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001d6a:	682b      	ldr	r3, [r5, #0]
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	0792      	lsls	r2, r2, #30
 8001d70:	d5fc      	bpl.n	8001d6c <SD_disk_write+0x2fc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001d72:	2364      	movs	r3, #100	; 0x64
 8001d74:	4837      	ldr	r0, [pc, #220]	; (8001e54 <SD_disk_write+0x3e4>)
 8001d76:	2201      	movs	r2, #1
 8001d78:	4631      	mov	r1, r6
 8001d7a:	f003 f86d 	bl	8004e58 <HAL_SPI_Transmit>
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001d7e:	682b      	ldr	r3, [r5, #0]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	0794      	lsls	r4, r2, #30
 8001d84:	d5fc      	bpl.n	8001d80 <SD_disk_write+0x310>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001d86:	2364      	movs	r3, #100	; 0x64
 8001d88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d8c:	9903      	ldr	r1, [sp, #12]
 8001d8e:	4831      	ldr	r0, [pc, #196]	; (8001e54 <SD_disk_write+0x3e4>)
 8001d90:	f003 f862 	bl	8004e58 <HAL_SPI_Transmit>
	dummy = 0xFF;
 8001d94:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001d96:	682a      	ldr	r2, [r5, #0]
	dummy = 0xFF;
 8001d98:	f88d 3016 	strb.w	r3, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001d9c:	6893      	ldr	r3, [r2, #8]
 8001d9e:	0798      	lsls	r0, r3, #30
 8001da0:	d5fc      	bpl.n	8001d9c <SD_disk_write+0x32c>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001da2:	2364      	movs	r3, #100	; 0x64
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	4632      	mov	r2, r6
 8001da8:	2301      	movs	r3, #1
 8001daa:	482a      	ldr	r0, [pc, #168]	; (8001e54 <SD_disk_write+0x3e4>)
 8001dac:	4639      	mov	r1, r7
 8001dae:	f003 f9a5 	bl	80050fc <HAL_SPI_TransmitReceive>
	dummy = 0xFF;
 8001db2:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001db4:	682a      	ldr	r2, [r5, #0]
	dummy = 0xFF;
 8001db6:	f88d 3016 	strb.w	r3, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001dba:	6893      	ldr	r3, [r2, #8]
 8001dbc:	0799      	lsls	r1, r3, #30
 8001dbe:	d5fc      	bpl.n	8001dba <SD_disk_write+0x34a>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001dc0:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001dc4:	4823      	ldr	r0, [pc, #140]	; (8001e54 <SD_disk_write+0x3e4>)
 8001dc6:	f8cd 8000 	str.w	r8, [sp]
 8001dca:	2301      	movs	r3, #1
 8001dcc:	4632      	mov	r2, r6
 8001dce:	4639      	mov	r1, r7
 8001dd0:	f003 f994 	bl	80050fc <HAL_SPI_TransmitReceive>
 8001dd4:	f8df a07c 	ldr.w	sl, [pc, #124]	; 8001e54 <SD_disk_write+0x3e4>
 8001dd8:	2441      	movs	r4, #65	; 0x41
	dummy = 0xFF;
 8001dda:	f04f 09ff 	mov.w	r9, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001dde:	6828      	ldr	r0, [r5, #0]
	dummy = 0xFF;
 8001de0:	f88d 9016 	strb.w	r9, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001de4:	6883      	ldr	r3, [r0, #8]
 8001de6:	079b      	lsls	r3, r3, #30
 8001de8:	d5fc      	bpl.n	8001de4 <SD_disk_write+0x374>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001dea:	2301      	movs	r3, #1
 8001dec:	f8cd 8000 	str.w	r8, [sp]
 8001df0:	4632      	mov	r2, r6
 8001df2:	4639      	mov	r1, r7
 8001df4:	4650      	mov	r0, sl
 8001df6:	f003 f981 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001dfa:	f89d 3017 	ldrb.w	r3, [sp, #23]
			resp = SPI_RxByte();
 8001dfe:	f88d 3013 	strb.w	r3, [sp, #19]
			if ((resp & 0x1F) == 0x05) break;
 8001e02:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001e06:	f003 031f 	and.w	r3, r3, #31
 8001e0a:	2b05      	cmp	r3, #5
 8001e0c:	d003      	beq.n	8001e16 <SD_disk_write+0x3a6>
		while (i <= 64)
 8001e0e:	3c01      	subs	r4, #1
 8001e10:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8001e14:	d1e3      	bne.n	8001dde <SD_disk_write+0x36e>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001e16:	4c0f      	ldr	r4, [pc, #60]	; (8001e54 <SD_disk_write+0x3e4>)
	dummy = 0xFF;
 8001e18:	f04f 09ff 	mov.w	r9, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001e1c:	f04f 0864 	mov.w	r8, #100	; 0x64
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001e20:	6828      	ldr	r0, [r5, #0]
	dummy = 0xFF;
 8001e22:	f88d 9016 	strb.w	r9, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001e26:	6883      	ldr	r3, [r0, #8]
 8001e28:	0799      	lsls	r1, r3, #30
 8001e2a:	d5fc      	bpl.n	8001e26 <SD_disk_write+0x3b6>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	f8cd 8000 	str.w	r8, [sp]
 8001e32:	4632      	mov	r2, r6
 8001e34:	4639      	mov	r1, r7
 8001e36:	4620      	mov	r0, r4
 8001e38:	f003 f960 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001e3c:	f89d 3017 	ldrb.w	r3, [sp, #23]
		while (SPI_RxByte() == 0);
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0ed      	beq.n	8001e20 <SD_disk_write+0x3b0>
	if ((resp & 0x1F) == 0x05) return TRUE;
 8001e44:	f89d 4013 	ldrb.w	r4, [sp, #19]
 8001e48:	f004 041f 	and.w	r4, r4, #31
	return count ? RES_ERROR : RES_OK;
 8001e4c:	3c05      	subs	r4, #5
 8001e4e:	bf18      	it	ne
 8001e50:	2401      	movne	r4, #1
 8001e52:	e68b      	b.n	8001b6c <SD_disk_write+0xfc>
 8001e54:	20002d64 	.word	0x20002d64

08001e58 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e5c:	b08b      	sub	sp, #44	; 0x2c
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8001e5e:	bb08      	cbnz	r0, 8001ea4 <SD_disk_ioctl+0x4c>
	res = RES_ERROR;

	if (ctrl == CTRL_POWER)
 8001e60:	2905      	cmp	r1, #5
 8001e62:	460d      	mov	r5, r1
 8001e64:	4617      	mov	r7, r2
 8001e66:	d017      	beq.n	8001e98 <SD_disk_ioctl+0x40>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001e68:	4b86      	ldr	r3, [pc, #536]	; (8002084 <SD_disk_ioctl+0x22c>)
 8001e6a:	781c      	ldrb	r4, [r3, #0]
 8001e6c:	f014 0401 	ands.w	r4, r4, #1
 8001e70:	d11d      	bne.n	8001eae <SD_disk_ioctl+0x56>
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001e72:	4885      	ldr	r0, [pc, #532]	; (8002088 <SD_disk_ioctl+0x230>)
 8001e74:	4622      	mov	r2, r4
 8001e76:	2102      	movs	r1, #2
 8001e78:	f002 f87c 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	f001 fa7b 	bl	8003378 <HAL_Delay>

		SELECT();

		switch (ctrl)
 8001e82:	2d0d      	cmp	r5, #13
 8001e84:	d818      	bhi.n	8001eb8 <SD_disk_ioctl+0x60>
 8001e86:	e8df f005 	tbb	[pc, r5]
 8001e8a:	7550      	.short	0x7550
 8001e8c:	17171791 	.word	0x17171791
 8001e90:	17171717 	.word	0x17171717
 8001e94:	45988017 	.word	0x45988017
		switch (*ptr)
 8001e98:	7814      	ldrb	r4, [r2, #0]
 8001e9a:	2c01      	cmp	r4, #1
 8001e9c:	d034      	beq.n	8001f08 <SD_disk_ioctl+0xb0>
 8001e9e:	2c02      	cmp	r4, #2
 8001ea0:	d02d      	beq.n	8001efe <SD_disk_ioctl+0xa6>
 8001ea2:	b34c      	cbz	r4, 8001ef8 <SD_disk_ioctl+0xa0>
 8001ea4:	2404      	movs	r4, #4
		DESELECT();
		SPI_RxByte();
	}

	return res;
}
 8001ea6:	4620      	mov	r0, r4
 8001ea8:	b00b      	add	sp, #44	; 0x2c
 8001eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001eae:	2403      	movs	r4, #3
}
 8001eb0:	4620      	mov	r0, r4
 8001eb2:	b00b      	add	sp, #44	; 0x2c
 8001eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001eb8:	4e74      	ldr	r6, [pc, #464]	; (800208c <SD_disk_ioctl+0x234>)
		switch (ctrl)
 8001eba:	2404      	movs	r4, #4
 8001ebc:	f10d 0717 	add.w	r7, sp, #23
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	4871      	ldr	r0, [pc, #452]	; (8002088 <SD_disk_ioctl+0x230>)
 8001ec4:	2102      	movs	r1, #2
 8001ec6:	f002 f855 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001eca:	2001      	movs	r0, #1
 8001ecc:	f001 fa54 	bl	8003378 <HAL_Delay>
	dummy = 0xFF;
 8001ed0:	23ff      	movs	r3, #255	; 0xff
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001ed2:	6832      	ldr	r2, [r6, #0]
	dummy = 0xFF;
 8001ed4:	f88d 3016 	strb.w	r3, [sp, #22]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001ed8:	6893      	ldr	r3, [r2, #8]
 8001eda:	079b      	lsls	r3, r3, #30
 8001edc:	d5fc      	bpl.n	8001ed8 <SD_disk_ioctl+0x80>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001ede:	2364      	movs	r3, #100	; 0x64
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	463a      	mov	r2, r7
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	f10d 0116 	add.w	r1, sp, #22
 8001eea:	4868      	ldr	r0, [pc, #416]	; (800208c <SD_disk_ioctl+0x234>)
 8001eec:	f003 f906 	bl	80050fc <HAL_SPI_TransmitReceive>
}
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	b00b      	add	sp, #44	; 0x2c
 8001ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	PowerFlag = 0;
 8001ef8:	4b65      	ldr	r3, [pc, #404]	; (8002090 <SD_disk_ioctl+0x238>)
 8001efa:	701c      	strb	r4, [r3, #0]
			break;
 8001efc:	e7d3      	b.n	8001ea6 <SD_disk_ioctl+0x4e>
	return PowerFlag;
 8001efe:	4b64      	ldr	r3, [pc, #400]	; (8002090 <SD_disk_ioctl+0x238>)
			*(ptr + 1) = SD_CheckPower();
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	7053      	strb	r3, [r2, #1]
			res = RES_OK;		/* Power Check */
 8001f04:	4604      	mov	r4, r0
			break;
 8001f06:	e7ce      	b.n	8001ea6 <SD_disk_ioctl+0x4e>
 8001f08:	9003      	str	r0, [sp, #12]
			SD_PowerOn();		/* Power On */
 8001f0a:	f7ff f9af 	bl	800126c <SD_PowerOn>
			res = RES_OK;
 8001f0e:	9803      	ldr	r0, [sp, #12]
 8001f10:	4604      	mov	r4, r0
			break;
 8001f12:	e7c8      	b.n	8001ea6 <SD_disk_ioctl+0x4e>
			if (SD_SendCmd(CMD58, 0) == 0)
 8001f14:	2100      	movs	r1, #0
 8001f16:	207a      	movs	r0, #122	; 0x7a
 8001f18:	f7ff fa88 	bl	800142c <SD_SendCmd>
 8001f1c:	4e5b      	ldr	r6, [pc, #364]	; (800208c <SD_disk_ioctl+0x234>)
 8001f1e:	2800      	cmp	r0, #0
 8001f20:	d054      	beq.n	8001fcc <SD_disk_ioctl+0x174>
 8001f22:	f10d 0717 	add.w	r7, sp, #23
			res = RES_PARERR;
 8001f26:	2404      	movs	r4, #4
 8001f28:	e7ca      	b.n	8001ec0 <SD_disk_ioctl+0x68>
	Timer2 = 500;
 8001f2a:	4c5a      	ldr	r4, [pc, #360]	; (8002094 <SD_disk_ioctl+0x23c>)
 8001f2c:	4e57      	ldr	r6, [pc, #348]	; (800208c <SD_disk_ioctl+0x234>)
 8001f2e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f32:	8023      	strh	r3, [r4, #0]
 8001f34:	f10d 0b18 	add.w	fp, sp, #24
 8001f38:	f10d 0717 	add.w	r7, sp, #23
	dummy = 0xFF;
 8001f3c:	f04f 0aff 	mov.w	sl, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001f40:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001f44:	46b0      	mov	r8, r6
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001f46:	6832      	ldr	r2, [r6, #0]
	dummy = 0xFF;
 8001f48:	f88d a017 	strb.w	sl, [sp, #23]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001f4c:	6893      	ldr	r3, [r2, #8]
 8001f4e:	0798      	lsls	r0, r3, #30
 8001f50:	d5fc      	bpl.n	8001f4c <SD_disk_ioctl+0xf4>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001f52:	2301      	movs	r3, #1
 8001f54:	f8cd 9000 	str.w	r9, [sp]
 8001f58:	465a      	mov	r2, fp
 8001f5a:	4639      	mov	r1, r7
 8001f5c:	4640      	mov	r0, r8
 8001f5e:	f003 f8cd 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001f62:	f89d 3018 	ldrb.w	r3, [sp, #24]
	} while ((res != 0xFF) && Timer2);
 8001f66:	2bff      	cmp	r3, #255	; 0xff
 8001f68:	d02e      	beq.n	8001fc8 <SD_disk_ioctl+0x170>
 8001f6a:	8823      	ldrh	r3, [r4, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1ea      	bne.n	8001f46 <SD_disk_ioctl+0xee>
	res = RES_ERROR;
 8001f70:	2401      	movs	r4, #1
 8001f72:	e7a5      	b.n	8001ec0 <SD_disk_ioctl+0x68>
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001f74:	2100      	movs	r1, #0
 8001f76:	2049      	movs	r0, #73	; 0x49
 8001f78:	f7ff fa58 	bl	800142c <SD_SendCmd>
 8001f7c:	4604      	mov	r4, r0
 8001f7e:	2800      	cmp	r0, #0
 8001f80:	d044      	beq.n	800200c <SD_disk_ioctl+0x1b4>
 8001f82:	4e42      	ldr	r6, [pc, #264]	; (800208c <SD_disk_ioctl+0x234>)
 8001f84:	f10d 0717 	add.w	r7, sp, #23
 8001f88:	e7f2      	b.n	8001f70 <SD_disk_ioctl+0x118>
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	2049      	movs	r0, #73	; 0x49
 8001f8e:	f7ff fa4d 	bl	800142c <SD_SendCmd>
 8001f92:	2800      	cmp	r0, #0
 8001f94:	d1f5      	bne.n	8001f82 <SD_disk_ioctl+0x12a>
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001f96:	4638      	mov	r0, r7
 8001f98:	2110      	movs	r1, #16
 8001f9a:	f7ff f9d9 	bl	8001350 <SD_RxDataBlock>
	res = RES_ERROR;
 8001f9e:	fab0 f480 	clz	r4, r0
 8001fa2:	4e3a      	ldr	r6, [pc, #232]	; (800208c <SD_disk_ioctl+0x234>)
 8001fa4:	0964      	lsrs	r4, r4, #5
 8001fa6:	f10d 0717 	add.w	r7, sp, #23
 8001faa:	e789      	b.n	8001ec0 <SD_disk_ioctl+0x68>
			*(WORD*) buff = 512;
 8001fac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb0:	803b      	strh	r3, [r7, #0]
			break;
 8001fb2:	4e36      	ldr	r6, [pc, #216]	; (800208c <SD_disk_ioctl+0x234>)
 8001fb4:	f10d 0717 	add.w	r7, sp, #23
 8001fb8:	e782      	b.n	8001ec0 <SD_disk_ioctl+0x68>
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001fba:	2100      	movs	r1, #0
 8001fbc:	204a      	movs	r0, #74	; 0x4a
 8001fbe:	f7ff fa35 	bl	800142c <SD_SendCmd>
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	d1dd      	bne.n	8001f82 <SD_disk_ioctl+0x12a>
 8001fc6:	e7e6      	b.n	8001f96 <SD_disk_ioctl+0x13e>
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001fc8:	462c      	mov	r4, r5
 8001fca:	e779      	b.n	8001ec0 <SD_disk_ioctl+0x68>
 8001fcc:	1e7d      	subs	r5, r7, #1
 8001fce:	1cfc      	adds	r4, r7, #3
 8001fd0:	f10d 0b18 	add.w	fp, sp, #24
 8001fd4:	f10d 0717 	add.w	r7, sp, #23
	dummy = 0xFF;
 8001fd8:	f04f 0aff 	mov.w	sl, #255	; 0xff
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001fdc:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001fe0:	46b0      	mov	r8, r6
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001fe2:	6832      	ldr	r2, [r6, #0]
	dummy = 0xFF;
 8001fe4:	f88d a017 	strb.w	sl, [sp, #23]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001fe8:	6893      	ldr	r3, [r2, #8]
 8001fea:	0799      	lsls	r1, r3, #30
 8001fec:	d5fc      	bpl.n	8001fe8 <SD_disk_ioctl+0x190>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001fee:	2301      	movs	r3, #1
 8001ff0:	f8cd 9000 	str.w	r9, [sp]
 8001ff4:	465a      	mov	r2, fp
 8001ff6:	4639      	mov	r1, r7
 8001ff8:	4640      	mov	r0, r8
 8001ffa:	f003 f87f 	bl	80050fc <HAL_SPI_TransmitReceive>
	return data;
 8001ffe:	f89d 3018 	ldrb.w	r3, [sp, #24]
					*ptr++ = SPI_RxByte();
 8002002:	f805 3f01 	strb.w	r3, [r5, #1]!
				for (n = 0; n < 4; n++)
 8002006:	42ac      	cmp	r4, r5
 8002008:	d1eb      	bne.n	8001fe2 <SD_disk_ioctl+0x18a>
 800200a:	e78c      	b.n	8001f26 <SD_disk_ioctl+0xce>
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 800200c:	2110      	movs	r1, #16
 800200e:	a806      	add	r0, sp, #24
 8002010:	f7ff f99e 	bl	8001350 <SD_RxDataBlock>
 8002014:	2800      	cmp	r0, #0
 8002016:	d0b4      	beq.n	8001f82 <SD_disk_ioctl+0x12a>
				if ((csd[0] >> 6) == 1)
 8002018:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800201c:	099b      	lsrs	r3, r3, #6
 800201e:	2b01      	cmp	r3, #1
 8002020:	d022      	beq.n	8002068 <SD_disk_ioctl+0x210>
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002022:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8002026:	f89d 1020 	ldrb.w	r1, [sp, #32]
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800202a:	f89d 201d 	ldrb.w	r2, [sp, #29]
 800202e:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
 8002032:	4e16      	ldr	r6, [pc, #88]	; (800208c <SD_disk_ioctl+0x234>)
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	eb03 1391 	add.w	r3, r3, r1, lsr #6
 800203a:	f89d 101e 	ldrb.w	r1, [sp, #30]
 800203e:	0289      	lsls	r1, r1, #10
 8002040:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 8002044:	3301      	adds	r3, #1
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8002046:	440b      	add	r3, r1
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002048:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
 800204c:	f002 020f 	and.w	r2, r2, #15
 8002050:	0049      	lsls	r1, r1, #1
 8002052:	f001 0106 	and.w	r1, r1, #6
 8002056:	eb02 12d0 	add.w	r2, r2, r0, lsr #7
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800205a:	440a      	add	r2, r1
 800205c:	3a07      	subs	r2, #7
 800205e:	4093      	lsls	r3, r2
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	f10d 0717 	add.w	r7, sp, #23
 8002066:	e72b      	b.n	8001ec0 <SD_disk_ioctl+0x68>
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8002068:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 800206c:	f89d 2020 	ldrb.w	r2, [sp, #32]
 8002070:	4e06      	ldr	r6, [pc, #24]	; (800208c <SD_disk_ioctl+0x234>)
 8002072:	3301      	adds	r3, #1
 8002074:	eb03 2302 	add.w	r3, r3, r2, lsl #8
					*(DWORD*) buff = (DWORD) csize << 10;
 8002078:	b29b      	uxth	r3, r3
 800207a:	029b      	lsls	r3, r3, #10
 800207c:	603b      	str	r3, [r7, #0]
 800207e:	f10d 0717 	add.w	r7, sp, #23
 8002082:	e71d      	b.n	8001ec0 <SD_disk_ioctl+0x68>
 8002084:	20000000 	.word	0x20000000
 8002088:	40020800 	.word	0x40020800
 800208c:	20002d64 	.word	0x20002d64
 8002090:	2000021d 	.word	0x2000021d
 8002094:	20000220 	.word	0x20000220

08002098 <Headlamp_Init>:
#include "main.h"

int headlamp_on = 0;

void Headlamp_Init() {
	HAL_GPIO_WritePin(HEADLAMP_OUT_GPIO_Port, HEADLAMP_OUT_Pin, GPIO_PIN_SET);
 8002098:	2201      	movs	r2, #1
 800209a:	4802      	ldr	r0, [pc, #8]	; (80020a4 <Headlamp_Init+0xc>)
 800209c:	4611      	mov	r1, r2
 800209e:	f001 bf69 	b.w	8003f74 <HAL_GPIO_WritePin>
 80020a2:	bf00      	nop
 80020a4:	40020800 	.word	0x40020800

080020a8 <HAL_TIM_PeriodElapsedCallback>:
	return 0;
}

/* INTERRUPT CALLBACKS */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
	if (htim == audio.htim) {
 80020a8:	4b19      	ldr	r3, [pc, #100]	; (8002110 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	4282      	cmp	r2, r0
 80020ae:	d019      	beq.n	80020e4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		audio_callback(&audio);
	}
	else if (htim == &DISTANCE_SENSOR_TIMER) {
 80020b0:	4b18      	ldr	r3, [pc, #96]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80020b2:	4298      	cmp	r0, r3
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 80020b4:	b510      	push	{r4, lr}
 80020b6:	4604      	mov	r4, r0
	else if (htim == &DISTANCE_SENSOR_TIMER) {
 80020b8:	d017      	beq.n	80020ea <HAL_TIM_PeriodElapsedCallback+0x42>
		update_readings_async(&distance_sensor_array);
	} else if (htim == &CAMERA_CAPTURE_TIMER) {
 80020ba:	4b17      	ldr	r3, [pc, #92]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80020bc:	4298      	cmp	r0, r3
 80020be:	d006      	beq.n	80020ce <HAL_TIM_PeriodElapsedCallback+0x26>
		capture_flag = 1;
	} else if (htim == HEADLAMP_TIMER) {
 80020c0:	4b16      	ldr	r3, [pc, #88]	; (800211c <HAL_TIM_PeriodElapsedCallback+0x74>)
 80020c2:	4298      	cmp	r0, r3
 80020c4:	d019      	beq.n	80020fa <HAL_TIM_PeriodElapsedCallback+0x52>
		HAL_GPIO_WritePin(HEADLAMP_OUT_GPIO_Port, HEADLAMP_OUT_Pin, GPIO_PIN_SET);
		HAL_TIM_Base_Stop_IT(HEADLAMP_TIMER);
	} else if (htim == FILE_TIMER) {
 80020c6:	4b16      	ldr	r3, [pc, #88]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80020c8:	4298      	cmp	r0, r3
 80020ca:	d004      	beq.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0x2e>
		XBee_Transmit_File();
		HAL_TIM_Base_Stop_IT(FILE_TIMER);
	}
}
 80020cc:	bd10      	pop	{r4, pc}
		capture_flag = 1;
 80020ce:	4b15      	ldr	r3, [pc, #84]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	601a      	str	r2, [r3, #0]
}
 80020d4:	bd10      	pop	{r4, pc}
		XBee_Transmit_File();
 80020d6:	f000 ff35 	bl	8002f44 <XBee_Transmit_File>
		HAL_TIM_Base_Stop_IT(FILE_TIMER);
 80020da:	4620      	mov	r0, r4
}
 80020dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_Base_Stop_IT(FILE_TIMER);
 80020e0:	f003 ba0c 	b.w	80054fc <HAL_TIM_Base_Stop_IT>
		audio_callback(&audio);
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe bef5 	b.w	8000ed4 <audio_callback>
	ADC_HandleTypeDef* hadc;
	uint32_t readings[3];
} distance_sensor_array_t;

void update_readings_async(distance_sensor_array_t* ds) {
	HAL_ADC_Start_DMA(ds->hadc, ds->readings, 3);
 80020ea:	490f      	ldr	r1, [pc, #60]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0x80>)
}
 80020ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020f0:	f851 0b04 	ldr.w	r0, [r1], #4
 80020f4:	2203      	movs	r2, #3
 80020f6:	f001 ba11 	b.w	800351c <HAL_ADC_Start_DMA>
		HAL_GPIO_WritePin(HEADLAMP_OUT_GPIO_Port, HEADLAMP_OUT_Pin, GPIO_PIN_SET);
 80020fa:	2201      	movs	r2, #1
 80020fc:	480b      	ldr	r0, [pc, #44]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020fe:	4611      	mov	r1, r2
 8002100:	f001 ff38 	bl	8003f74 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop_IT(HEADLAMP_TIMER);
 8002104:	4620      	mov	r0, r4
}
 8002106:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_Base_Stop_IT(HEADLAMP_TIMER);
 800210a:	f003 b9f7 	b.w	80054fc <HAL_TIM_Base_Stop_IT>
 800210e:	bf00      	nop
 8002110:	20000224 	.word	0x20000224
 8002114:	20002eec 	.word	0x20002eec
 8002118:	20002ea4 	.word	0x20002ea4
 800211c:	20002e14 	.word	0x20002e14
 8002120:	20002e5c 	.word	0x20002e5c
 8002124:	20000a80 	.word	0x20000a80
 8002128:	20000acc 	.word	0x20000acc
 800212c:	40020800 	.word	0x40020800

08002130 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	// TODO: remove, this is just for testing
	if (GPIO_Pin == 0x2000) {
 8002130:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002134:	b508      	push	{r3, lr}
	if (GPIO_Pin == 0x2000) {
 8002136:	d005      	beq.n	8002144 <HAL_GPIO_EXTI_Callback+0x14>
		printf("Save requested\r\n");
		save_requested = 1;
	} else if (GPIO_Pin & (1 << 8) && input_connected) {
 8002138:	05c3      	lsls	r3, r0, #23
 800213a:	d502      	bpl.n	8002142 <HAL_GPIO_EXTI_Callback+0x12>
 800213c:	4b07      	ldr	r3, [pc, #28]	; (800215c <HAL_GPIO_EXTI_Callback+0x2c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	b93b      	cbnz	r3, 8002152 <HAL_GPIO_EXTI_Callback+0x22>
		Input_Resolve();
	}
}
 8002142:	bd08      	pop	{r3, pc}
		printf("Save requested\r\n");
 8002144:	4806      	ldr	r0, [pc, #24]	; (8002160 <HAL_GPIO_EXTI_Callback+0x30>)
 8002146:	f006 ff49 	bl	8008fdc <puts>
		save_requested = 1;
 800214a:	4b06      	ldr	r3, [pc, #24]	; (8002164 <HAL_GPIO_EXTI_Callback+0x34>)
 800214c:	2201      	movs	r2, #1
 800214e:	601a      	str	r2, [r3, #0]
}
 8002150:	bd08      	pop	{r3, pc}
 8002152:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Input_Resolve();
 8002156:	f7fe bf89 	b.w	800106c <Input_Resolve>
 800215a:	bf00      	nop
 800215c:	20000004 	.word	0x20000004
 8002160:	0800afe0 	.word	0x0800afe0
 8002164:	20003014 	.word	0x20003014

08002168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002168:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800216a:	2300      	movs	r3, #0
{
 800216c:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800216e:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8002172:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002176:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800217a:	e9cd 3304 	strd	r3, r3, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800217e:	4928      	ldr	r1, [pc, #160]	; (8002220 <SystemClock_Config+0xb8>)
 8002180:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002182:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002184:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002186:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002188:	4a26      	ldr	r2, [pc, #152]	; (8002224 <SystemClock_Config+0xbc>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800218a:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800218e:	6408      	str	r0, [r1, #64]	; 0x40
 8002190:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002192:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8002196:	9100      	str	r1, [sp, #0]
 8002198:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800219a:	9301      	str	r3, [sp, #4]
 800219c:	6813      	ldr	r3, [r2, #0]
 800219e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80021a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	6813      	ldr	r3, [r2, #0]
 80021aa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80021ae:	9301      	str	r3, [sp, #4]
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021b0:	2002      	movs	r0, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80021b2:	9901      	ldr	r1, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021b4:	2100      	movs	r1, #0
 80021b6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80021ba:	2010      	movs	r0, #16
 80021bc:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80021c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80021c4:	2004      	movs	r0, #4
 80021c6:	2107      	movs	r1, #7
 80021c8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021cc:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021ce:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021d0:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021d2:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021d4:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021d6:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021d8:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021da:	f002 faa5 	bl	8004728 <HAL_RCC_OscConfig>
 80021de:	b108      	cbz	r0, 80021e4 <SystemClock_Config+0x7c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021e0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80021e2:	e7fe      	b.n	80021e2 <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021e4:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8002210 <SystemClock_Config+0xa8>
 80021e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80021ec:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8002218 <SystemClock_Config+0xb0>
 80021f0:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021f2:	4621      	mov	r1, r4
 80021f4:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021f6:	ed8d 7b04 	vstr	d7, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021fa:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021fc:	f002 fcac 	bl	8004b58 <HAL_RCC_ClockConfig>
 8002200:	b108      	cbz	r0, 8002206 <SystemClock_Config+0x9e>
 8002202:	b672      	cpsid	i
	while (1)
 8002204:	e7fe      	b.n	8002204 <SystemClock_Config+0x9c>
}
 8002206:	b014      	add	sp, #80	; 0x50
 8002208:	bd10      	pop	{r4, pc}
 800220a:	bf00      	nop
 800220c:	f3af 8000 	nop.w
 8002210:	0000000f 	.word	0x0000000f
 8002214:	00000002 	.word	0x00000002
 8002218:	00000000 	.word	0x00000000
 800221c:	00001000 	.word	0x00001000
 8002220:	40023800 	.word	0x40023800
 8002224:	40007000 	.word	0x40007000

08002228 <main>:
{
 8002228:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	2500      	movs	r5, #0
{
 800222e:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 8002230:	f001 f876 	bl	8003320 <HAL_Init>
  SystemClock_Config();
 8002234:	f7ff ff98 	bl	8002168 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	e9cd 550e 	strd	r5, r5, [sp, #56]	; 0x38
 800223c:	e9cd 5510 	strd	r5, r5, [sp, #64]	; 0x40
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002240:	4eb1      	ldr	r6, [pc, #708]	; (8002508 <main+0x2e0>)
 8002242:	9503      	str	r5, [sp, #12]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	9512      	str	r5, [sp, #72]	; 0x48
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002246:	6b33      	ldr	r3, [r6, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, HEADLAMP_OUT_Pin|SD_CS_Pin|CAM_CS_Pin|AMP_ENABLE_Pin, GPIO_PIN_RESET);
 8002248:	48b0      	ldr	r0, [pc, #704]	; (800250c <main+0x2e4>)
  hi2c1.Instance = I2C1;
 800224a:	4cb1      	ldr	r4, [pc, #708]	; (8002510 <main+0x2e8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800224c:	f043 0304 	orr.w	r3, r3, #4
 8002250:	6333      	str	r3, [r6, #48]	; 0x30
 8002252:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	9303      	str	r3, [sp, #12]
 800225a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800225c:	9504      	str	r5, [sp, #16]
 800225e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002264:	6333      	str	r3, [r6, #48]	; 0x30
 8002266:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800226c:	9304      	str	r3, [sp, #16]
 800226e:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002270:	9505      	str	r5, [sp, #20]
 8002272:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002274:	f043 0301 	orr.w	r3, r3, #1
 8002278:	6333      	str	r3, [r6, #48]	; 0x30
 800227a:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	9305      	str	r3, [sp, #20]
 8002282:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002284:	9506      	str	r5, [sp, #24]
 8002286:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002288:	f043 0302 	orr.w	r3, r3, #2
 800228c:	6333      	str	r3, [r6, #48]	; 0x30
 800228e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	9306      	str	r3, [sp, #24]
 8002296:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002298:	9507      	str	r5, [sp, #28]
 800229a:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800229c:	f043 0308 	orr.w	r3, r3, #8
 80022a0:	6333      	str	r3, [r6, #48]	; 0x30
 80022a2:	6b33      	ldr	r3, [r6, #48]	; 0x30
 80022a4:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(GPIOC, HEADLAMP_OUT_Pin|SD_CS_Pin|CAM_CS_Pin|AMP_ENABLE_Pin, GPIO_PIN_RESET);
 80022a8:	2133      	movs	r1, #51	; 0x33
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022aa:	9307      	str	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, HEADLAMP_OUT_Pin|SD_CS_Pin|CAM_CS_Pin|AMP_ENABLE_Pin, GPIO_PIN_RESET);
 80022ac:	462a      	mov	r2, r5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ae:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, HEADLAMP_OUT_Pin|SD_CS_Pin|CAM_CS_Pin|AMP_ENABLE_Pin, GPIO_PIN_RESET);
 80022b0:	f001 fe60 	bl	8003f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DAC_CS_GPIO_Port, DAC_CS_Pin, GPIO_PIN_RESET);
 80022b4:	4897      	ldr	r0, [pc, #604]	; (8002514 <main+0x2ec>)
 80022b6:	462a      	mov	r2, r5
 80022b8:	2104      	movs	r1, #4
 80022ba:	f001 fe5b 	bl	8003f74 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 80022be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022c2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80022c6:	4891      	ldr	r0, [pc, #580]	; (800250c <main+0x2e4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80022ca:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = B1_Pin;
 80022cc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Pin = HEADLAMP_OUT_Pin|CAM_CS_Pin|AMP_ENABLE_Pin;
 80022d0:	f04f 0800 	mov.w	r8, #0
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80022d4:	f001 fd5c 	bl	8003d90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = HEADLAMP_OUT_Pin|CAM_CS_Pin|AMP_ENABLE_Pin;
 80022d8:	f04f 0900 	mov.w	r9, #0
 80022dc:	2231      	movs	r2, #49	; 0x31
 80022de:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022e0:	488a      	ldr	r0, [pc, #552]	; (800250c <main+0x2e4>)
 80022e2:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = HEADLAMP_OUT_Pin|CAM_CS_Pin|AMP_ENABLE_Pin;
 80022e4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80022e8:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ec:	f001 fd50 	bl	8003d90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80022f0:	2202      	movs	r2, #2
 80022f2:	2301      	movs	r3, #1
 80022f4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80022f8:	4884      	ldr	r0, [pc, #528]	; (800250c <main+0x2e4>)
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80022fa:	2201      	movs	r2, #1
 80022fc:	2300      	movs	r3, #0
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80022fe:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002300:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002304:	f001 fd44 	bl	8003d90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8002308:	f44f 7200 	mov.w	r2, #512	; 0x200
 800230c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8002310:	487e      	ldr	r0, [pc, #504]	; (800250c <main+0x2e4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8002314:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8002316:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 800231a:	f001 fd39 	bl	8003d90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DAC_CS_Pin;
 800231e:	2204      	movs	r2, #4
 8002320:	2301      	movs	r3, #1
  HAL_GPIO_Init(DAC_CS_GPIO_Port, &GPIO_InitStruct);
 8002322:	487c      	ldr	r0, [pc, #496]	; (8002514 <main+0x2ec>)
 8002324:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = DAC_CS_Pin;
 8002326:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800232a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
  HAL_GPIO_Init(DAC_CS_GPIO_Port, &GPIO_InitStruct);
 800232e:	f001 fd2f 	bl	8003d90 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BTN_INT_Pin;
 8002332:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002336:	2280      	movs	r2, #128	; 0x80
  HAL_GPIO_Init(BTN_INT_GPIO_Port, &GPIO_InitStruct);
 8002338:	4877      	ldr	r0, [pc, #476]	; (8002518 <main+0x2f0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(BTN_INT_GPIO_Port, &GPIO_InitStruct);
 800233c:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = BTN_INT_Pin;
 800233e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(BTN_INT_GPIO_Port, &GPIO_InitStruct);
 8002342:	f001 fd25 	bl	8003d90 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002346:	462a      	mov	r2, r5
 8002348:	2101      	movs	r1, #1
 800234a:	2028      	movs	r0, #40	; 0x28
 800234c:	f001 fa98 	bl	8003880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002350:	2028      	movs	r0, #40	; 0x28
 8002352:	f001 fad3 	bl	80038fc <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002356:	9502      	str	r5, [sp, #8]
 8002358:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800235a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800235e:	6333      	str	r3, [r6, #48]	; 0x30
 8002360:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002366:	462a      	mov	r2, r5
 8002368:	4629      	mov	r1, r5
  __HAL_RCC_DMA2_CLK_ENABLE();
 800236a:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800236c:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800236e:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002370:	f001 fa86 	bl	8003880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002374:	2038      	movs	r0, #56	; 0x38
 8002376:	f001 fac1 	bl	80038fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800237a:	462a      	mov	r2, r5
 800237c:	4629      	mov	r1, r5
 800237e:	203a      	movs	r0, #58	; 0x3a
 8002380:	f001 fa7e 	bl	8003880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002384:	203a      	movs	r0, #58	; 0x3a
 8002386:	f001 fab9 	bl	80038fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800238a:	462a      	mov	r2, r5
 800238c:	4629      	mov	r1, r5
 800238e:	2046      	movs	r0, #70	; 0x46
 8002390:	f001 fa76 	bl	8003880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002394:	2046      	movs	r0, #70	; 0x46
 8002396:	f001 fab1 	bl	80038fc <HAL_NVIC_EnableIRQ>
  hi2c1.Init.ClockSpeed = 100000;
 800239a:	4b60      	ldr	r3, [pc, #384]	; (800251c <main+0x2f4>)
 800239c:	4a60      	ldr	r2, [pc, #384]	; (8002520 <main+0x2f8>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800239e:	6225      	str	r5, [r4, #32]
  hi2c1.Init.ClockSpeed = 100000;
 80023a0:	e9c4 2300 	strd	r2, r3, [r4]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023a4:	4620      	mov	r0, r4
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 80023aa:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023ae:	e9c4 3504 	strd	r3, r5, [r4, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023b2:	e9c4 5506 	strd	r5, r5, [r4, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023b6:	f001 ff41 	bl	800423c <HAL_I2C_Init>
 80023ba:	b108      	cbz	r0, 80023c0 <main+0x198>
 80023bc:	b672      	cpsid	i
	while (1)
 80023be:	e7fe      	b.n	80023be <main+0x196>
  hspi2.Instance = SPI2;
 80023c0:	4b58      	ldr	r3, [pc, #352]	; (8002524 <main+0x2fc>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80023c2:	4a59      	ldr	r2, [pc, #356]	; (8002528 <main+0x300>)
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023c4:	6298      	str	r0, [r3, #40]	; 0x28
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80023c6:	e9c3 0002 	strd	r0, r0, [r3, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023ca:	e9c3 0004 	strd	r0, r0, [r3, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80023ce:	e9c3 0008 	strd	r0, r0, [r3, #32]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80023d2:	f44f 7882 	mov.w	r8, #260	; 0x104
  hspi2.Init.CRCPolynomial = 10;
 80023d6:	270a      	movs	r7, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80023d8:	f44f 7900 	mov.w	r9, #512	; 0x200
 80023dc:	2510      	movs	r5, #16
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80023de:	4618      	mov	r0, r3
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80023e0:	e9c3 2800 	strd	r2, r8, [r3]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80023e4:	e9c3 9506 	strd	r9, r5, [r3, #24]
  hspi2.Init.CRCPolynomial = 10;
 80023e8:	62df      	str	r7, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80023ea:	f002 fcd3 	bl	8004d94 <HAL_SPI_Init>
 80023ee:	b108      	cbz	r0, 80023f4 <main+0x1cc>
 80023f0:	b672      	cpsid	i
	while (1)
 80023f2:	e7fe      	b.n	80023f2 <main+0x1ca>
  huart2.Instance = USART2;
 80023f4:	4b4d      	ldr	r3, [pc, #308]	; (800252c <main+0x304>)
  huart2.Init.BaudRate = 115200;
 80023f6:	4e4e      	ldr	r6, [pc, #312]	; (8002530 <main+0x308>)
  huart2.Init.Parity = UART_PARITY_NONE;
 80023f8:	6118      	str	r0, [r3, #16]
  huart2.Init.BaudRate = 115200;
 80023fa:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023fe:	e9c3 6200 	strd	r6, r2, [r3]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002402:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002406:	e9c3 0006 	strd	r0, r0, [r3, #24]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800240a:	220c      	movs	r2, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800240c:	4618      	mov	r0, r3
  huart2.Init.Mode = UART_MODE_TX_RX;
 800240e:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002410:	f003 fbb4 	bl	8005b7c <HAL_UART_Init>
 8002414:	4606      	mov	r6, r0
 8002416:	bb30      	cbnz	r0, 8002466 <main+0x23e>
  hadc1.Instance = ADC1;
 8002418:	f8df a130 	ldr.w	sl, [pc, #304]	; 800254c <main+0x324>
  MX_FATFS_Init();
 800241c:	f004 f886 	bl	800652c <MX_FATFS_Init>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002420:	4844      	ldr	r0, [pc, #272]	; (8002534 <main+0x30c>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002422:	4a45      	ldr	r2, [pc, #276]	; (8002538 <main+0x310>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002424:	f8ca 6008 	str.w	r6, [sl, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002428:	2301      	movs	r3, #1
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800242a:	e9ca 3304 	strd	r3, r3, [sl, #16]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800242e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002432:	e9ca 0300 	strd	r0, r3, [sl]
  hadc1.Init.NbrOfConversion = 3;
 8002436:	2303      	movs	r3, #3
 8002438:	f8ca 301c 	str.w	r3, [sl, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800243c:	2300      	movs	r3, #0
 800243e:	e9ca 230a 	strd	r2, r3, [sl, #40]	; 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002442:	4650      	mov	r0, sl
  ADC_ChannelConfTypeDef sConfig = {0};
 8002444:	e9cd 660e 	strd	r6, r6, [sp, #56]	; 0x38
 8002448:	e9cd 6610 	strd	r6, r6, [sp, #64]	; 0x40
  hadc1.Init.ContinuousConvMode = DISABLE;
 800244c:	f88a 6018 	strb.w	r6, [sl, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002450:	f88a 6020 	strb.w	r6, [sl, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002454:	f8ca 600c 	str.w	r6, [sl, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002458:	f88a 6030 	strb.w	r6, [sl, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800245c:	f000 ffb0 	bl	80033c0 <HAL_ADC_Init>
 8002460:	b118      	cbz	r0, 800246a <main+0x242>
 8002462:	b672      	cpsid	i
	while (1)
 8002464:	e7fe      	b.n	8002464 <main+0x23c>
 8002466:	b672      	cpsid	i
 8002468:	e7fe      	b.n	8002468 <main+0x240>
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800246a:	9010      	str	r0, [sp, #64]	; 0x40
  sConfig.Channel = ADC_CHANNEL_0;
 800246c:	2200      	movs	r2, #0
 800246e:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002470:	a90e      	add	r1, sp, #56	; 0x38
 8002472:	4650      	mov	r0, sl
  sConfig.Channel = ADC_CHANNEL_0;
 8002474:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002478:	f001 f942 	bl	8003700 <HAL_ADC_ConfigChannel>
 800247c:	b108      	cbz	r0, 8002482 <main+0x25a>
 800247e:	b672      	cpsid	i
	while (1)
 8002480:	e7fe      	b.n	8002480 <main+0x258>
  sConfig.Channel = ADC_CHANNEL_1;
 8002482:	2201      	movs	r2, #1
 8002484:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002486:	a90e      	add	r1, sp, #56	; 0x38
 8002488:	4650      	mov	r0, sl
  sConfig.Channel = ADC_CHANNEL_1;
 800248a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800248e:	f001 f937 	bl	8003700 <HAL_ADC_ConfigChannel>
 8002492:	b108      	cbz	r0, 8002498 <main+0x270>
 8002494:	b672      	cpsid	i
	while (1)
 8002496:	e7fe      	b.n	8002496 <main+0x26e>
  sConfig.Channel = ADC_CHANNEL_4;
 8002498:	2204      	movs	r2, #4
 800249a:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800249c:	4650      	mov	r0, sl
 800249e:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_4;
 80024a0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024a4:	f001 f92c 	bl	8003700 <HAL_ADC_ConfigChannel>
 80024a8:	b108      	cbz	r0, 80024ae <main+0x286>
 80024aa:	b672      	cpsid	i
	while (1)
 80024ac:	e7fe      	b.n	80024ac <main+0x284>
  hspi1.Instance = SPI1;
 80024ae:	4e23      	ldr	r6, [pc, #140]	; (800253c <main+0x314>)
 80024b0:	4b23      	ldr	r3, [pc, #140]	; (8002540 <main+0x318>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80024b2:	61f5      	str	r5, [r6, #28]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024b4:	e9c6 8001 	strd	r8, r0, [r6, #4]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024b8:	e9c6 0003 	strd	r0, r0, [r6, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024bc:	e9c6 0905 	strd	r0, r9, [r6, #20]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024c0:	e9c6 0008 	strd	r0, r0, [r6, #32]
  hspi1.Init.CRCPolynomial = 10;
 80024c4:	e9c6 070a 	strd	r0, r7, [r6, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024c8:	4630      	mov	r0, r6
  hspi1.Instance = SPI1;
 80024ca:	6033      	str	r3, [r6, #0]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024cc:	f002 fc62 	bl	8004d94 <HAL_SPI_Init>
 80024d0:	b108      	cbz	r0, 80024d6 <main+0x2ae>
 80024d2:	b672      	cpsid	i
	while (1)
 80024d4:	e7fe      	b.n	80024d4 <main+0x2ac>
  hspi3.Instance = SPI3;
 80024d6:	4d1b      	ldr	r5, [pc, #108]	; (8002544 <main+0x31c>)
 80024d8:	4b1b      	ldr	r3, [pc, #108]	; (8002548 <main+0x320>)
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024da:	6168      	str	r0, [r5, #20]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024dc:	e9c5 0003 	strd	r0, r0, [r5, #12]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024e0:	e9c5 0007 	strd	r0, r0, [r5, #28]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024e4:	e9c5 0009 	strd	r0, r0, [r5, #36]	; 0x24
  hspi3.Instance = SPI3;
 80024e8:	602b      	str	r3, [r5, #0]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80024ea:	4628      	mov	r0, r5
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 80024ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80024f0:	f8c5 8004 	str.w	r8, [r5, #4]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80024f4:	f8c5 9018 	str.w	r9, [r5, #24]
  hspi3.Init.CRCPolynomial = 10;
 80024f8:	62ef      	str	r7, [r5, #44]	; 0x2c
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 80024fa:	60ab      	str	r3, [r5, #8]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80024fc:	f002 fc4a 	bl	8004d94 <HAL_SPI_Init>
 8002500:	b330      	cbz	r0, 8002550 <main+0x328>
 8002502:	b672      	cpsid	i
	while (1)
 8002504:	e7fe      	b.n	8002504 <main+0x2dc>
 8002506:	bf00      	nop
 8002508:	40023800 	.word	0x40023800
 800250c:	40020800 	.word	0x40020800
 8002510:	20002cb8 	.word	0x20002cb8
 8002514:	40020c00 	.word	0x40020c00
 8002518:	40020400 	.word	0x40020400
 800251c:	000186a0 	.word	0x000186a0
 8002520:	40005400 	.word	0x40005400
 8002524:	20002d64 	.word	0x20002d64
 8002528:	40003800 	.word	0x40003800
 800252c:	20002fc0 	.word	0x20002fc0
 8002530:	40004400 	.word	0x40004400
 8002534:	40012000 	.word	0x40012000
 8002538:	0f000001 	.word	0x0f000001
 800253c:	20002d0c 	.word	0x20002d0c
 8002540:	40013000 	.word	0x40013000
 8002544:	20002dbc 	.word	0x20002dbc
 8002548:	40003c00 	.word	0x40003c00
 800254c:	20002b50 	.word	0x20002b50
  htim2.Instance = TIM2;
 8002550:	f8df a2a8 	ldr.w	sl, [pc, #680]	; 80027fc <main+0x5d4>
  htim2.Init.Period = 610000;
 8002554:	4ba8      	ldr	r3, [pc, #672]	; (80027f8 <main+0x5d0>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002556:	f8ca 0008 	str.w	r0, [sl, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800255a:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
 800255e:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002562:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002566:	f8ca 0010 	str.w	r0, [sl, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800256a:	f8ca 0018 	str.w	r0, [sl, #24]
  htim2.Init.Period = 610000;
 800256e:	f8ca 300c 	str.w	r3, [sl, #12]
  htim2.Init.Prescaler = 8399;
 8002572:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002576:	f242 03cf 	movw	r3, #8399	; 0x20cf
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800257a:	4650      	mov	r0, sl
  htim2.Init.Prescaler = 8399;
 800257c:	e9ca 2300 	strd	r2, r3, [sl]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002580:	f002 ff0a 	bl	8005398 <HAL_TIM_Base_Init>
 8002584:	b108      	cbz	r0, 800258a <main+0x362>
 8002586:	b672      	cpsid	i
	while (1)
 8002588:	e7fe      	b.n	8002588 <main+0x360>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800258a:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800258e:	489b      	ldr	r0, [pc, #620]	; (80027fc <main+0x5d4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002590:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002594:	a90e      	add	r1, sp, #56	; 0x38
 8002596:	f003 f94f 	bl	8005838 <HAL_TIM_ConfigClockSource>
 800259a:	b108      	cbz	r0, 80025a0 <main+0x378>
 800259c:	b672      	cpsid	i
	while (1)
 800259e:	e7fe      	b.n	800259e <main+0x376>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025a0:	ed9f 8b93 	vldr	d8, [pc, #588]	; 80027f0 <main+0x5c8>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025a4:	4895      	ldr	r0, [pc, #596]	; (80027fc <main+0x5d4>)
 80025a6:	a90a      	add	r1, sp, #40	; 0x28
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025a8:	ed8d 8b0a 	vstr	d8, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025ac:	f003 faaa 	bl	8005b04 <HAL_TIMEx_MasterConfigSynchronization>
 80025b0:	4603      	mov	r3, r0
 80025b2:	b108      	cbz	r0, 80025b8 <main+0x390>
 80025b4:	b672      	cpsid	i
	while (1)
 80025b6:	e7fe      	b.n	80025b6 <main+0x38e>
  huart1.Instance = USART1;
 80025b8:	4891      	ldr	r0, [pc, #580]	; (8002800 <main+0x5d8>)
  huart1.Init.BaudRate = 115200;
 80025ba:	f8df e284 	ldr.w	lr, [pc, #644]	; 8002840 <main+0x618>
  huart1.Init.Parity = UART_PARITY_NONE;
 80025be:	6103      	str	r3, [r0, #16]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025c0:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c4:	61c3      	str	r3, [r0, #28]
  huart1.Init.BaudRate = 115200;
 80025c6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80025ca:	e9c0 e300 	strd	lr, r3, [r0]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80025ce:	f04f 090c 	mov.w	r9, #12
 80025d2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80025d6:	e9c0 9305 	strd	r9, r3, [r0, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025da:	f003 facf 	bl	8005b7c <HAL_UART_Init>
 80025de:	b108      	cbz	r0, 80025e4 <main+0x3bc>
 80025e0:	b672      	cpsid	i
	while (1)
 80025e2:	e7fe      	b.n	80025e2 <main+0x3ba>
  htim3.Instance = TIM3;
 80025e4:	4f87      	ldr	r7, [pc, #540]	; (8002804 <main+0x5dc>)
  htim3.Init.Prescaler = 8399;
 80025e6:	f8df c25c 	ldr.w	ip, [pc, #604]	; 8002844 <main+0x61c>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025ea:	9008      	str	r0, [sp, #32]
  htim3.Init.Prescaler = 8399;
 80025ec:	f242 03cf 	movw	r3, #8399	; 0x20cf
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025f0:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 80025f4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025f8:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
 80025fc:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
 8002600:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
  htim3.Init.Prescaler = 8399;
 8002604:	e9c7 c300 	strd	ip, r3, [r7]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002608:	9014      	str	r0, [sp, #80]	; 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800260a:	9009      	str	r0, [sp, #36]	; 0x24
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800260c:	60b8      	str	r0, [r7, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800260e:	6138      	str	r0, [r7, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002610:	61b8      	str	r0, [r7, #24]
  htim3.Init.Period = 1000;
 8002612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002616:	4638      	mov	r0, r7
  htim3.Init.Period = 1000;
 8002618:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800261a:	f002 febd 	bl	8005398 <HAL_TIM_Base_Init>
 800261e:	b108      	cbz	r0, 8002624 <main+0x3fc>
 8002620:	b672      	cpsid	i
	while (1)
 8002622:	e7fe      	b.n	8002622 <main+0x3fa>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002624:	a90a      	add	r1, sp, #40	; 0x28
 8002626:	4638      	mov	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002628:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800262c:	f003 f904 	bl	8005838 <HAL_TIM_ConfigClockSource>
 8002630:	b108      	cbz	r0, 8002636 <main+0x40e>
 8002632:	b672      	cpsid	i
	while (1)
 8002634:	e7fe      	b.n	8002634 <main+0x40c>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002636:	4638      	mov	r0, r7
 8002638:	f002 ff7a 	bl	8005530 <HAL_TIM_PWM_Init>
 800263c:	b108      	cbz	r0, 8002642 <main+0x41a>
 800263e:	b672      	cpsid	i
	while (1)
 8002640:	e7fe      	b.n	8002640 <main+0x418>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002642:	a908      	add	r1, sp, #32
 8002644:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002646:	ed8d 8b08 	vstr	d8, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800264a:	f003 fa5b 	bl	8005b04 <HAL_TIMEx_MasterConfigSynchronization>
 800264e:	4602      	mov	r2, r0
 8002650:	b108      	cbz	r0, 8002656 <main+0x42e>
 8002652:	b672      	cpsid	i
	while (1)
 8002654:	e7fe      	b.n	8002654 <main+0x42c>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002656:	9010      	str	r0, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002658:	9012      	str	r0, [sp, #72]	; 0x48
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800265a:	f04f 0860 	mov.w	r8, #96	; 0x60
 800265e:	f04f 0900 	mov.w	r9, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002662:	a90e      	add	r1, sp, #56	; 0x38
 8002664:	4638      	mov	r0, r7
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002666:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800266a:	f002 ffdf 	bl	800562c <HAL_TIM_PWM_ConfigChannel>
 800266e:	b108      	cbz	r0, 8002674 <main+0x44c>
 8002670:	b672      	cpsid	i
	while (1)
 8002672:	e7fe      	b.n	8002672 <main+0x44a>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002674:	2204      	movs	r2, #4
 8002676:	a90e      	add	r1, sp, #56	; 0x38
 8002678:	4638      	mov	r0, r7
 800267a:	f002 ffd7 	bl	800562c <HAL_TIM_PWM_ConfigChannel>
 800267e:	b108      	cbz	r0, 8002684 <main+0x45c>
 8002680:	b672      	cpsid	i
	while (1)
 8002682:	e7fe      	b.n	8002682 <main+0x45a>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002684:	2208      	movs	r2, #8
 8002686:	a90e      	add	r1, sp, #56	; 0x38
 8002688:	4638      	mov	r0, r7
 800268a:	f002 ffcf 	bl	800562c <HAL_TIM_PWM_ConfigChannel>
 800268e:	b108      	cbz	r0, 8002694 <main+0x46c>
 8002690:	b672      	cpsid	i
	while (1)
 8002692:	e7fe      	b.n	8002692 <main+0x46a>
  htim10.Instance = TIM10;
 8002694:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8002848 <main+0x620>
  HAL_TIM_MspPostInit(&htim3);
 8002698:	485a      	ldr	r0, [pc, #360]	; (8002804 <main+0x5dc>)
 800269a:	f000 fab5 	bl	8002c08 <HAL_TIM_MspPostInit>
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800269e:	2300      	movs	r3, #0
 80026a0:	f242 01cf 	movw	r1, #8399	; 0x20cf
 80026a4:	e9c9 1301 	strd	r1, r3, [r9, #4]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a8:	f8c9 3010 	str.w	r3, [r9, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ac:	f8c9 3018 	str.w	r3, [r9, #24]
  htim10.Instance = TIM10;
 80026b0:	4b55      	ldr	r3, [pc, #340]	; (8002808 <main+0x5e0>)
 80026b2:	f8c9 3000 	str.w	r3, [r9]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80026b6:	4648      	mov	r0, r9
  htim10.Init.Period = 20000;
 80026b8:	f644 6320 	movw	r3, #20000	; 0x4e20
 80026bc:	f8c9 300c 	str.w	r3, [r9, #12]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80026c0:	f002 fe6a 	bl	8005398 <HAL_TIM_Base_Init>
 80026c4:	b108      	cbz	r0, 80026ca <main+0x4a2>
 80026c6:	b672      	cpsid	i
	while (1)
 80026c8:	e7fe      	b.n	80026c8 <main+0x4a0>
  htim4.Instance = TIM4;
 80026ca:	f8df 8180 	ldr.w	r8, [pc, #384]	; 800284c <main+0x624>
  htim4.Init.Prescaler = 8399;
 80026ce:	f242 03cf 	movw	r3, #8399	; 0x20cf
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d2:	e9c8 3001 	strd	r3, r0, [r8, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026d6:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
 80026da:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026de:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  htim4.Instance = TIM4;
 80026e2:	4b4a      	ldr	r3, [pc, #296]	; (800280c <main+0x5e4>)
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e4:	f8c8 0010 	str.w	r0, [r8, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026e8:	f8c8 0018 	str.w	r0, [r8, #24]
  htim4.Init.Period = 1000;
 80026ec:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80026f0:	4640      	mov	r0, r8
  htim4.Instance = TIM4;
 80026f2:	f8c8 3000 	str.w	r3, [r8]
  htim4.Init.Period = 1000;
 80026f6:	f8c8 b00c 	str.w	fp, [r8, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80026fa:	f002 fe4d 	bl	8005398 <HAL_TIM_Base_Init>
 80026fe:	b108      	cbz	r0, 8002704 <main+0x4dc>
 8002700:	b672      	cpsid	i
	while (1)
 8002702:	e7fe      	b.n	8002702 <main+0x4da>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002704:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002708:	a90e      	add	r1, sp, #56	; 0x38
 800270a:	4640      	mov	r0, r8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800270c:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800270e:	f003 f893 	bl	8005838 <HAL_TIM_ConfigClockSource>
 8002712:	b108      	cbz	r0, 8002718 <main+0x4f0>
 8002714:	b672      	cpsid	i
	while (1)
 8002716:	e7fe      	b.n	8002716 <main+0x4ee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002718:	2300      	movs	r3, #0
 800271a:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800271c:	a90a      	add	r1, sp, #40	; 0x28
 800271e:	4640      	mov	r0, r8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002720:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002724:	f003 f9ee 	bl	8005b04 <HAL_TIMEx_MasterConfigSynchronization>
 8002728:	4603      	mov	r3, r0
 800272a:	b108      	cbz	r0, 8002730 <main+0x508>
 800272c:	b672      	cpsid	i
	while (1)
 800272e:	e7fe      	b.n	800272e <main+0x506>
  htim11.Instance = TIM11;
 8002730:	4837      	ldr	r0, [pc, #220]	; (8002810 <main+0x5e8>)
  htim11.Init.Prescaler = 8399;
 8002732:	f242 02cf 	movw	r2, #8399	; 0x20cf
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002736:	e9c0 2301 	strd	r2, r3, [r0, #4]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800273a:	6103      	str	r3, [r0, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800273c:	6183      	str	r3, [r0, #24]
  htim11.Instance = TIM11;
 800273e:	4b35      	ldr	r3, [pc, #212]	; (8002814 <main+0x5ec>)
 8002740:	6003      	str	r3, [r0, #0]
  htim11.Init.Period = 65535;
 8002742:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002746:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002748:	f002 fe26 	bl	8005398 <HAL_TIM_Base_Init>
 800274c:	b108      	cbz	r0, 8002752 <main+0x52a>
 800274e:	b672      	cpsid	i
	while (1)
 8002750:	e7fe      	b.n	8002750 <main+0x528>
	FIX_TIMER_TRIGGER(&htim3);
 8002752:	683f      	ldr	r7, [r7, #0]
 8002754:	9001      	str	r0, [sp, #4]
	FIX_TIMER_TRIGGER(&htim2);
 8002756:	f8da 0000 	ldr.w	r0, [sl]
	FIX_TIMER_TRIGGER(&htim4);
 800275a:	f8d8 3000 	ldr.w	r3, [r8]
	FIX_TIMER_TRIGGER(&htim10);
 800275e:	f8d9 1000 	ldr.w	r1, [r9]
	FIX_TIMER_TRIGGER(&htim2);
 8002762:	f06f 0201 	mvn.w	r2, #1
 8002766:	6102      	str	r2, [r0, #16]
	FIX_TIMER_TRIGGER(&htim3);
 8002768:	613a      	str	r2, [r7, #16]
	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET);
 800276a:	4f2b      	ldr	r7, [pc, #172]	; (8002818 <main+0x5f0>)
	FIX_TIMER_TRIGGER(&htim4);
 800276c:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&htim2);
 800276e:	4823      	ldr	r0, [pc, #140]	; (80027fc <main+0x5d4>)
	FIX_TIMER_TRIGGER(&htim10);
 8002770:	610a      	str	r2, [r1, #16]
	HAL_TIM_Base_Start_IT(&htim2);
 8002772:	f002 fe8f 	bl	8005494 <HAL_TIM_Base_Start_IT>
	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET);
 8002776:	2201      	movs	r2, #1
 8002778:	2110      	movs	r1, #16
 800277a:	4638      	mov	r0, r7
 800277c:	f001 fbfa 	bl	8003f74 <HAL_GPIO_WritePin>
	uint8_t buf[1] = { 0x00 }; // dummy write
 8002780:	9b01      	ldr	r3, [sp, #4]
 8002782:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
	HAL_SPI_Transmit(&hspi1, buf, 1, 100);
 8002786:	a90e      	add	r1, sp, #56	; 0x38
 8002788:	2201      	movs	r2, #1
 800278a:	2364      	movs	r3, #100	; 0x64
 800278c:	4823      	ldr	r0, [pc, #140]	; (800281c <main+0x5f4>)
 800278e:	f002 fb63 	bl	8004e58 <HAL_SPI_Transmit>
	ov5462.hi2c = &hi2c1;
 8002792:	4b23      	ldr	r3, [pc, #140]	; (8002820 <main+0x5f8>)
	printf("program start!\r\n");
 8002794:	4823      	ldr	r0, [pc, #140]	; (8002824 <main+0x5fc>)
	ov5462.hspi = &CAMERA_SPI;
 8002796:	e9c3 4600 	strd	r4, r6, [r3]
	printf("program start!\r\n");
 800279a:	f006 fc1f 	bl	8008fdc <puts>
	HAL_Delay(1000);
 800279e:	4658      	mov	r0, fp
 80027a0:	f000 fdea 	bl	8003378 <HAL_Delay>
	XBee_Init();
 80027a4:	f000 fc64 	bl	8003070 <XBee_Init>
	XBee_Handshake();
 80027a8:	f000 fc38 	bl	800301c <XBee_Handshake>
	Headlamp_Init();
 80027ac:	f7ff fc74 	bl	8002098 <Headlamp_Init>
	ext_dac.cs_port = GPIOD;
 80027b0:	4b1d      	ldr	r3, [pc, #116]	; (8002828 <main+0x600>)
 80027b2:	4a1e      	ldr	r2, [pc, #120]	; (800282c <main+0x604>)
	audio.fs = &fs;
 80027b4:	481e      	ldr	r0, [pc, #120]	; (8002830 <main+0x608>)
	ext_dac.cs_port = GPIOD;
 80027b6:	605a      	str	r2, [r3, #4]
	ext_dac.cs_pin = GPIO_PIN_2;
 80027b8:	2204      	movs	r2, #4
 80027ba:	811a      	strh	r2, [r3, #8]
	audio.amp_enable_pin = GPIO_PIN_5;
 80027bc:	2220      	movs	r2, #32
	ext_dac.hspi = &hspi3;
 80027be:	601d      	str	r5, [r3, #0]
	audio.ext_dac = &ext_dac;
 80027c0:	6083      	str	r3, [r0, #8]
	audio.amp_enable_pin = GPIO_PIN_5;
 80027c2:	f8a0 2856 	strh.w	r2, [r0, #2134]	; 0x856
	audio.fil = &fil;
 80027c6:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <main+0x60c>)
	audio.fs = &fs;
 80027c8:	4a1b      	ldr	r2, [pc, #108]	; (8002838 <main+0x610>)
	audio.htim = &htim4;
 80027ca:	f8c0 800c 	str.w	r8, [r0, #12]
	audio.fil = &fil;
 80027ce:	e9c0 2300 	strd	r2, r3, [r0]
	audio.amp_enable_port = GPIOC;
 80027d2:	6107      	str	r7, [r0, #16]
	audio_init(&audio);
 80027d4:	f7fe fb72 	bl	8000ebc <audio_init>
	init_complete = 1;
 80027d8:	4b18      	ldr	r3, [pc, #96]	; (800283c <main+0x614>)
 80027da:	2201      	movs	r2, #1
 80027dc:	601a      	str	r2, [r3, #0]
		XBee_Handshake();
 80027de:	f000 fc1d 	bl	800301c <XBee_Handshake>
		HAL_Delay(5000);
 80027e2:	f241 3088 	movw	r0, #5000	; 0x1388
 80027e6:	f000 fdc7 	bl	8003378 <HAL_Delay>
	while (1)
 80027ea:	e7f8      	b.n	80027de <main+0x5b6>
 80027ec:	f3af 8000 	nop.w
	...
 80027f8:	00094ed0 	.word	0x00094ed0
 80027fc:	20002ea4 	.word	0x20002ea4
 8002800:	20002f7c 	.word	0x20002f7c
 8002804:	20002eec 	.word	0x20002eec
 8002808:	40014400 	.word	0x40014400
 800280c:	40000800 	.word	0x40000800
 8002810:	20002e5c 	.word	0x20002e5c
 8002814:	40014800 	.word	0x40014800
 8002818:	40020800 	.word	0x40020800
 800281c:	20002d0c 	.word	0x20002d0c
 8002820:	2000300c 	.word	0x2000300c
 8002824:	0800aff0 	.word	0x0800aff0
 8002828:	20000adc 	.word	0x20000adc
 800282c:	40020c00 	.word	0x40020c00
 8002830:	20000224 	.word	0x20000224
 8002834:	20000ae8 	.word	0x20000ae8
 8002838:	20001b18 	.word	0x20001b18
 800283c:	20003004 	.word	0x20003004
 8002840:	40011000 	.word	0x40011000
 8002844:	40000400 	.word	0x40000400
 8002848:	20002e14 	.word	0x20002e14
 800284c:	20002f34 	.word	0x20002f34

08002850 <__io_putchar>:
{
 8002850:	b500      	push	{lr}
 8002852:	b083      	sub	sp, #12
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002854:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
 8002858:	9001      	str	r0, [sp, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800285a:	2201      	movs	r2, #1
 800285c:	a901      	add	r1, sp, #4
 800285e:	4803      	ldr	r0, [pc, #12]	; (800286c <__io_putchar+0x1c>)
 8002860:	f003 fa26 	bl	8005cb0 <HAL_UART_Transmit>
}
 8002864:	9801      	ldr	r0, [sp, #4]
 8002866:	b003      	add	sp, #12
 8002868:	f85d fb04 	ldr.w	pc, [sp], #4
 800286c:	20002fc0 	.word	0x20002fc0

08002870 <Error_Handler>:
 8002870:	b672      	cpsid	i
	while (1)
 8002872:	e7fe      	b.n	8002872 <Error_Handler+0x2>

08002874 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002874:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002876:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <HAL_MspInit+0x38>)
 8002878:	2100      	movs	r1, #0
 800287a:	9100      	str	r1, [sp, #0]
 800287c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800287e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002882:	645a      	str	r2, [r3, #68]	; 0x44
 8002884:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002886:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800288a:	9200      	str	r2, [sp, #0]
 800288c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800288e:	9101      	str	r1, [sp, #4]
 8002890:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002892:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002896:	641a      	str	r2, [r3, #64]	; 0x40
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80028a2:	2005      	movs	r0, #5
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028a4:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80028a6:	f000 bfd9 	b.w	800385c <HAL_NVIC_SetPriorityGrouping>
 80028aa:	bf00      	nop
 80028ac:	40023800 	.word	0x40023800

080028b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028b0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80028b2:	4b25      	ldr	r3, [pc, #148]	; (8002948 <HAL_ADC_MspInit+0x98>)
 80028b4:	6802      	ldr	r2, [r0, #0]
{
 80028b6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b8:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 80028ba:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028bc:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80028c0:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80028c4:	9406      	str	r4, [sp, #24]
  if(hadc->Instance==ADC1)
 80028c6:	d001      	beq.n	80028cc <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028c8:	b008      	add	sp, #32
 80028ca:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028cc:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80028d0:	9400      	str	r4, [sp, #0]
 80028d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 80028d4:	4e1d      	ldr	r6, [pc, #116]	; (800294c <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028da:	645a      	str	r2, [r3, #68]	; 0x44
 80028dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028de:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80028e2:	9200      	str	r2, [sp, #0]
 80028e4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e6:	9401      	str	r4, [sp, #4]
 80028e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028ea:	f042 0201 	orr.w	r2, r2, #1
 80028ee:	631a      	str	r2, [r3, #48]	; 0x30
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = ULTRA_RIGHT_ADC_Pin|ULTRA_LEFT_ADC_Pin|ULTRA_CENTER_ADC_Pin;
 80028f8:	2213      	movs	r2, #19
 80028fa:	2303      	movs	r3, #3
 80028fc:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fe:	a902      	add	r1, sp, #8
 8002900:	4813      	ldr	r0, [pc, #76]	; (8002950 <HAL_ADC_MspInit+0xa0>)
    GPIO_InitStruct.Pin = ULTRA_RIGHT_ADC_Pin|ULTRA_LEFT_ADC_Pin|ULTRA_CENTER_ADC_Pin;
 8002902:	e9cd 2302 	strd	r2, r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002906:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002908:	f001 fa42 	bl	8003d90 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 800290c:	4a11      	ldr	r2, [pc, #68]	; (8002954 <HAL_ADC_MspInit+0xa4>)
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800290e:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002910:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002914:	e9c6 2400 	strd	r2, r4, [r6]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002918:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800291a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800291e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002922:	e9c6 2305 	strd	r2, r3, [r6, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002926:	4630      	mov	r0, r6
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002928:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800292c:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002930:	e9c6 3407 	strd	r3, r4, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002934:	f001 f80a 	bl	800394c <HAL_DMA_Init>
 8002938:	b918      	cbnz	r0, 8002942 <HAL_ADC_MspInit+0x92>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800293a:	63ae      	str	r6, [r5, #56]	; 0x38
 800293c:	63b5      	str	r5, [r6, #56]	; 0x38
}
 800293e:	b008      	add	sp, #32
 8002940:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8002942:	f7ff ff95 	bl	8002870 <Error_Handler>
 8002946:	e7f8      	b.n	800293a <HAL_ADC_MspInit+0x8a>
 8002948:	40012000 	.word	0x40012000
 800294c:	20002b98 	.word	0x20002b98
 8002950:	40020000 	.word	0x40020000
 8002954:	40026410 	.word	0x40026410

08002958 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002958:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 800295a:	4b18      	ldr	r3, [pc, #96]	; (80029bc <HAL_I2C_MspInit+0x64>)
 800295c:	6802      	ldr	r2, [r0, #0]
{
 800295e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 8002962:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002968:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800296c:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 800296e:	d001      	beq.n	8002974 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002970:	b009      	add	sp, #36	; 0x24
 8002972:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002974:	4d12      	ldr	r5, [pc, #72]	; (80029c0 <HAL_I2C_MspInit+0x68>)
 8002976:	9400      	str	r4, [sp, #0]
 8002978:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297a:	4812      	ldr	r0, [pc, #72]	; (80029c4 <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800297c:	f043 0302 	orr.w	r3, r3, #2
 8002980:	632b      	str	r3, [r5, #48]	; 0x30
 8002982:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800298a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800298e:	2312      	movs	r3, #18
 8002990:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002994:	2303      	movs	r3, #3
 8002996:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002998:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800299a:	2304      	movs	r3, #4
 800299c:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800299e:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a0:	f001 f9f6 	bl	8003d90 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029a4:	9401      	str	r4, [sp, #4]
 80029a6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80029a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029ac:	642b      	str	r3, [r5, #64]	; 0x40
 80029ae:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80029b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b4:	9301      	str	r3, [sp, #4]
 80029b6:	9b01      	ldr	r3, [sp, #4]
}
 80029b8:	b009      	add	sp, #36	; 0x24
 80029ba:	bd30      	pop	{r4, r5, pc}
 80029bc:	40005400 	.word	0x40005400
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40020400 	.word	0x40020400

080029c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029c8:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 80029ca:	6802      	ldr	r2, [r0, #0]
 80029cc:	4949      	ldr	r1, [pc, #292]	; (8002af4 <HAL_SPI_MspInit+0x12c>)
{
 80029ce:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 80029d2:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d4:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80029d8:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 80029dc:	930c      	str	r3, [sp, #48]	; 0x30
  if(hspi->Instance==SPI1)
 80029de:	d007      	beq.n	80029f0 <HAL_SPI_MspInit+0x28>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI2)
 80029e0:	4945      	ldr	r1, [pc, #276]	; (8002af8 <HAL_SPI_MspInit+0x130>)
 80029e2:	428a      	cmp	r2, r1
 80029e4:	d027      	beq.n	8002a36 <HAL_SPI_MspInit+0x6e>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80029e6:	4945      	ldr	r1, [pc, #276]	; (8002afc <HAL_SPI_MspInit+0x134>)
 80029e8:	428a      	cmp	r2, r1
 80029ea:	d05f      	beq.n	8002aac <HAL_SPI_MspInit+0xe4>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80029ec:	b00e      	add	sp, #56	; 0x38
 80029ee:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029f0:	4a43      	ldr	r2, [pc, #268]	; (8002b00 <HAL_SPI_MspInit+0x138>)
 80029f2:	9301      	str	r3, [sp, #4]
 80029f4:	6c50      	ldr	r0, [r2, #68]	; 0x44
 80029f6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 80029fa:	6450      	str	r0, [r2, #68]	; 0x44
 80029fc:	6c50      	ldr	r0, [r2, #68]	; 0x44
 80029fe:	f400 5080 	and.w	r0, r0, #4096	; 0x1000
 8002a02:	9001      	str	r0, [sp, #4]
 8002a04:	9801      	ldr	r0, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a06:	9302      	str	r3, [sp, #8]
 8002a08:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a0a:	483e      	ldr	r0, [pc, #248]	; (8002b04 <HAL_SPI_MspInit+0x13c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	6313      	str	r3, [r2, #48]	; 0x30
 8002a12:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1a:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a1c:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a1e:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = CAM_SCK_Pin|CAM_MISO_Pin|CAM_MOSI_Pin;
 8002a20:	26e0      	movs	r6, #224	; 0xe0
 8002a22:	2702      	movs	r7, #2
 8002a24:	e9cd 6708 	strd	r6, r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a28:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a2c:	9c02      	ldr	r4, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2e:	f001 f9af 	bl	8003d90 <HAL_GPIO_Init>
}
 8002a32:	b00e      	add	sp, #56	; 0x38
 8002a34:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a36:	4a32      	ldr	r2, [pc, #200]	; (8002b00 <HAL_SPI_MspInit+0x138>)
 8002a38:	9303      	str	r3, [sp, #12]
 8002a3a:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a3c:	4832      	ldr	r0, [pc, #200]	; (8002b08 <HAL_SPI_MspInit+0x140>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a3e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002a42:	6411      	str	r1, [r2, #64]	; 0x40
 8002a44:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002a46:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8002a4a:	9103      	str	r1, [sp, #12]
 8002a4c:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a4e:	9304      	str	r3, [sp, #16]
 8002a50:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002a52:	f041 0104 	orr.w	r1, r1, #4
 8002a56:	6311      	str	r1, [r2, #48]	; 0x30
 8002a58:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002a5a:	f001 0104 	and.w	r1, r1, #4
 8002a5e:	9104      	str	r1, [sp, #16]
 8002a60:	9904      	ldr	r1, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a62:	9305      	str	r3, [sp, #20]
 8002a64:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a66:	f043 0302 	orr.w	r3, r3, #2
 8002a6a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a6e:	f003 0302 	and.w	r3, r3, #2
 8002a72:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a74:	2405      	movs	r4, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a76:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = SD_MISO_Pin|SD_MOSI_Pin;
 8002a78:	220c      	movs	r2, #12
 8002a7a:	2601      	movs	r6, #1
 8002a7c:	2703      	movs	r7, #3
 8002a7e:	2302      	movs	r3, #2
 8002a80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002a84:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a88:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a8a:	940c      	str	r4, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a8c:	f001 f980 	bl	8003d90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SD_SPI2_SCK_Pin;
 8002a90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a94:	2302      	movs	r3, #2
    HAL_GPIO_Init(SD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8002a96:	481d      	ldr	r0, [pc, #116]	; (8002b0c <HAL_SPI_MspInit+0x144>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a98:	940c      	str	r4, [sp, #48]	; 0x30
    HAL_GPIO_Init(SD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8002a9a:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = SD_SPI2_SCK_Pin;
 8002a9c:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 8002aa0:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(SD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8002aa4:	f001 f974 	bl	8003d90 <HAL_GPIO_Init>
}
 8002aa8:	b00e      	add	sp, #56	; 0x38
 8002aaa:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002aac:	4a14      	ldr	r2, [pc, #80]	; (8002b00 <HAL_SPI_MspInit+0x138>)
 8002aae:	9306      	str	r3, [sp, #24]
 8002ab0:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8002ab2:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8002ab6:	6410      	str	r0, [r2, #64]	; 0x40
 8002ab8:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8002aba:	f400 4000 	and.w	r0, r0, #32768	; 0x8000
 8002abe:	9006      	str	r0, [sp, #24]
 8002ac0:	9806      	ldr	r0, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ac2:	9307      	str	r3, [sp, #28]
 8002ac4:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ac6:	4810      	ldr	r0, [pc, #64]	; (8002b08 <HAL_SPI_MspInit+0x140>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ac8:	f043 0304 	orr.w	r3, r3, #4
 8002acc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ace:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad6:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ad8:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ada:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = DAC_SCK_Pin|DAC_MOSI_Pin;
 8002adc:	f44f 56a0 	mov.w	r6, #5120	; 0x1400
 8002ae0:	2702      	movs	r7, #2
 8002ae2:	e9cd 6708 	strd	r6, r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ae6:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aea:	9c07      	ldr	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aec:	f001 f950 	bl	8003d90 <HAL_GPIO_Init>
}
 8002af0:	b00e      	add	sp, #56	; 0x38
 8002af2:	bdd0      	pop	{r4, r6, r7, pc}
 8002af4:	40013000 	.word	0x40013000
 8002af8:	40003800 	.word	0x40003800
 8002afc:	40003c00 	.word	0x40003c00
 8002b00:	40023800 	.word	0x40023800
 8002b04:	40020000 	.word	0x40020000
 8002b08:	40020800 	.word	0x40020800
 8002b0c:	40020400 	.word	0x40020400

08002b10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b10:	b500      	push	{lr}
  if(htim_base->Instance==TIM2)
 8002b12:	6803      	ldr	r3, [r0, #0]
 8002b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002b18:	b087      	sub	sp, #28
  if(htim_base->Instance==TIM2)
 8002b1a:	d01d      	beq.n	8002b58 <HAL_TIM_Base_MspInit+0x48>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8002b1c:	4a35      	ldr	r2, [pc, #212]	; (8002bf4 <HAL_TIM_Base_MspInit+0xe4>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d031      	beq.n	8002b86 <HAL_TIM_Base_MspInit+0x76>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8002b22:	4a35      	ldr	r2, [pc, #212]	; (8002bf8 <HAL_TIM_Base_MspInit+0xe8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d008      	beq.n	8002b3a <HAL_TIM_Base_MspInit+0x2a>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM10)
 8002b28:	4a34      	ldr	r2, [pc, #208]	; (8002bfc <HAL_TIM_Base_MspInit+0xec>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d050      	beq.n	8002bd0 <HAL_TIM_Base_MspInit+0xc0>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 8002b2e:	4a34      	ldr	r2, [pc, #208]	; (8002c00 <HAL_TIM_Base_MspInit+0xf0>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d03e      	beq.n	8002bb2 <HAL_TIM_Base_MspInit+0xa2>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002b34:	b007      	add	sp, #28
 8002b36:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b3a:	4b32      	ldr	r3, [pc, #200]	; (8002c04 <HAL_TIM_Base_MspInit+0xf4>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	9203      	str	r2, [sp, #12]
 8002b40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b42:	f042 0204 	orr.w	r2, r2, #4
 8002b46:	641a      	str	r2, [r3, #64]	; 0x40
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	f003 0304 	and.w	r3, r3, #4
 8002b4e:	9303      	str	r3, [sp, #12]
 8002b50:	9b03      	ldr	r3, [sp, #12]
}
 8002b52:	b007      	add	sp, #28
 8002b54:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b58:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	9201      	str	r2, [sp, #4]
 8002b60:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002b62:	f041 0101 	orr.w	r1, r1, #1
 8002b66:	6419      	str	r1, [r3, #64]	; 0x40
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	f003 0301 	and.w	r3, r3, #1
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002b6e:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b70:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002b72:	2102      	movs	r1, #2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b74:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002b76:	f000 fe83 	bl	8003880 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b7a:	201c      	movs	r0, #28
}
 8002b7c:	b007      	add	sp, #28
 8002b7e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b82:	f000 bebb 	b.w	80038fc <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b86:	4b1f      	ldr	r3, [pc, #124]	; (8002c04 <HAL_TIM_Base_MspInit+0xf4>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	9202      	str	r2, [sp, #8]
 8002b8c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002b8e:	f041 0102 	orr.w	r1, r1, #2
 8002b92:	6419      	str	r1, [r3, #64]	; 0x40
 8002b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002b9c:	201d      	movs	r0, #29
 8002b9e:	2101      	movs	r1, #1
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ba0:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002ba2:	f000 fe6d 	bl	8003880 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ba6:	201d      	movs	r0, #29
}
 8002ba8:	b007      	add	sp, #28
 8002baa:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002bae:	f000 bea5 	b.w	80038fc <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002bb2:	4b14      	ldr	r3, [pc, #80]	; (8002c04 <HAL_TIM_Base_MspInit+0xf4>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	9205      	str	r2, [sp, #20]
 8002bb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002bbe:	645a      	str	r2, [r3, #68]	; 0x44
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bc6:	9305      	str	r3, [sp, #20]
 8002bc8:	9b05      	ldr	r3, [sp, #20]
}
 8002bca:	b007      	add	sp, #28
 8002bcc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002bd0:	4b0c      	ldr	r3, [pc, #48]	; (8002c04 <HAL_TIM_Base_MspInit+0xf4>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	9204      	str	r2, [sp, #16]
 8002bd6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002bd8:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8002bdc:	6459      	str	r1, [r3, #68]	; 0x44
 8002bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8002be4:	2019      	movs	r0, #25
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002be6:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8002be8:	2101      	movs	r1, #1
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002bea:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8002bec:	f000 fe48 	bl	8003880 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002bf0:	2019      	movs	r0, #25
 8002bf2:	e7c3      	b.n	8002b7c <HAL_TIM_Base_MspInit+0x6c>
 8002bf4:	40000400 	.word	0x40000400
 8002bf8:	40000800 	.word	0x40000800
 8002bfc:	40014400 	.word	0x40014400
 8002c00:	40014800 	.word	0x40014800
 8002c04:	40023800 	.word	0x40023800

08002c08 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c08:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 8002c0a:	4a15      	ldr	r2, [pc, #84]	; (8002c60 <HAL_TIM_MspPostInit+0x58>)
 8002c0c:	6801      	ldr	r1, [r0, #0]
{
 8002c0e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c10:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 8002c12:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c14:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002c18:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002c1c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM3)
 8002c1e:	d002      	beq.n	8002c26 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002c20:	b009      	add	sp, #36	; 0x24
 8002c22:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c26:	f502 320d 	add.w	r2, r2, #144384	; 0x23400
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c2e:	480d      	ldr	r0, [pc, #52]	; (8002c64 <HAL_TIM_MspPostInit+0x5c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c30:	f043 0304 	orr.w	r3, r3, #4
 8002c34:	6313      	str	r3, [r2, #48]	; 0x30
 8002c36:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = LEFT_HAPTIC_Pin|CENTER_HAPTIC_Pin|RIGHT_HAPTIC_Pin;
 8002c38:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8002c58 <HAL_TIM_MspPostInit+0x50>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c42:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c44:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = LEFT_HAPTIC_Pin|CENTER_HAPTIC_Pin|RIGHT_HAPTIC_Pin;
 8002c46:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c4a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c4c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c4e:	f001 f89f 	bl	8003d90 <HAL_GPIO_Init>
}
 8002c52:	b009      	add	sp, #36	; 0x24
 8002c54:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c58:	000001c0 	.word	0x000001c0
 8002c5c:	00000002 	.word	0x00000002
 8002c60:	40000400 	.word	0x40000400
 8002c64:	40020800 	.word	0x40020800

08002c68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c68:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8002c6a:	6803      	ldr	r3, [r0, #0]
 8002c6c:	4a49      	ldr	r2, [pc, #292]	; (8002d94 <HAL_UART_MspInit+0x12c>)
{
 8002c6e:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c70:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8002c72:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c74:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002c78:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002c7c:	9408      	str	r4, [sp, #32]
  if(huart->Instance==USART1)
 8002c7e:	d004      	beq.n	8002c8a <HAL_UART_MspInit+0x22>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8002c80:	4a45      	ldr	r2, [pc, #276]	; (8002d98 <HAL_UART_MspInit+0x130>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d05e      	beq.n	8002d44 <HAL_UART_MspInit+0xdc>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c86:	b00a      	add	sp, #40	; 0x28
 8002c88:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c8a:	4b44      	ldr	r3, [pc, #272]	; (8002d9c <HAL_UART_MspInit+0x134>)
 8002c8c:	9400      	str	r4, [sp, #0]
 8002c8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002c90:	4e43      	ldr	r6, [pc, #268]	; (8002da0 <HAL_UART_MspInit+0x138>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c92:	f042 0210 	orr.w	r2, r2, #16
 8002c96:	645a      	str	r2, [r3, #68]	; 0x44
 8002c98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c9a:	f002 0210 	and.w	r2, r2, #16
 8002c9e:	9200      	str	r2, [sp, #0]
 8002ca0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca2:	9401      	str	r4, [sp, #4]
 8002ca4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ca6:	f042 0201 	orr.w	r2, r2, #1
 8002caa:	631a      	str	r2, [r3, #48]	; 0x30
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = XBEE_TX_Pin|XBEE_RX_Pin|XBEE_CTS_Pin|XBEE_RTS_Pin;
 8002cb4:	f44f 52f0 	mov.w	r2, #7680	; 0x1e00
 8002cb8:	2302      	movs	r3, #2
 8002cba:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	9307      	str	r3, [sp, #28]
 8002cc2:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc6:	4837      	ldr	r0, [pc, #220]	; (8002da4 <HAL_UART_MspInit+0x13c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002cc8:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cca:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ccc:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cce:	f001 f85f 	bl	8003d90 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002cd2:	4a35      	ldr	r2, [pc, #212]	; (8002da8 <HAL_UART_MspInit+0x140>)
 8002cd4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002cd8:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002cdc:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cde:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ce2:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ce6:	e9c6 3404 	strd	r3, r4, [r6, #16]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002cea:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cee:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002cf2:	f000 fe2b 	bl	800394c <HAL_DMA_Init>
 8002cf6:	2800      	cmp	r0, #0
 8002cf8:	d148      	bne.n	8002d8c <HAL_UART_MspInit+0x124>
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002cfa:	4c2c      	ldr	r4, [pc, #176]	; (8002dac <HAL_UART_MspInit+0x144>)
 8002cfc:	492c      	ldr	r1, [pc, #176]	; (8002db0 <HAL_UART_MspInit+0x148>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002cfe:	63ae      	str	r6, [r5, #56]	; 0x38
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002d00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d04:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002d06:	e9c4 1200 	strd	r1, r2, [r4]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d0a:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d0c:	2140      	movs	r1, #64	; 0x40
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d12:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d16:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d1a:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002d1e:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d20:	6122      	str	r2, [r4, #16]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d22:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d24:	f000 fe12 	bl	800394c <HAL_DMA_Init>
 8002d28:	2800      	cmp	r0, #0
 8002d2a:	d12c      	bne.n	8002d86 <HAL_UART_MspInit+0x11e>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002d2c:	636c      	str	r4, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2101      	movs	r1, #1
 8002d32:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002d34:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002d36:	f000 fda3 	bl	8003880 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d3a:	2025      	movs	r0, #37	; 0x25
 8002d3c:	f000 fdde 	bl	80038fc <HAL_NVIC_EnableIRQ>
}
 8002d40:	b00a      	add	sp, #40	; 0x28
 8002d42:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d44:	4b15      	ldr	r3, [pc, #84]	; (8002d9c <HAL_UART_MspInit+0x134>)
 8002d46:	9402      	str	r4, [sp, #8]
 8002d48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d4a:	4816      	ldr	r0, [pc, #88]	; (8002da4 <HAL_UART_MspInit+0x13c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d4c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002d50:	641a      	str	r2, [r3, #64]	; 0x40
 8002d52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d54:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002d58:	9202      	str	r2, [sp, #8]
 8002d5a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5c:	9403      	str	r4, [sp, #12]
 8002d5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d60:	f042 0201 	orr.w	r2, r2, #1
 8002d64:	631a      	str	r2, [r3, #48]	; 0x30
 8002d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d70:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = DEBUG_USART_TX_Pin|DEBUG_USART_RX_Pin;
 8002d72:	240c      	movs	r4, #12
 8002d74:	2502      	movs	r5, #2
 8002d76:	e9cd 4504 	strd	r4, r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7a:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d7c:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7e:	f001 f807 	bl	8003d90 <HAL_GPIO_Init>
}
 8002d82:	b00a      	add	sp, #40	; 0x28
 8002d84:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8002d86:	f7ff fd73 	bl	8002870 <Error_Handler>
 8002d8a:	e7cf      	b.n	8002d2c <HAL_UART_MspInit+0xc4>
      Error_Handler();
 8002d8c:	f7ff fd70 	bl	8002870 <Error_Handler>
 8002d90:	e7b3      	b.n	8002cfa <HAL_UART_MspInit+0x92>
 8002d92:	bf00      	nop
 8002d94:	40011000 	.word	0x40011000
 8002d98:	40004400 	.word	0x40004400
 8002d9c:	40023800 	.word	0x40023800
 8002da0:	20002bf8 	.word	0x20002bf8
 8002da4:	40020000 	.word	0x40020000
 8002da8:	40026440 	.word	0x40026440
 8002dac:	20002c58 	.word	0x20002c58
 8002db0:	400264b8 	.word	0x400264b8

08002db4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002db4:	e7fe      	b.n	8002db4 <NMI_Handler>
 8002db6:	bf00      	nop

08002db8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002db8:	e7fe      	b.n	8002db8 <HardFault_Handler>
 8002dba:	bf00      	nop

08002dbc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dbc:	e7fe      	b.n	8002dbc <MemManage_Handler>
 8002dbe:	bf00      	nop

08002dc0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dc0:	e7fe      	b.n	8002dc0 <BusFault_Handler>
 8002dc2:	bf00      	nop

08002dc4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dc4:	e7fe      	b.n	8002dc4 <UsageFault_Handler>
 8002dc6:	bf00      	nop

08002dc8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop

08002dcc <DebugMon_Handler>:
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop

08002dd0 <PendSV_Handler>:
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop

08002dd4 <SysTick_Handler>:
  */
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

	++FatFsCnt;
 8002dd4:	4a0e      	ldr	r2, [pc, #56]	; (8002e10 <SysTick_Handler+0x3c>)
 8002dd6:	7813      	ldrb	r3, [r2, #0]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	7013      	strb	r3, [r2, #0]

	if (FatFsCnt >= 10) {
 8002dde:	7813      	ldrb	r3, [r2, #0]
 8002de0:	2b09      	cmp	r3, #9
 8002de2:	d801      	bhi.n	8002de8 <SysTick_Handler+0x14>
		FatFsCnt = 0;
		SDTimer_Handler();
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002de4:	f000 bab6 	b.w	8003354 <HAL_IncTick>
	if (Timer1 > 0) {
 8002de8:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <SysTick_Handler+0x40>)
		FatFsCnt = 0;
 8002dea:	2100      	movs	r1, #0
 8002dec:	7011      	strb	r1, [r2, #0]
	if (Timer1 > 0) {
 8002dee:	781a      	ldrb	r2, [r3, #0]
 8002df0:	b11a      	cbz	r2, 8002dfa <SysTick_Handler+0x26>
		--Timer1;
 8002df2:	781a      	ldrb	r2, [r3, #0]
 8002df4:	3a01      	subs	r2, #1
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	701a      	strb	r2, [r3, #0]
	if (Timer2 > 0) {
 8002dfa:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <SysTick_Handler+0x44>)
 8002dfc:	781a      	ldrb	r2, [r3, #0]
 8002dfe:	2a00      	cmp	r2, #0
 8002e00:	d0f0      	beq.n	8002de4 <SysTick_Handler+0x10>
		--Timer2;
 8002e02:	781a      	ldrb	r2, [r3, #0]
 8002e04:	3a01      	subs	r2, #1
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	701a      	strb	r2, [r3, #0]
  HAL_IncTick();
 8002e0a:	f000 baa3 	b.w	8003354 <HAL_IncTick>
 8002e0e:	bf00      	nop
 8002e10:	20003088 	.word	0x20003088
 8002e14:	2000021e 	.word	0x2000021e
 8002e18:	20000220 	.word	0x20000220

08002e1c <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002e1c:	4801      	ldr	r0, [pc, #4]	; (8002e24 <TIM1_UP_TIM10_IRQHandler+0x8>)
 8002e1e:	f002 bdc3 	b.w	80059a8 <HAL_TIM_IRQHandler>
 8002e22:	bf00      	nop
 8002e24:	20002e14 	.word	0x20002e14

08002e28 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e28:	4801      	ldr	r0, [pc, #4]	; (8002e30 <TIM2_IRQHandler+0x8>)
 8002e2a:	f002 bdbd 	b.w	80059a8 <HAL_TIM_IRQHandler>
 8002e2e:	bf00      	nop
 8002e30:	20002ea4 	.word	0x20002ea4

08002e34 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e34:	4801      	ldr	r0, [pc, #4]	; (8002e3c <TIM3_IRQHandler+0x8>)
 8002e36:	f002 bdb7 	b.w	80059a8 <HAL_TIM_IRQHandler>
 8002e3a:	bf00      	nop
 8002e3c:	20002eec 	.word	0x20002eec

08002e40 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e40:	4801      	ldr	r0, [pc, #4]	; (8002e48 <USART1_IRQHandler+0x8>)
 8002e42:	f003 b97d 	b.w	8006140 <HAL_UART_IRQHandler>
 8002e46:	bf00      	nop
 8002e48:	20002f7c 	.word	0x20002f7c

08002e4c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002e4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002e50:	f001 b894 	b.w	8003f7c <HAL_GPIO_EXTI_IRQHandler>

08002e54 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e54:	4801      	ldr	r0, [pc, #4]	; (8002e5c <DMA2_Stream0_IRQHandler+0x8>)
 8002e56:	f000 beab 	b.w	8003bb0 <HAL_DMA_IRQHandler>
 8002e5a:	bf00      	nop
 8002e5c:	20002b98 	.word	0x20002b98

08002e60 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002e60:	4801      	ldr	r0, [pc, #4]	; (8002e68 <DMA2_Stream2_IRQHandler+0x8>)
 8002e62:	f000 bea5 	b.w	8003bb0 <HAL_DMA_IRQHandler>
 8002e66:	bf00      	nop
 8002e68:	20002bf8 	.word	0x20002bf8

08002e6c <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002e6c:	4801      	ldr	r0, [pc, #4]	; (8002e74 <DMA2_Stream7_IRQHandler+0x8>)
 8002e6e:	f000 be9f 	b.w	8003bb0 <HAL_DMA_IRQHandler>
 8002e72:	bf00      	nop
 8002e74:	20002c58 	.word	0x20002c58

08002e78 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002e78:	2001      	movs	r0, #1
 8002e7a:	4770      	bx	lr

08002e7c <_kill>:

int _kill(int pid, int sig)
{
 8002e7c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002e7e:	f005 fa9b 	bl	80083b8 <__errno>
 8002e82:	2316      	movs	r3, #22
 8002e84:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002e86:	f04f 30ff 	mov.w	r0, #4294967295
 8002e8a:	bd08      	pop	{r3, pc}

08002e8c <_exit>:

void _exit (int status)
{
 8002e8c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002e8e:	f005 fa93 	bl	80083b8 <__errno>
 8002e92:	2316      	movs	r3, #22
 8002e94:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002e96:	e7fe      	b.n	8002e96 <_exit+0xa>

08002e98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e98:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e9a:	1e16      	subs	r6, r2, #0
 8002e9c:	dd07      	ble.n	8002eae <_read+0x16>
 8002e9e:	460c      	mov	r4, r1
 8002ea0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8002ea2:	f3af 8000 	nop.w
 8002ea6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eaa:	42a5      	cmp	r5, r4
 8002eac:	d1f9      	bne.n	8002ea2 <_read+0xa>
	}

return len;
}
 8002eae:	4630      	mov	r0, r6
 8002eb0:	bd70      	pop	{r4, r5, r6, pc}
 8002eb2:	bf00      	nop

08002eb4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002eb4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eb6:	1e16      	subs	r6, r2, #0
 8002eb8:	dd07      	ble.n	8002eca <_write+0x16>
 8002eba:	460c      	mov	r4, r1
 8002ebc:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8002ebe:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002ec2:	f7ff fcc5 	bl	8002850 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ec6:	42ac      	cmp	r4, r5
 8002ec8:	d1f9      	bne.n	8002ebe <_write+0xa>
	}
	return len;
}
 8002eca:	4630      	mov	r0, r6
 8002ecc:	bd70      	pop	{r4, r5, r6, pc}
 8002ece:	bf00      	nop

08002ed0 <_close>:

int _close(int file)
{
	return -1;
}
 8002ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop

08002ed8 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002ed8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002edc:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002ede:	2000      	movs	r0, #0
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop

08002ee4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002ee4:	2001      	movs	r0, #1
 8002ee6:	4770      	bx	lr

08002ee8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002ee8:	2000      	movs	r0, #0
 8002eea:	4770      	bx	lr

08002eec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002eec:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002eee:	4c0c      	ldr	r4, [pc, #48]	; (8002f20 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <_sbrk+0x38>)
 8002ef2:	490d      	ldr	r1, [pc, #52]	; (8002f28 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8002ef4:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ef6:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 8002ef8:	b12a      	cbz	r2, 8002f06 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002efa:	4410      	add	r0, r2
 8002efc:	4288      	cmp	r0, r1
 8002efe:	d807      	bhi.n	8002f10 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002f00:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 8002f02:	4610      	mov	r0, r2
 8002f04:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002f06:	4a09      	ldr	r2, [pc, #36]	; (8002f2c <_sbrk+0x40>)
 8002f08:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002f0a:	4410      	add	r0, r2
 8002f0c:	4288      	cmp	r0, r1
 8002f0e:	d9f7      	bls.n	8002f00 <_sbrk+0x14>
    errno = ENOMEM;
 8002f10:	f005 fa52 	bl	80083b8 <__errno>
 8002f14:	230c      	movs	r3, #12
    return (void *)-1;
 8002f16:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8002f1a:	6003      	str	r3, [r0, #0]
}
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	bd10      	pop	{r4, pc}
 8002f20:	2000308c 	.word	0x2000308c
 8002f24:	20018000 	.word	0x20018000
 8002f28:	00000400 	.word	0x00000400
 8002f2c:	20003180 	.word	0x20003180

08002f30 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f30:	4a03      	ldr	r2, [pc, #12]	; (8002f40 <SystemInit+0x10>)
 8002f32:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002f36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f3a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f3e:	4770      	bx	lr
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <XBee_Transmit_File>:
	}
	printf("Already transmitting file\n");
	return -1;
}

void XBee_Transmit_File() {
 8002f44:	b508      	push	{r3, lr}
	printf("Transmitting file\n");
 8002f46:	4807      	ldr	r0, [pc, #28]	; (8002f64 <XBee_Transmit_File+0x20>)
 8002f48:	f006 f848 	bl	8008fdc <puts>
	HAL_UART_Transmit_DMA(XBEE_UART, file_buf, fsize);
 8002f4c:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <XBee_Transmit_File+0x24>)
 8002f4e:	4a07      	ldr	r2, [pc, #28]	; (8002f6c <XBee_Transmit_File+0x28>)
 8002f50:	6819      	ldr	r1, [r3, #0]
 8002f52:	8812      	ldrh	r2, [r2, #0]
 8002f54:	4806      	ldr	r0, [pc, #24]	; (8002f70 <XBee_Transmit_File+0x2c>)
 8002f56:	f002 ff59 	bl	8005e0c <HAL_UART_Transmit_DMA>
	transmitting_file = 2;
 8002f5a:	4b06      	ldr	r3, [pc, #24]	; (8002f74 <XBee_Transmit_File+0x30>)
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	601a      	str	r2, [r3, #0]
}
 8002f60:	bd08      	pop	{r3, pc}
 8002f62:	bf00      	nop
 8002f64:	0800b0a8 	.word	0x0800b0a8
 8002f68:	20003104 	.word	0x20003104
 8002f6c:	20003108 	.word	0x20003108
 8002f70:	20002f7c 	.word	0x20002f7c
 8002f74:	2000312c 	.word	0x2000312c

08002f78 <XBee_Resolve_File>:
			XBee_Receive(&XBee_Received);
		}
	}
}

int XBee_Resolve_File() {
 8002f78:	b530      	push	{r4, r5, lr}
	int ret = 0;
	ret = f_open(&fil, rpath, FA_OPEN_ALWAYS | FA_WRITE);
 8002f7a:	491d      	ldr	r1, [pc, #116]	; (8002ff0 <XBee_Resolve_File+0x78>)
 8002f7c:	481d      	ldr	r0, [pc, #116]	; (8002ff4 <XBee_Resolve_File+0x7c>)
int XBee_Resolve_File() {
 8002f7e:	b083      	sub	sp, #12
	ret = f_open(&fil, rpath, FA_OPEN_ALWAYS | FA_WRITE);
 8002f80:	2212      	movs	r2, #18
 8002f82:	f004 fcdf 	bl	8007944 <f_open>
	if(ret != FR_OK) {
 8002f86:	b9f0      	cbnz	r0, 8002fc6 <XBee_Resolve_File+0x4e>
		printf("Failed to open file (%i) \r\n", ret);
		return -1;
	}
	UINT bytes_written;
	ret = f_write(&fil, file_buf, rsize, &bytes_written);
 8002f88:	4b1b      	ldr	r3, [pc, #108]	; (8002ff8 <XBee_Resolve_File+0x80>)
 8002f8a:	4d1c      	ldr	r5, [pc, #112]	; (8002ffc <XBee_Resolve_File+0x84>)
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	6829      	ldr	r1, [r5, #0]
 8002f90:	4818      	ldr	r0, [pc, #96]	; (8002ff4 <XBee_Resolve_File+0x7c>)
 8002f92:	ab01      	add	r3, sp, #4
 8002f94:	f004 ffca 	bl	8007f2c <f_write>
	if(ret != FR_OK) {
 8002f98:	4601      	mov	r1, r0
 8002f9a:	b9d8      	cbnz	r0, 8002fd4 <XBee_Resolve_File+0x5c>
		printf("Failed to write file (%i) \r\n", ret);
		return -1;
	}
	ret = f_close(&fil);
 8002f9c:	4815      	ldr	r0, [pc, #84]	; (8002ff4 <XBee_Resolve_File+0x7c>)
 8002f9e:	f005 f957 	bl	8008250 <f_close>
	if(ret != FR_OK) {
 8002fa2:	4604      	mov	r4, r0
 8002fa4:	b9e0      	cbnz	r0, 8002fe0 <XBee_Resolve_File+0x68>
		printf("Failed to close file (%i) \r\n", ret);
		return -1;
	}
	printf("Received file\n");
 8002fa6:	4816      	ldr	r0, [pc, #88]	; (8003000 <XBee_Resolve_File+0x88>)
 8002fa8:	f006 f818 	bl	8008fdc <puts>
	free(file_buf);
 8002fac:	6828      	ldr	r0, [r5, #0]
 8002fae:	f005 fa35 	bl	800841c <free>
	receiving_file = 0;
 8002fb2:	4b14      	ldr	r3, [pc, #80]	; (8003004 <XBee_Resolve_File+0x8c>)
	HAL_UART_Receive_DMA(XBEE_UART, (uint8_t*) data, sizeof(XBee_Data));
 8002fb4:	4914      	ldr	r1, [pc, #80]	; (8003008 <XBee_Resolve_File+0x90>)
 8002fb6:	4815      	ldr	r0, [pc, #84]	; (800300c <XBee_Resolve_File+0x94>)
	receiving_file = 0;
 8002fb8:	601c      	str	r4, [r3, #0]
	HAL_UART_Receive_DMA(XBEE_UART, (uint8_t*) data, sizeof(XBee_Data));
 8002fba:	2270      	movs	r2, #112	; 0x70
 8002fbc:	f003 fa9a 	bl	80064f4 <HAL_UART_Receive_DMA>
	XBee_Receive(&XBee_Received);
	return ret;
}
 8002fc0:	4620      	mov	r0, r4
 8002fc2:	b003      	add	sp, #12
 8002fc4:	bd30      	pop	{r4, r5, pc}
 8002fc6:	4601      	mov	r1, r0
		printf("Failed to open file (%i) \r\n", ret);
 8002fc8:	4811      	ldr	r0, [pc, #68]	; (8003010 <XBee_Resolve_File+0x98>)
 8002fca:	f005 ff81 	bl	8008ed0 <iprintf>
		return -1;
 8002fce:	f04f 34ff 	mov.w	r4, #4294967295
 8002fd2:	e7f5      	b.n	8002fc0 <XBee_Resolve_File+0x48>
		printf("Failed to write file (%i) \r\n", ret);
 8002fd4:	480f      	ldr	r0, [pc, #60]	; (8003014 <XBee_Resolve_File+0x9c>)
 8002fd6:	f005 ff7b 	bl	8008ed0 <iprintf>
		return -1;
 8002fda:	f04f 34ff 	mov.w	r4, #4294967295
 8002fde:	e7ef      	b.n	8002fc0 <XBee_Resolve_File+0x48>
		printf("Failed to close file (%i) \r\n", ret);
 8002fe0:	4601      	mov	r1, r0
 8002fe2:	480d      	ldr	r0, [pc, #52]	; (8003018 <XBee_Resolve_File+0xa0>)
 8002fe4:	f005 ff74 	bl	8008ed0 <iprintf>
		return -1;
 8002fe8:	f04f 34ff 	mov.w	r4, #4294967295
 8002fec:	e7e8      	b.n	8002fc0 <XBee_Resolve_File+0x48>
 8002fee:	bf00      	nop
 8002ff0:	20003114 	.word	0x20003114
 8002ff4:	20000ae8 	.word	0x20000ae8
 8002ff8:	20003128 	.word	0x20003128
 8002ffc:	20003104 	.word	0x20003104
 8003000:	0800b1d8 	.word	0x0800b1d8
 8003004:	20003110 	.word	0x20003110
 8003008:	20003094 	.word	0x20003094
 800300c:	20002f7c 	.word	0x20002f7c
 8003010:	0800b034 	.word	0x0800b034
 8003014:	0800b1b8 	.word	0x0800b1b8
 8003018:	0800b06c 	.word	0x0800b06c

0800301c <XBee_Handshake>:

void XBee_Handshake() {
 800301c:	b538      	push	{r3, r4, r5, lr}
	printf("Broadcasting identity\r\n");
 800301e:	480f      	ldr	r0, [pc, #60]	; (800305c <XBee_Handshake+0x40>)
	if (last_transmit == 0 || time < last_transmit || time - last_transmit > MIN_TRANSMIT_PERIOD) {
 8003020:	4d0f      	ldr	r5, [pc, #60]	; (8003060 <XBee_Handshake+0x44>)
	printf("Broadcasting identity\r\n");
 8003022:	f005 ffdb 	bl	8008fdc <puts>
	xbee_packet.command = BroadcastIdentity;
	xbee_packet.target = 0;
	*((uint32_t *) xbee_packet.data) = UID;
 8003026:	4a0f      	ldr	r2, [pc, #60]	; (8003064 <XBee_Handshake+0x48>)
	xbee_packet.command = BroadcastIdentity;
 8003028:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <XBee_Handshake+0x4c>)
	*((uint32_t *) xbee_packet.data) = UID;
 800302a:	6812      	ldr	r2, [r2, #0]
	xbee_packet.target = 0;
 800302c:	2100      	movs	r1, #0
	*((uint32_t *) xbee_packet.data) = UID;
 800302e:	e9c3 1202 	strd	r1, r2, [r3, #8]
	xbee_packet.command = BroadcastIdentity;
 8003032:	2001      	movs	r0, #1
 8003034:	7018      	strb	r0, [r3, #0]
	uint32_t time = HAL_GetTick();
 8003036:	f000 f999 	bl	800336c <HAL_GetTick>
	if (last_transmit == 0 || time < last_transmit || time - last_transmit > MIN_TRANSMIT_PERIOD) {
 800303a:	682b      	ldr	r3, [r5, #0]
	uint32_t time = HAL_GetTick();
 800303c:	4604      	mov	r4, r0
	if (last_transmit == 0 || time < last_transmit || time - last_transmit > MIN_TRANSMIT_PERIOD) {
 800303e:	b10b      	cbz	r3, 8003044 <XBee_Handshake+0x28>
 8003040:	4298      	cmp	r0, r3
 8003042:	d206      	bcs.n	8003052 <XBee_Handshake+0x36>
		HAL_UART_Transmit_DMA(XBEE_UART, (uint8_t*) data, sizeof(XBee_Data));
 8003044:	4908      	ldr	r1, [pc, #32]	; (8003068 <XBee_Handshake+0x4c>)
 8003046:	4809      	ldr	r0, [pc, #36]	; (800306c <XBee_Handshake+0x50>)
 8003048:	2270      	movs	r2, #112	; 0x70
 800304a:	f002 fedf 	bl	8005e0c <HAL_UART_Transmit_DMA>
		last_transmit = time;
 800304e:	602c      	str	r4, [r5, #0]
//	HAL_Delay(500);
//	printf("Transmitting file\n");
//	XBee_Transmit_File_Start(path);
//	while (transmitting_file);
//	xbee_packet.command = BroadcastIdentity;
}
 8003050:	bd38      	pop	{r3, r4, r5, pc}
	if (last_transmit == 0 || time < last_transmit || time - last_transmit > MIN_TRANSMIT_PERIOD) {
 8003052:	1ac3      	subs	r3, r0, r3
 8003054:	2b64      	cmp	r3, #100	; 0x64
 8003056:	d9fb      	bls.n	8003050 <XBee_Handshake+0x34>
 8003058:	e7f4      	b.n	8003044 <XBee_Handshake+0x28>
 800305a:	bf00      	nop
 800305c:	0800b1e8 	.word	0x0800b1e8
 8003060:	2000310c 	.word	0x2000310c
 8003064:	20003090 	.word	0x20003090
 8003068:	20003018 	.word	0x20003018
 800306c:	20002f7c 	.word	0x20002f7c

08003070 <XBee_Init>:

void XBee_Init() {
 8003070:	b510      	push	{r4, lr}
	UID = HAL_GetUIDw0() + HAL_GetUIDw1() + HAL_GetUIDw2();
 8003072:	f000 f993 	bl	800339c <HAL_GetUIDw0>
 8003076:	4604      	mov	r4, r0
 8003078:	f000 f996 	bl	80033a8 <HAL_GetUIDw1>
 800307c:	4404      	add	r4, r0
 800307e:	f000 f999 	bl	80033b4 <HAL_GetUIDw2>
 8003082:	4b09      	ldr	r3, [pc, #36]	; (80030a8 <XBee_Init+0x38>)
 8003084:	1821      	adds	r1, r4, r0
	printf("UID: %u\r\n", (unsigned int) UID);
 8003086:	4809      	ldr	r0, [pc, #36]	; (80030ac <XBee_Init+0x3c>)
	UID = HAL_GetUIDw0() + HAL_GetUIDw1() + HAL_GetUIDw2();
 8003088:	6019      	str	r1, [r3, #0]
	printf("UID: %u\r\n", (unsigned int) UID);
 800308a:	f005 ff21 	bl	8008ed0 <iprintf>
	__HAL_TIM_SET_AUTORELOAD(FILE_TIMER, 5000);
 800308e:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <XBee_Init+0x40>)
	HAL_UART_Receive_DMA(XBEE_UART, (uint8_t*) data, sizeof(XBee_Data));
 8003090:	4908      	ldr	r1, [pc, #32]	; (80030b4 <XBee_Init+0x44>)
	__HAL_TIM_SET_AUTORELOAD(FILE_TIMER, 5000);
 8003092:	681a      	ldr	r2, [r3, #0]
	HAL_UART_Receive_DMA(XBEE_UART, (uint8_t*) data, sizeof(XBee_Data));
 8003094:	4808      	ldr	r0, [pc, #32]	; (80030b8 <XBee_Init+0x48>)
	__HAL_TIM_SET_AUTORELOAD(FILE_TIMER, 5000);
 8003096:	f241 3488 	movw	r4, #5000	; 0x1388
 800309a:	62d4      	str	r4, [r2, #44]	; 0x2c
 800309c:	60dc      	str	r4, [r3, #12]
	HAL_UART_Receive_DMA(XBEE_UART, (uint8_t*) data, sizeof(XBee_Data));
 800309e:	2270      	movs	r2, #112	; 0x70
	XBee_Receive(&XBee_Received);
}
 80030a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Receive_DMA(XBEE_UART, (uint8_t*) data, sizeof(XBee_Data));
 80030a4:	f003 ba26 	b.w	80064f4 <HAL_UART_Receive_DMA>
 80030a8:	20003090 	.word	0x20003090
 80030ac:	0800b200 	.word	0x0800b200
 80030b0:	20002e5c 	.word	0x20002e5c
 80030b4:	20003094 	.word	0x20003094
 80030b8:	20002f7c 	.word	0x20002f7c

080030bc <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
	if (huart == XBEE_UART) {
 80030bc:	4b03      	ldr	r3, [pc, #12]	; (80030cc <HAL_UART_ErrorCallback+0x10>)
 80030be:	4283      	cmp	r3, r0
 80030c0:	d000      	beq.n	80030c4 <HAL_UART_ErrorCallback+0x8>
		printf("XBee Error\n");
	}
}
 80030c2:	4770      	bx	lr
		printf("XBee Error\n");
 80030c4:	4802      	ldr	r0, [pc, #8]	; (80030d0 <HAL_UART_ErrorCallback+0x14>)
 80030c6:	f005 bf89 	b.w	8008fdc <puts>
 80030ca:	bf00      	nop
 80030cc:	20002f7c 	.word	0x20002f7c
 80030d0:	0800b20c 	.word	0x0800b20c

080030d4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	if (huart == XBEE_UART) {
 80030d4:	4b12      	ldr	r3, [pc, #72]	; (8003120 <HAL_UART_TxCpltCallback+0x4c>)
 80030d6:	4283      	cmp	r3, r0
 80030d8:	d000      	beq.n	80030dc <HAL_UART_TxCpltCallback+0x8>
 80030da:	4770      	bx	lr
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80030dc:	b510      	push	{r4, lr}
		if (transmitting_file == 1) {
 80030de:	4c11      	ldr	r4, [pc, #68]	; (8003124 <HAL_UART_TxCpltCallback+0x50>)
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d003      	beq.n	80030ee <HAL_UART_TxCpltCallback+0x1a>
			while (HAL_TIM_Base_GetState(FILE_TIMER) != HAL_TIM_STATE_READY);
			FIX_TIMER_TRIGGER(FILE_TIMER);
			HAL_TIM_Base_Start_IT(FILE_TIMER);
		} else if (transmitting_file == 2) {
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d00f      	beq.n	800310c <HAL_UART_TxCpltCallback+0x38>
			printf("Transmitted file\n");
			free(file_buf);
			transmitting_file = 0;
		}
	}
}
 80030ec:	bd10      	pop	{r4, pc}
 80030ee:	4c0e      	ldr	r4, [pc, #56]	; (8003128 <HAL_UART_TxCpltCallback+0x54>)
			while (HAL_TIM_Base_GetState(FILE_TIMER) != HAL_TIM_STATE_READY);
 80030f0:	4620      	mov	r0, r4
 80030f2:	f002 fd03 	bl	8005afc <HAL_TIM_Base_GetState>
 80030f6:	2801      	cmp	r0, #1
 80030f8:	d1fa      	bne.n	80030f0 <HAL_UART_TxCpltCallback+0x1c>
			FIX_TIMER_TRIGGER(FILE_TIMER);
 80030fa:	6823      	ldr	r3, [r4, #0]
			HAL_TIM_Base_Start_IT(FILE_TIMER);
 80030fc:	480a      	ldr	r0, [pc, #40]	; (8003128 <HAL_UART_TxCpltCallback+0x54>)
			FIX_TIMER_TRIGGER(FILE_TIMER);
 80030fe:	f06f 0201 	mvn.w	r2, #1
}
 8003102:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			FIX_TIMER_TRIGGER(FILE_TIMER);
 8003106:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(FILE_TIMER);
 8003108:	f002 b9c4 	b.w	8005494 <HAL_TIM_Base_Start_IT>
			printf("Transmitted file\n");
 800310c:	4807      	ldr	r0, [pc, #28]	; (800312c <HAL_UART_TxCpltCallback+0x58>)
 800310e:	f005 ff65 	bl	8008fdc <puts>
			free(file_buf);
 8003112:	4b07      	ldr	r3, [pc, #28]	; (8003130 <HAL_UART_TxCpltCallback+0x5c>)
 8003114:	6818      	ldr	r0, [r3, #0]
 8003116:	f005 f981 	bl	800841c <free>
			transmitting_file = 0;
 800311a:	2300      	movs	r3, #0
 800311c:	6023      	str	r3, [r4, #0]
}
 800311e:	bd10      	pop	{r4, pc}
 8003120:	20002f7c 	.word	0x20002f7c
 8003124:	2000312c 	.word	0x2000312c
 8003128:	20002e5c 	.word	0x20002e5c
 800312c:	0800b218 	.word	0x0800b218
 8003130:	20003104 	.word	0x20003104

08003134 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (huart == XBEE_UART) {
 8003136:	4b40      	ldr	r3, [pc, #256]	; (8003238 <HAL_UART_RxCpltCallback+0x104>)
 8003138:	4283      	cmp	r3, r0
 800313a:	d000      	beq.n	800313e <HAL_UART_RxCpltCallback+0xa>
			XBee_Resolve();
		} else {
			XBee_Resolve_File();
		}
	}
}
 800313c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!receiving_file) {
 800313e:	4c3f      	ldr	r4, [pc, #252]	; (800323c <HAL_UART_RxCpltCallback+0x108>)
 8003140:	6823      	ldr	r3, [r4, #0]
 8003142:	b97b      	cbnz	r3, 8003164 <HAL_UART_RxCpltCallback+0x30>
	if (XBee_Received.target == 0 || XBee_Received.target == UID) {
 8003144:	4d3e      	ldr	r5, [pc, #248]	; (8003240 <HAL_UART_RxCpltCallback+0x10c>)
 8003146:	68ab      	ldr	r3, [r5, #8]
 8003148:	b93b      	cbnz	r3, 800315a <HAL_UART_RxCpltCallback+0x26>
		switch (XBee_Received.command) {
 800314a:	782b      	ldrb	r3, [r5, #0]
 800314c:	2b05      	cmp	r3, #5
 800314e:	d862      	bhi.n	8003216 <HAL_UART_RxCpltCallback+0xe2>
 8003150:	e8df f003 	tbb	[pc, r3]
 8003154:	6161385d 	.word	0x6161385d
 8003158:	0c1a      	.short	0x0c1a
	if (XBee_Received.target == 0 || XBee_Received.target == UID) {
 800315a:	4a3a      	ldr	r2, [pc, #232]	; (8003244 <HAL_UART_RxCpltCallback+0x110>)
 800315c:	6812      	ldr	r2, [r2, #0]
 800315e:	4293      	cmp	r3, r2
 8003160:	d0f3      	beq.n	800314a <HAL_UART_RxCpltCallback+0x16>
}
 8003162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003164:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			XBee_Resolve_File();
 8003168:	f7ff bf06 	b.w	8002f78 <XBee_Resolve_File>
			printf("Impacted detected on device %u\n", XBee_Received.data[0]);
 800316c:	7b29      	ldrb	r1, [r5, #12]
 800316e:	4836      	ldr	r0, [pc, #216]	; (8003248 <HAL_UART_RxCpltCallback+0x114>)
 8003170:	f005 feae 	bl	8008ed0 <iprintf>
		if (!receiving_file) {
 8003174:	6823      	ldr	r3, [r4, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1e0      	bne.n	800313c <HAL_UART_RxCpltCallback+0x8>
}
 800317a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_UART_Receive_DMA(XBEE_UART, (uint8_t*) data, sizeof(XBee_Data));
 800317e:	4930      	ldr	r1, [pc, #192]	; (8003240 <HAL_UART_RxCpltCallback+0x10c>)
 8003180:	482d      	ldr	r0, [pc, #180]	; (8003238 <HAL_UART_RxCpltCallback+0x104>)
 8003182:	2270      	movs	r2, #112	; 0x70
 8003184:	f003 b9b6 	b.w	80064f4 <HAL_UART_Receive_DMA>
			printf("Preparing to receive file\n");
 8003188:	4830      	ldr	r0, [pc, #192]	; (800324c <HAL_UART_RxCpltCallback+0x118>)
			rsize = *((FSIZE_t *) XBee_Received.data);
 800318a:	4e31      	ldr	r6, [pc, #196]	; (8003250 <HAL_UART_RxCpltCallback+0x11c>)
			printf("Preparing to receive file\n");
 800318c:	f005 ff26 	bl	8008fdc <puts>
			rsize = *((FSIZE_t *) XBee_Received.data);
 8003190:	68eb      	ldr	r3, [r5, #12]
			strcpy(rpath, (TCHAR *) &XBee_Received.data[sizeof(FSIZE_t)]);
 8003192:	4930      	ldr	r1, [pc, #192]	; (8003254 <HAL_UART_RxCpltCallback+0x120>)
 8003194:	4830      	ldr	r0, [pc, #192]	; (8003258 <HAL_UART_RxCpltCallback+0x124>)
			rsize = *((FSIZE_t *) XBee_Received.data);
 8003196:	6033      	str	r3, [r6, #0]
			strcpy(rpath, (TCHAR *) &XBee_Received.data[sizeof(FSIZE_t)]);
 8003198:	f005 ff38 	bl	800900c <strcpy>
	if (!receiving_file) {
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d13d      	bne.n	800321e <HAL_UART_RxCpltCallback+0xea>
		printf("Receiving file\n");
 80031a2:	482e      	ldr	r0, [pc, #184]	; (800325c <HAL_UART_RxCpltCallback+0x128>)
 80031a4:	f005 ff1a 	bl	8008fdc <puts>
		file_buf = (uint8_t *) malloc(rsize);
 80031a8:	6835      	ldr	r5, [r6, #0]
 80031aa:	4628      	mov	r0, r5
 80031ac:	f005 f92e 	bl	800840c <malloc>
 80031b0:	4b2b      	ldr	r3, [pc, #172]	; (8003260 <HAL_UART_RxCpltCallback+0x12c>)
		HAL_UART_Receive_DMA(XBEE_UART, file_buf, rsize);
 80031b2:	4601      	mov	r1, r0
		file_buf = (uint8_t *) malloc(rsize);
 80031b4:	6018      	str	r0, [r3, #0]
		HAL_UART_Receive_DMA(XBEE_UART, file_buf, rsize);
 80031b6:	b2aa      	uxth	r2, r5
 80031b8:	481f      	ldr	r0, [pc, #124]	; (8003238 <HAL_UART_RxCpltCallback+0x104>)
 80031ba:	f003 f99b 	bl	80064f4 <HAL_UART_Receive_DMA>
		receiving_file = 1;
 80031be:	2301      	movs	r3, #1
 80031c0:	6023      	str	r3, [r4, #0]
}
 80031c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (num_registered_devices == MAX_DEVICES) {
 80031c4:	4f27      	ldr	r7, [pc, #156]	; (8003264 <HAL_UART_RxCpltCallback+0x130>)
 80031c6:	683e      	ldr	r6, [r7, #0]
 80031c8:	2e03      	cmp	r6, #3
 80031ca:	d031      	beq.n	8003230 <HAL_UART_RxCpltCallback+0xfc>
			for (int i = 0; i < num_registered_devices; i++) {
 80031cc:	2e00      	cmp	r6, #0
			uint32_t uid = *((uint32_t *) XBee_Received.data);
 80031ce:	68ed      	ldr	r5, [r5, #12]
				if (devices_removed[i].uid == uid) {
 80031d0:	4825      	ldr	r0, [pc, #148]	; (8003268 <HAL_UART_RxCpltCallback+0x134>)
			for (int i = 0; i < num_registered_devices; i++) {
 80031d2:	dd0c      	ble.n	80031ee <HAL_UART_RxCpltCallback+0xba>
				if (devices_removed[i].uid == uid) {
 80031d4:	6802      	ldr	r2, [r0, #0]
 80031d6:	4295      	cmp	r5, r2
 80031d8:	d025      	beq.n	8003226 <HAL_UART_RxCpltCallback+0xf2>
			for (int i = 0; i < num_registered_devices; i++) {
 80031da:	2e01      	cmp	r6, #1
 80031dc:	d007      	beq.n	80031ee <HAL_UART_RxCpltCallback+0xba>
				if (devices_removed[i].uid == uid) {
 80031de:	6982      	ldr	r2, [r0, #24]
 80031e0:	4295      	cmp	r5, r2
 80031e2:	d020      	beq.n	8003226 <HAL_UART_RxCpltCallback+0xf2>
			for (int i = 0; i < num_registered_devices; i++) {
 80031e4:	2e02      	cmp	r6, #2
 80031e6:	d002      	beq.n	80031ee <HAL_UART_RxCpltCallback+0xba>
				if (devices_removed[i].uid == uid) {
 80031e8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80031ea:	4295      	cmp	r5, r2
 80031ec:	d01b      	beq.n	8003226 <HAL_UART_RxCpltCallback+0xf2>
			devices_removed[num_registered_devices].uid = uid;
 80031ee:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80031f2:	00d2      	lsls	r2, r2, #3
			strcpy(devices_removed[num_registered_devices].file_path, (TCHAR *) &XBee_Received.data[sizeof(uint32_t)]);
 80031f4:	4917      	ldr	r1, [pc, #92]	; (8003254 <HAL_UART_RxCpltCallback+0x120>)
			devices_removed[num_registered_devices].uid = uid;
 80031f6:	5085      	str	r5, [r0, r2]
			strcpy(devices_removed[num_registered_devices].file_path, (TCHAR *) &XBee_Received.data[sizeof(uint32_t)]);
 80031f8:	3204      	adds	r2, #4
 80031fa:	4410      	add	r0, r2
 80031fc:	f005 ff06 	bl	800900c <strcpy>
			num_registered_devices++;
 8003200:	3601      	adds	r6, #1
			printf("Registered new device with UID %u\n", (unsigned int) uid);
 8003202:	4629      	mov	r1, r5
 8003204:	4819      	ldr	r0, [pc, #100]	; (800326c <HAL_UART_RxCpltCallback+0x138>)
			num_registered_devices++;
 8003206:	603e      	str	r6, [r7, #0]
			printf("Registered new device with UID %u\n", (unsigned int) uid);
 8003208:	f005 fe62 	bl	8008ed0 <iprintf>
 800320c:	e7b2      	b.n	8003174 <HAL_UART_RxCpltCallback+0x40>
			printf("%s\n", (char *) XBee_Received.data);
 800320e:	4818      	ldr	r0, [pc, #96]	; (8003270 <HAL_UART_RxCpltCallback+0x13c>)
 8003210:	f005 fee4 	bl	8008fdc <puts>
			break;
 8003214:	e7ae      	b.n	8003174 <HAL_UART_RxCpltCallback+0x40>
			printf("Unknown command received over network\n");
 8003216:	4817      	ldr	r0, [pc, #92]	; (8003274 <HAL_UART_RxCpltCallback+0x140>)
 8003218:	f005 fee0 	bl	8008fdc <puts>
 800321c:	e7aa      	b.n	8003174 <HAL_UART_RxCpltCallback+0x40>
		printf("Already receiving file\n");
 800321e:	4816      	ldr	r0, [pc, #88]	; (8003278 <HAL_UART_RxCpltCallback+0x144>)
 8003220:	f005 fedc 	bl	8008fdc <puts>
 8003224:	e7a6      	b.n	8003174 <HAL_UART_RxCpltCallback+0x40>
					printf("Already registered device %u\n", (unsigned int) uid);
 8003226:	4629      	mov	r1, r5
 8003228:	4814      	ldr	r0, [pc, #80]	; (800327c <HAL_UART_RxCpltCallback+0x148>)
 800322a:	f005 fe51 	bl	8008ed0 <iprintf>
					goto done;
 800322e:	e7a1      	b.n	8003174 <HAL_UART_RxCpltCallback+0x40>
				printf("Maximum registered network devices reached\n");
 8003230:	4813      	ldr	r0, [pc, #76]	; (8003280 <HAL_UART_RxCpltCallback+0x14c>)
 8003232:	f005 fed3 	bl	8008fdc <puts>
				break;
 8003236:	e79d      	b.n	8003174 <HAL_UART_RxCpltCallback+0x40>
 8003238:	20002f7c 	.word	0x20002f7c
 800323c:	20003110 	.word	0x20003110
 8003240:	20003094 	.word	0x20003094
 8003244:	20003090 	.word	0x20003090
 8003248:	0800b170 	.word	0x0800b170
 800324c:	0800b154 	.word	0x0800b154
 8003250:	20003128 	.word	0x20003128
 8003254:	200030a4 	.word	0x200030a4
 8003258:	20003114 	.word	0x20003114
 800325c:	0800b0bc 	.word	0x0800b0bc
 8003260:	20003104 	.word	0x20003104
 8003264:	20003008 	.word	0x20003008
 8003268:	20000a84 	.word	0x20000a84
 800326c:	0800b130 	.word	0x0800b130
 8003270:	200030a0 	.word	0x200030a0
 8003274:	0800b190 	.word	0x0800b190
 8003278:	0800b0cc 	.word	0x0800b0cc
 800327c:	0800b110 	.word	0x0800b110
 8003280:	0800b0e4 	.word	0x0800b0e4

08003284 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003284:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003288:	480d      	ldr	r0, [pc, #52]	; (80032c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800328a:	490e      	ldr	r1, [pc, #56]	; (80032c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800328c:	4a0e      	ldr	r2, [pc, #56]	; (80032c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800328e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003290:	e002      	b.n	8003298 <LoopCopyDataInit>

08003292 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003292:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003294:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003296:	3304      	adds	r3, #4

08003298 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003298:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800329a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800329c:	d3f9      	bcc.n	8003292 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800329e:	4a0b      	ldr	r2, [pc, #44]	; (80032cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80032a0:	4c0b      	ldr	r4, [pc, #44]	; (80032d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80032a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032a4:	e001      	b.n	80032aa <LoopFillZerobss>

080032a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032a8:	3204      	adds	r2, #4

080032aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032ac:	d3fb      	bcc.n	80032a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80032ae:	f7ff fe3f 	bl	8002f30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032b2:	f005 f887 	bl	80083c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032b6:	f7fe ffb7 	bl	8002228 <main>
  bx  lr    
 80032ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80032bc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80032c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032c4:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80032c8:	0800b6ac 	.word	0x0800b6ac
  ldr r2, =_sbss
 80032cc:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80032d0:	20003180 	.word	0x20003180

080032d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032d4:	e7fe      	b.n	80032d4 <ADC_IRQHandler>
	...

080032d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032d8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032da:	4a0e      	ldr	r2, [pc, #56]	; (8003314 <HAL_InitTick+0x3c>)
 80032dc:	4b0e      	ldr	r3, [pc, #56]	; (8003318 <HAL_InitTick+0x40>)
 80032de:	7812      	ldrb	r2, [r2, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
{
 80032e2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032e8:	fbb0 f0f2 	udiv	r0, r0, r2
 80032ec:	fbb3 f0f0 	udiv	r0, r3, r0
 80032f0:	f000 fb12 	bl	8003918 <HAL_SYSTICK_Config>
 80032f4:	b908      	cbnz	r0, 80032fa <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032f6:	2d0f      	cmp	r5, #15
 80032f8:	d901      	bls.n	80032fe <HAL_InitTick+0x26>
    return HAL_ERROR;
 80032fa:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80032fc:	bd38      	pop	{r3, r4, r5, pc}
 80032fe:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003300:	4602      	mov	r2, r0
 8003302:	4629      	mov	r1, r5
 8003304:	f04f 30ff 	mov.w	r0, #4294967295
 8003308:	f000 faba 	bl	8003880 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800330c:	4b03      	ldr	r3, [pc, #12]	; (800331c <HAL_InitTick+0x44>)
 800330e:	4620      	mov	r0, r4
 8003310:	601d      	str	r5, [r3, #0]
}
 8003312:	bd38      	pop	{r3, r4, r5, pc}
 8003314:	2000000c 	.word	0x2000000c
 8003318:	20000008 	.word	0x20000008
 800331c:	20000010 	.word	0x20000010

08003320 <HAL_Init>:
{
 8003320:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003322:	4b0b      	ldr	r3, [pc, #44]	; (8003350 <HAL_Init+0x30>)
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800332a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003332:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800333a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800333c:	2003      	movs	r0, #3
 800333e:	f000 fa8d 	bl	800385c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003342:	2000      	movs	r0, #0
 8003344:	f7ff ffc8 	bl	80032d8 <HAL_InitTick>
  HAL_MspInit();
 8003348:	f7ff fa94 	bl	8002874 <HAL_MspInit>
}
 800334c:	2000      	movs	r0, #0
 800334e:	bd08      	pop	{r3, pc}
 8003350:	40023c00 	.word	0x40023c00

08003354 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003354:	4a03      	ldr	r2, [pc, #12]	; (8003364 <HAL_IncTick+0x10>)
 8003356:	4b04      	ldr	r3, [pc, #16]	; (8003368 <HAL_IncTick+0x14>)
 8003358:	6811      	ldr	r1, [r2, #0]
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	440b      	add	r3, r1
 800335e:	6013      	str	r3, [r2, #0]
}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	20003130 	.word	0x20003130
 8003368:	2000000c 	.word	0x2000000c

0800336c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800336c:	4b01      	ldr	r3, [pc, #4]	; (8003374 <HAL_GetTick+0x8>)
 800336e:	6818      	ldr	r0, [r3, #0]
}
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	20003130 	.word	0x20003130

08003378 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003378:	b538      	push	{r3, r4, r5, lr}
 800337a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800337c:	f7ff fff6 	bl	800336c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003380:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003382:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003384:	d002      	beq.n	800338c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003386:	4b04      	ldr	r3, [pc, #16]	; (8003398 <HAL_Delay+0x20>)
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800338c:	f7ff ffee 	bl	800336c <HAL_GetTick>
 8003390:	1b43      	subs	r3, r0, r5
 8003392:	42a3      	cmp	r3, r4
 8003394:	d3fa      	bcc.n	800338c <HAL_Delay+0x14>
  {
  }
}
 8003396:	bd38      	pop	{r3, r4, r5, pc}
 8003398:	2000000c 	.word	0x2000000c

0800339c <HAL_GetUIDw0>:
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
 800339c:	4b01      	ldr	r3, [pc, #4]	; (80033a4 <HAL_GetUIDw0+0x8>)
}
 800339e:	f8d3 0a10 	ldr.w	r0, [r3, #2576]	; 0xa10
 80033a2:	4770      	bx	lr
 80033a4:	1fff7000 	.word	0x1fff7000

080033a8 <HAL_GetUIDw1>:
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80033a8:	4b01      	ldr	r3, [pc, #4]	; (80033b0 <HAL_GetUIDw1+0x8>)
}
 80033aa:	f8d3 0a14 	ldr.w	r0, [r3, #2580]	; 0xa14
 80033ae:	4770      	bx	lr
 80033b0:	1fff7000 	.word	0x1fff7000

080033b4 <HAL_GetUIDw2>:
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80033b4:	4b01      	ldr	r3, [pc, #4]	; (80033bc <HAL_GetUIDw2+0x8>)
}
 80033b6:	f8d3 0a18 	ldr.w	r0, [r3, #2584]	; 0xa18
 80033ba:	4770      	bx	lr
 80033bc:	1fff7000 	.word	0x1fff7000

080033c0 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033c0:	2800      	cmp	r0, #0
 80033c2:	f000 809f 	beq.w	8003504 <HAL_ADC_Init+0x144>
{
 80033c6:	b538      	push	{r3, r4, r5, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033c8:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80033ca:	4604      	mov	r4, r0
 80033cc:	b13d      	cbz	r5, 80033de <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80033d0:	06db      	lsls	r3, r3, #27
 80033d2:	d50c      	bpl.n	80033ee <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80033d4:	2300      	movs	r3, #0
 80033d6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 80033da:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 80033dc:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 80033de:	f7ff fa67 	bl	80028b0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80033e2:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 80033e6:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033ea:	06db      	lsls	r3, r3, #27
 80033ec:	d4f2      	bmi.n	80033d4 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 80033ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80033f0:	4a48      	ldr	r2, [pc, #288]	; (8003514 <HAL_ADC_Init+0x154>)
    ADC_STATE_CLR_SET(hadc->State,
 80033f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033f6:	f023 0302 	bic.w	r3, r3, #2
 80033fa:	f043 0302 	orr.w	r3, r3, #2
 80033fe:	6423      	str	r3, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003400:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003402:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003404:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8003408:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800340a:	6851      	ldr	r1, [r2, #4]
 800340c:	6860      	ldr	r0, [r4, #4]
 800340e:	4301      	orrs	r1, r0
 8003410:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003412:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003414:	6925      	ldr	r5, [r4, #16]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003416:	68a0      	ldr	r0, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003418:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800341c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800341e:	6859      	ldr	r1, [r3, #4]
 8003420:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8003424:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003426:	6859      	ldr	r1, [r3, #4]
 8003428:	f021 7140 	bic.w	r1, r1, #50331648	; 0x3000000
 800342c:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	4302      	orrs	r2, r0
 8003432:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003434:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003436:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003438:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800343c:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800343e:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003440:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003442:	4302      	orrs	r2, r0
 8003444:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003446:	4a34      	ldr	r2, [pc, #208]	; (8003518 <HAL_ADC_Init+0x158>)
 8003448:	4291      	cmp	r1, r2
 800344a:	d052      	beq.n	80034f2 <HAL_ADC_Init+0x132>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800344c:	6898      	ldr	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800344e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003450:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 8003454:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	4311      	orrs	r1, r2
 800345a:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800345c:	6899      	ldr	r1, [r3, #8]
 800345e:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8003462:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	432a      	orrs	r2, r5
 8003468:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	f022 0202 	bic.w	r2, r2, #2
 8003470:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003472:	689a      	ldr	r2, [r3, #8]
 8003474:	7e21      	ldrb	r1, [r4, #24]
 8003476:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800347a:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800347c:	f894 2020 	ldrb.w	r2, [r4, #32]
 8003480:	2a00      	cmp	r2, #0
 8003482:	d041      	beq.n	8003508 <HAL_ADC_Init+0x148>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003484:	6859      	ldr	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003486:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003488:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800348c:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800348e:	6858      	ldr	r0, [r3, #4]
 8003490:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8003494:	6058      	str	r0, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003496:	1e51      	subs	r1, r2, #1
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800349e:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034a2:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034a4:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80034aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034ae:	3901      	subs	r1, #1
 80034b0:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80034b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034b6:	6899      	ldr	r1, [r3, #8]
 80034b8:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80034bc:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034be:	6899      	ldr	r1, [r3, #8]
 80034c0:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80034c4:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 80034c8:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034ca:	6899      	ldr	r1, [r3, #8]
 80034cc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80034d0:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034d2:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80034d4:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034d6:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 80034da:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80034dc:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80034de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034e0:	f023 0303 	bic.w	r3, r3, #3
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80034ea:	2300      	movs	r3, #0
 80034ec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80034f0:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003500:	609a      	str	r2, [r3, #8]
 8003502:	e7b2      	b.n	800346a <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8003504:	2001      	movs	r0, #1
}
 8003506:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800350e:	605a      	str	r2, [r3, #4]
 8003510:	e7c6      	b.n	80034a0 <HAL_ADC_Init+0xe0>
 8003512:	bf00      	nop
 8003514:	40012300 	.word	0x40012300
 8003518:	0f000001 	.word	0x0f000001

0800351c <HAL_ADC_Start_DMA>:
{
 800351c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 800351e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003522:	b082      	sub	sp, #8
 8003524:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8003526:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8003528:	f04f 0000 	mov.w	r0, #0
 800352c:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 800352e:	f000 8087 	beq.w	8003640 <HAL_ADC_Start_DMA+0x124>
 8003532:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003534:	682e      	ldr	r6, [r5, #0]
  __HAL_LOCK(hadc);
 8003536:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800353a:	68b3      	ldr	r3, [r6, #8]
 800353c:	07dc      	lsls	r4, r3, #31
 800353e:	d414      	bmi.n	800356a <HAL_ADC_Start_DMA+0x4e>
    __HAL_ADC_ENABLE(hadc);
 8003540:	68b3      	ldr	r3, [r6, #8]
 8003542:	f043 0301 	orr.w	r3, r3, #1
 8003546:	60b3      	str	r3, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003548:	4b3f      	ldr	r3, [pc, #252]	; (8003648 <HAL_ADC_Start_DMA+0x12c>)
 800354a:	6818      	ldr	r0, [r3, #0]
 800354c:	4b3f      	ldr	r3, [pc, #252]	; (800364c <HAL_ADC_Start_DMA+0x130>)
 800354e:	fba3 3000 	umull	r3, r0, r3, r0
 8003552:	0c80      	lsrs	r0, r0, #18
 8003554:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003558:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 800355a:	9b01      	ldr	r3, [sp, #4]
 800355c:	b12b      	cbz	r3, 800356a <HAL_ADC_Start_DMA+0x4e>
      counter--;
 800355e:	9c01      	ldr	r4, [sp, #4]
 8003560:	3c01      	subs	r4, #1
 8003562:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 8003564:	9801      	ldr	r0, [sp, #4]
 8003566:	2800      	cmp	r0, #0
 8003568:	d1f9      	bne.n	800355e <HAL_ADC_Start_DMA+0x42>
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800356a:	68b3      	ldr	r3, [r6, #8]
 800356c:	05d8      	lsls	r0, r3, #23
 800356e:	d503      	bpl.n	8003578 <HAL_ADC_Start_DMA+0x5c>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003570:	68b3      	ldr	r3, [r6, #8]
 8003572:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003576:	60b3      	str	r3, [r6, #8]
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003578:	68b0      	ldr	r0, [r6, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800357a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800357c:	f010 0001 	ands.w	r0, r0, #1
 8003580:	d042      	beq.n	8003608 <HAL_ADC_Start_DMA+0xec>
    ADC_STATE_CLR_SET(hadc->State,
 8003582:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003586:	f023 0301 	bic.w	r3, r3, #1
 800358a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800358e:	642b      	str	r3, [r5, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003590:	6873      	ldr	r3, [r6, #4]
 8003592:	055b      	lsls	r3, r3, #21
 8003594:	d505      	bpl.n	80035a2 <HAL_ADC_Start_DMA+0x86>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003596:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8003598:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800359c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035a0:	642b      	str	r3, [r5, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035a2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035a4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035a6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80035aa:	bf1c      	itt	ne
 80035ac:	6c6b      	ldrne	r3, [r5, #68]	; 0x44
 80035ae:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80035b2:	646b      	str	r3, [r5, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 80035b4:	2400      	movs	r4, #0
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035b6:	4613      	mov	r3, r2
 80035b8:	460a      	mov	r2, r1
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035ba:	4925      	ldr	r1, [pc, #148]	; (8003650 <HAL_ADC_Start_DMA+0x134>)
    __HAL_UNLOCK(hadc);   
 80035bc:	f885 403c 	strb.w	r4, [r5, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035c0:	63c1      	str	r1, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035c2:	4924      	ldr	r1, [pc, #144]	; (8003654 <HAL_ADC_Start_DMA+0x138>)
 80035c4:	6401      	str	r1, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035c6:	4924      	ldr	r1, [pc, #144]	; (8003658 <HAL_ADC_Start_DMA+0x13c>)
 80035c8:	64c1      	str	r1, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80035ca:	f06f 0122 	mvn.w	r1, #34	; 0x22
 80035ce:	6031      	str	r1, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035d0:	6871      	ldr	r1, [r6, #4]
 80035d2:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 80035d6:	6071      	str	r1, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80035d8:	68b1      	ldr	r1, [r6, #8]
 80035da:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80035de:	60b1      	str	r1, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035e0:	f106 014c 	add.w	r1, r6, #76	; 0x4c
 80035e4:	f000 fa4a 	bl	8003a7c <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80035e8:	4b1c      	ldr	r3, [pc, #112]	; (800365c <HAL_ADC_Start_DMA+0x140>)
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	f012 021f 	ands.w	r2, r2, #31
 80035f0:	d113      	bne.n	800361a <HAL_ADC_Start_DMA+0xfe>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80035f2:	6829      	ldr	r1, [r5, #0]
 80035f4:	6888      	ldr	r0, [r1, #8]
 80035f6:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80035fa:	d115      	bne.n	8003628 <HAL_ADC_Start_DMA+0x10c>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035fc:	688b      	ldr	r3, [r1, #8]
 80035fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003602:	608b      	str	r3, [r1, #8]
}
 8003604:	b002      	add	sp, #8
 8003606:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003608:	f043 0310 	orr.w	r3, r3, #16
 800360c:	642b      	str	r3, [r5, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800360e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003610:	f043 0301 	orr.w	r3, r3, #1
 8003614:	646b      	str	r3, [r5, #68]	; 0x44
}
 8003616:	b002      	add	sp, #8
 8003618:	bd70      	pop	{r4, r5, r6, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800361a:	4a11      	ldr	r2, [pc, #68]	; (8003660 <HAL_ADC_Start_DMA+0x144>)
 800361c:	682b      	ldr	r3, [r5, #0]
 800361e:	4293      	cmp	r3, r2
 8003620:	d005      	beq.n	800362e <HAL_ADC_Start_DMA+0x112>
  return HAL_OK;
 8003622:	4620      	mov	r0, r4
}
 8003624:	b002      	add	sp, #8
 8003626:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8003628:	4610      	mov	r0, r2
}
 800362a:	b002      	add	sp, #8
 800362c:	bd70      	pop	{r4, r5, r6, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800362e:	6898      	ldr	r0, [r3, #8]
 8003630:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8003634:	d1f5      	bne.n	8003622 <HAL_ADC_Start_DMA+0x106>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800363c:	609a      	str	r2, [r3, #8]
 800363e:	e7ea      	b.n	8003616 <HAL_ADC_Start_DMA+0xfa>
  __HAL_LOCK(hadc);
 8003640:	2002      	movs	r0, #2
}
 8003642:	b002      	add	sp, #8
 8003644:	bd70      	pop	{r4, r5, r6, pc}
 8003646:	bf00      	nop
 8003648:	20000008 	.word	0x20000008
 800364c:	431bde83 	.word	0x431bde83
 8003650:	08003695 	.word	0x08003695
 8003654:	0800366d 	.word	0x0800366d
 8003658:	0800367d 	.word	0x0800367d
 800365c:	40012300 	.word	0x40012300
 8003660:	40012000 	.word	0x40012000

08003664 <HAL_ADC_ConvCpltCallback>:
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop

08003668 <HAL_ADC_ConvHalfCpltCallback>:
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop

0800366c <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800366c:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800366e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003670:	f7ff fffa 	bl	8003668 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003674:	bd08      	pop	{r3, pc}
 8003676:	bf00      	nop

08003678 <HAL_ADC_ErrorCallback>:
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop

0800367c <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800367c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800367e:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003680:	2340      	movs	r3, #64	; 0x40
 8003682:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003684:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003686:	f043 0304 	orr.w	r3, r3, #4
 800368a:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800368c:	f7ff fff4 	bl	8003678 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003690:	bd08      	pop	{r3, pc}
 8003692:	bf00      	nop

08003694 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003694:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003696:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003698:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 800369c:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800369e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80036a0:	d123      	bne.n	80036ea <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036a6:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036a8:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036aa:	688a      	ldr	r2, [r1, #8]
 80036ac:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80036b0:	d117      	bne.n	80036e2 <ADC_DMAConvCplt+0x4e>
 80036b2:	7e1a      	ldrb	r2, [r3, #24]
 80036b4:	b9aa      	cbnz	r2, 80036e2 <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80036b6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036b8:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80036bc:	d002      	beq.n	80036c4 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80036be:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80036c0:	0550      	lsls	r0, r2, #21
 80036c2:	d40e      	bmi.n	80036e2 <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80036c4:	684a      	ldr	r2, [r1, #4]
 80036c6:	f022 0220 	bic.w	r2, r2, #32
 80036ca:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036d6:	04d1      	lsls	r1, r2, #19
 80036d8:	d403      	bmi.n	80036e2 <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036dc:	f042 0201 	orr.w	r2, r2, #1
 80036e0:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff ffbe 	bl	8003664 <HAL_ADC_ConvCpltCallback>
}
 80036e8:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80036ea:	06d2      	lsls	r2, r2, #27
 80036ec:	d404      	bmi.n	80036f8 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80036f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f6:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff ffbd 	bl	8003678 <HAL_ADC_ErrorCallback>
}
 80036fe:	bd10      	pop	{r4, pc}

08003700 <HAL_ADC_ConfigChannel>:
{
 8003700:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 8003702:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003706:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8003708:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800370a:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 800370c:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800370e:	f000 809c 	beq.w	800384a <HAL_ADC_ConfigChannel+0x14a>
 8003712:	2301      	movs	r3, #1
 8003714:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003718:	680c      	ldr	r4, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800371a:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 800371c:	2c09      	cmp	r4, #9
 800371e:	d82d      	bhi.n	800377c <HAL_ADC_ConfigChannel+0x7c>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003720:	691d      	ldr	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003722:	688a      	ldr	r2, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003724:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8003728:	f04f 0c07 	mov.w	ip, #7
 800372c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003730:	ea25 050c 	bic.w	r5, r5, ip
 8003734:	611d      	str	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003736:	691d      	ldr	r5, [r3, #16]
 8003738:	fa02 f20e 	lsl.w	r2, r2, lr
 800373c:	432a      	orrs	r2, r5
 800373e:	611a      	str	r2, [r3, #16]
  if (sConfig->Rank < 7U)
 8003740:	684a      	ldr	r2, [r1, #4]
 8003742:	2a06      	cmp	r2, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003744:	46a4      	mov	ip, r4
  if (sConfig->Rank < 7U)
 8003746:	d82f      	bhi.n	80037a8 <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003748:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800374c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800374e:	3a05      	subs	r2, #5
 8003750:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003754:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003758:	fa0e f202 	lsl.w	r2, lr, r2
 800375c:	ea21 0202 	bic.w	r2, r1, r2
 8003760:	635a      	str	r2, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003762:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003764:	ea4c 0202 	orr.w	r2, ip, r2
 8003768:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800376a:	4a39      	ldr	r2, [pc, #228]	; (8003850 <HAL_ADC_ConfigChannel+0x150>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d030      	beq.n	80037d2 <HAL_ADC_ConfigChannel+0xd2>
  __HAL_UNLOCK(hadc);
 8003770:	2300      	movs	r3, #0
 8003772:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8003776:	4618      	mov	r0, r3
}
 8003778:	b003      	add	sp, #12
 800377a:	bd30      	pop	{r4, r5, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800377c:	fa1f fc84 	uxth.w	ip, r4
 8003780:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 8003784:	68dd      	ldr	r5, [r3, #12]
 8003786:	f1a2 0e1e 	sub.w	lr, r2, #30
 800378a:	2207      	movs	r2, #7
 800378c:	fa02 f20e 	lsl.w	r2, r2, lr
 8003790:	ea25 0202 	bic.w	r2, r5, r2
 8003794:	60da      	str	r2, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003796:	688a      	ldr	r2, [r1, #8]
 8003798:	68dd      	ldr	r5, [r3, #12]
 800379a:	fa02 f20e 	lsl.w	r2, r2, lr
 800379e:	432a      	orrs	r2, r5
 80037a0:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 80037a2:	684a      	ldr	r2, [r1, #4]
 80037a4:	2a06      	cmp	r2, #6
 80037a6:	d9cf      	bls.n	8003748 <HAL_ADC_ConfigChannel+0x48>
  else if (sConfig->Rank < 13U)
 80037a8:	2a0c      	cmp	r2, #12
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037aa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  else if (sConfig->Rank < 13U)
 80037ae:	d836      	bhi.n	800381e <HAL_ADC_ConfigChannel+0x11e>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037b2:	3a23      	subs	r2, #35	; 0x23
 80037b4:	251f      	movs	r5, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037b6:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037ba:	fa05 f202 	lsl.w	r2, r5, r2
 80037be:	ea21 0202 	bic.w	r2, r1, r2
 80037c2:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037c6:	ea4c 0202 	orr.w	r2, ip, r2
 80037ca:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80037cc:	4a20      	ldr	r2, [pc, #128]	; (8003850 <HAL_ADC_ConfigChannel+0x150>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d1ce      	bne.n	8003770 <HAL_ADC_ConfigChannel+0x70>
 80037d2:	2c12      	cmp	r4, #18
 80037d4:	d032      	beq.n	800383c <HAL_ADC_ConfigChannel+0x13c>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037d6:	f1a4 0310 	sub.w	r3, r4, #16
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d8c8      	bhi.n	8003770 <HAL_ADC_ConfigChannel+0x70>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80037de:	4a1d      	ldr	r2, [pc, #116]	; (8003854 <HAL_ADC_ConfigChannel+0x154>)
 80037e0:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037e2:	2c10      	cmp	r4, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80037e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80037e8:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037ea:	d1c1      	bne.n	8003770 <HAL_ADC_ConfigChannel+0x70>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80037ec:	4b1a      	ldr	r3, [pc, #104]	; (8003858 <HAL_ADC_ConfigChannel+0x158>)
 80037ee:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 80037f8:	f202 3283 	addw	r2, r2, #899	; 0x383
 80037fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003800:	0c9b      	lsrs	r3, r3, #18
 8003802:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800380a:	9b01      	ldr	r3, [sp, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0af      	beq.n	8003770 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 8003810:	9b01      	ldr	r3, [sp, #4]
 8003812:	3b01      	subs	r3, #1
 8003814:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8003816:	9b01      	ldr	r3, [sp, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1f9      	bne.n	8003810 <HAL_ADC_ConfigChannel+0x110>
 800381c:	e7a8      	b.n	8003770 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800381e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003820:	3a41      	subs	r2, #65	; 0x41
 8003822:	251f      	movs	r5, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003824:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003828:	fa05 f202 	lsl.w	r2, r5, r2
 800382c:	ea21 0202 	bic.w	r2, r1, r2
 8003830:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003834:	ea4c 0202 	orr.w	r2, ip, r2
 8003838:	62da      	str	r2, [r3, #44]	; 0x2c
 800383a:	e796      	b.n	800376a <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800383c:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8003840:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003844:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003848:	e792      	b.n	8003770 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 800384a:	2002      	movs	r0, #2
}
 800384c:	b003      	add	sp, #12
 800384e:	bd30      	pop	{r4, r5, pc}
 8003850:	40012000 	.word	0x40012000
 8003854:	40012300 	.word	0x40012300
 8003858:	20000008 	.word	0x20000008

0800385c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800385c:	4907      	ldr	r1, [pc, #28]	; (800387c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800385e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003860:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003862:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003866:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800386a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800386c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800386e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003872:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003876:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	e000ed00 	.word	0xe000ed00

08003880 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003880:	4b1c      	ldr	r3, [pc, #112]	; (80038f4 <HAL_NVIC_SetPriority+0x74>)
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003888:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800388a:	f1c3 0e07 	rsb	lr, r3, #7
 800388e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003892:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003896:	bf28      	it	cs
 8003898:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800389c:	f1bc 0f06 	cmp.w	ip, #6
 80038a0:	d91b      	bls.n	80038da <HAL_NVIC_SetPriority+0x5a>
 80038a2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038a4:	f04f 3cff 	mov.w	ip, #4294967295
 80038a8:	fa0c fc03 	lsl.w	ip, ip, r3
 80038ac:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b0:	f04f 3cff 	mov.w	ip, #4294967295
 80038b4:	fa0c fc0e 	lsl.w	ip, ip, lr
 80038b8:	ea21 010c 	bic.w	r1, r1, ip
 80038bc:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80038be:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c0:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80038c4:	db0c      	blt.n	80038e0 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c6:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80038ca:	0109      	lsls	r1, r1, #4
 80038cc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80038d0:	b2c9      	uxtb	r1, r1
 80038d2:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80038d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80038da:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038dc:	4613      	mov	r3, r2
 80038de:	e7e7      	b.n	80038b0 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e0:	4b05      	ldr	r3, [pc, #20]	; (80038f8 <HAL_NVIC_SetPriority+0x78>)
 80038e2:	f000 000f 	and.w	r0, r0, #15
 80038e6:	0109      	lsls	r1, r1, #4
 80038e8:	4403      	add	r3, r0
 80038ea:	b2c9      	uxtb	r1, r1
 80038ec:	7619      	strb	r1, [r3, #24]
 80038ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80038f2:	bf00      	nop
 80038f4:	e000ed00 	.word	0xe000ed00
 80038f8:	e000ecfc 	.word	0xe000ecfc

080038fc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80038fc:	2800      	cmp	r0, #0
 80038fe:	db08      	blt.n	8003912 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003900:	0941      	lsrs	r1, r0, #5
 8003902:	4a04      	ldr	r2, [pc, #16]	; (8003914 <HAL_NVIC_EnableIRQ+0x18>)
 8003904:	f000 001f 	and.w	r0, r0, #31
 8003908:	2301      	movs	r3, #1
 800390a:	fa03 f000 	lsl.w	r0, r3, r0
 800390e:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003912:	4770      	bx	lr
 8003914:	e000e100 	.word	0xe000e100

08003918 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003918:	3801      	subs	r0, #1
 800391a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800391e:	d210      	bcs.n	8003942 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003920:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003922:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003926:	4c08      	ldr	r4, [pc, #32]	; (8003948 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003928:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392a:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 800392e:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003932:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003934:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003936:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003938:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 800393a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800393e:	6119      	str	r1, [r3, #16]
 8003940:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003942:	2001      	movs	r0, #1
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800394c:	b538      	push	{r3, r4, r5, lr}
 800394e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8003950:	f7ff fd0c 	bl	800336c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003954:	2c00      	cmp	r4, #0
 8003956:	d052      	beq.n	80039fe <HAL_DMA_Init+0xb2>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003958:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 800395a:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 800395c:	2102      	movs	r1, #2
 800395e:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8003962:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	f022 0201 	bic.w	r2, r2, #1
 800396c:	4605      	mov	r5, r0
 800396e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003970:	e005      	b.n	800397e <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003972:	f7ff fcfb 	bl	800336c <HAL_GetTick>
 8003976:	1b43      	subs	r3, r0, r5
 8003978:	2b05      	cmp	r3, #5
 800397a:	d839      	bhi.n	80039f0 <HAL_DMA_Init+0xa4>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800397c:	6823      	ldr	r3, [r4, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	07d1      	lsls	r1, r2, #31
 8003982:	d4f6      	bmi.n	8003972 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003984:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8003988:	68e1      	ldr	r1, [r4, #12]
 800398a:	4302      	orrs	r2, r0
 800398c:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800398e:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003992:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003994:	432a      	orrs	r2, r5
 8003996:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003998:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 800399a:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800399c:	4302      	orrs	r2, r0
 800399e:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039a0:	4933      	ldr	r1, [pc, #204]	; (8003a70 <HAL_DMA_Init+0x124>)
 80039a2:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80039a4:	6a25      	ldr	r5, [r4, #32]
 80039a6:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039a8:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039aa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80039ac:	2904      	cmp	r1, #4
 80039ae:	d028      	beq.n	8003a02 <HAL_DMA_Init+0xb6>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80039b0:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80039b2:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80039b4:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80039b8:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039ba:	b2d8      	uxtb	r0, r3
 80039bc:	4a2d      	ldr	r2, [pc, #180]	; (8003a74 <HAL_DMA_Init+0x128>)
  hdma->Instance->FCR = tmp;
 80039be:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039c0:	3810      	subs	r0, #16
 80039c2:	fba2 5200 	umull	r5, r2, r2, r0
 80039c6:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039c8:	492b      	ldr	r1, [pc, #172]	; (8003a78 <HAL_DMA_Init+0x12c>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039ce:	5c89      	ldrb	r1, [r1, r2]
 80039d0:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039d2:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 80039d6:	285f      	cmp	r0, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039d8:	bf88      	it	hi
 80039da:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039dc:	223f      	movs	r2, #63	; 0x3f
 80039de:	408a      	lsls	r2, r1
 80039e0:	65a3      	str	r3, [r4, #88]	; 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039e2:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039e4:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 80039e6:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039e8:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80039ea:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80039ee:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039f2:	2220      	movs	r2, #32
 80039f4:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039f6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80039fa:	4618      	mov	r0, r3
}
 80039fc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80039fe:	2001      	movs	r0, #1
}
 8003a00:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a02:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
 8003a06:	4329      	orrs	r1, r5
 8003a08:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 8003a0a:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8003a0c:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8003a0e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a10:	f021 0107 	bic.w	r1, r1, #7
 8003a14:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8003a16:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a1a:	2d00      	cmp	r5, #0
 8003a1c:	d0cd      	beq.n	80039ba <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a1e:	b178      	cbz	r0, 8003a40 <HAL_DMA_Init+0xf4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a20:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8003a24:	d016      	beq.n	8003a54 <HAL_DMA_Init+0x108>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a26:	2a02      	cmp	r2, #2
 8003a28:	d903      	bls.n	8003a32 <HAL_DMA_Init+0xe6>
 8003a2a:	2a03      	cmp	r2, #3
 8003a2c:	d1c5      	bne.n	80039ba <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a2e:	01ea      	lsls	r2, r5, #7
 8003a30:	d5c3      	bpl.n	80039ba <HAL_DMA_Init+0x6e>
        hdma->State = HAL_DMA_STATE_READY;
 8003a32:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a34:	2240      	movs	r2, #64	; 0x40
 8003a36:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8003a38:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8003a3c:	4618      	mov	r0, r3
}
 8003a3e:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8003a40:	2a01      	cmp	r2, #1
 8003a42:	d003      	beq.n	8003a4c <HAL_DMA_Init+0x100>
 8003a44:	f032 0202 	bics.w	r2, r2, #2
 8003a48:	d1b7      	bne.n	80039ba <HAL_DMA_Init+0x6e>
 8003a4a:	e7f0      	b.n	8003a2e <HAL_DMA_Init+0xe2>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a4c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8003a50:	d1b3      	bne.n	80039ba <HAL_DMA_Init+0x6e>
 8003a52:	e7ee      	b.n	8003a32 <HAL_DMA_Init+0xe6>
    switch (tmp)
 8003a54:	2a03      	cmp	r2, #3
 8003a56:	d8b0      	bhi.n	80039ba <HAL_DMA_Init+0x6e>
 8003a58:	a001      	add	r0, pc, #4	; (adr r0, 8003a60 <HAL_DMA_Init+0x114>)
 8003a5a:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8003a5e:	bf00      	nop
 8003a60:	08003a33 	.word	0x08003a33
 8003a64:	08003a2f 	.word	0x08003a2f
 8003a68:	08003a33 	.word	0x08003a33
 8003a6c:	08003a4d 	.word	0x08003a4d
 8003a70:	f010803f 	.word	0xf010803f
 8003a74:	aaaaaaab 	.word	0xaaaaaaab
 8003a78:	0800b22c 	.word	0x0800b22c

08003a7c <HAL_DMA_Start_IT>:
{
 8003a7c:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8003a7e:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a82:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8003a84:	2c01      	cmp	r4, #1
 8003a86:	d035      	beq.n	8003af4 <HAL_DMA_Start_IT+0x78>
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a88:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  __HAL_LOCK(hdma);
 8003a8c:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a90:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8003a92:	f880 c034 	strb.w	ip, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a96:	d005      	beq.n	8003aa4 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8003a98:	2300      	movs	r3, #0
 8003a9a:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 8003a9e:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 8003aa0:	2002      	movs	r0, #2
}
 8003aa2:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8003aa4:	2602      	movs	r6, #2
 8003aa6:	f880 6035 	strb.w	r6, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003aaa:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aac:	2600      	movs	r6, #0
 8003aae:	6546      	str	r6, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ab0:	6826      	ldr	r6, [r4, #0]
 8003ab2:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 8003ab6:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8003ab8:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003aba:	6883      	ldr	r3, [r0, #8]
 8003abc:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8003abe:	bf0e      	itee	eq
 8003ac0:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8003ac2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ac4:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ac6:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8003ac8:	bf08      	it	eq
 8003aca:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003acc:	233f      	movs	r3, #63	; 0x3f
 8003ace:	4093      	lsls	r3, r2
 8003ad0:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ad2:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8003ad4:	6c02      	ldr	r2, [r0, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ad6:	f043 0316 	orr.w	r3, r3, #22
 8003ada:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8003adc:	b11a      	cbz	r2, 8003ae6 <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	f043 0308 	orr.w	r3, r3, #8
 8003ae4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003aec:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003aee:	6023      	str	r3, [r4, #0]
}
 8003af0:	bc70      	pop	{r4, r5, r6}
 8003af2:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8003af4:	2002      	movs	r0, #2
}
 8003af6:	bc70      	pop	{r4, r5, r6}
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop

08003afc <HAL_DMA_Abort>:
{
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b00:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8003b02:	f7ff fc33 	bl	800336c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b06:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d006      	beq.n	8003b1c <HAL_DMA_Abort+0x20>
    __HAL_UNLOCK(hdma);
 8003b0e:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b10:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8003b12:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b16:	6562      	str	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 8003b18:	2001      	movs	r0, #1
}
 8003b1a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b1c:	6823      	ldr	r3, [r4, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	f022 0216 	bic.w	r2, r2, #22
 8003b24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b26:	695a      	ldr	r2, [r3, #20]
 8003b28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b2c:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b2e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003b30:	4605      	mov	r5, r0
 8003b32:	b332      	cbz	r2, 8003b82 <HAL_DMA_Abort+0x86>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	f022 0208 	bic.w	r2, r2, #8
 8003b3a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	f022 0201 	bic.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b44:	e005      	b.n	8003b52 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b46:	f7ff fc11 	bl	800336c <HAL_GetTick>
 8003b4a:	1b43      	subs	r3, r0, r5
 8003b4c:	2b05      	cmp	r3, #5
 8003b4e:	d80f      	bhi.n	8003b70 <HAL_DMA_Abort+0x74>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f013 0301 	ands.w	r3, r3, #1
 8003b58:	d1f5      	bne.n	8003b46 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b5a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003b5c:	223f      	movs	r2, #63	; 0x3f
 8003b5e:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 8003b60:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b62:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8003b64:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8003b68:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8003b6c:	4618      	mov	r0, r3
}
 8003b6e:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b70:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b72:	2220      	movs	r2, #32
        __HAL_UNLOCK(hdma);
 8003b74:	2300      	movs	r3, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b76:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8003b78:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b7c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8003b80:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b82:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8003b84:	2a00      	cmp	r2, #0
 8003b86:	d1d5      	bne.n	8003b34 <HAL_DMA_Abort+0x38>
 8003b88:	e7d8      	b.n	8003b3c <HAL_DMA_Abort+0x40>
 8003b8a:	bf00      	nop

08003b8c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b8c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d003      	beq.n	8003b9c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b94:	2380      	movs	r3, #128	; 0x80
 8003b96:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8003b98:	2001      	movs	r0, #1
 8003b9a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8003b9c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b9e:	2305      	movs	r3, #5
 8003ba0:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8003ba4:	6813      	ldr	r3, [r2, #0]
 8003ba6:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 8003baa:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8003bac:	6013      	str	r3, [r2, #0]
}
 8003bae:	4770      	bx	lr

08003bb0 <HAL_DMA_IRQHandler>:
{
 8003bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bb4:	b082      	sub	sp, #8
  uint32_t timeout = SystemCoreClock / 9600U;
 8003bb6:	4a74      	ldr	r2, [pc, #464]	; (8003d88 <HAL_DMA_IRQHandler+0x1d8>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bb8:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8003bba:	6815      	ldr	r5, [r2, #0]
  __IO uint32_t count = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bc0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8003bc2:	6834      	ldr	r4, [r6, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bc4:	2208      	movs	r2, #8
 8003bc6:	409a      	lsls	r2, r3
 8003bc8:	4222      	tst	r2, r4
{
 8003bca:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bcc:	d004      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003bce:	6801      	ldr	r1, [r0, #0]
 8003bd0:	680f      	ldr	r7, [r1, #0]
 8003bd2:	0778      	lsls	r0, r7, #29
 8003bd4:	f100 808a 	bmi.w	8003cec <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bd8:	2201      	movs	r2, #1
 8003bda:	409a      	lsls	r2, r3
 8003bdc:	4222      	tst	r2, r4
 8003bde:	d004      	beq.n	8003bea <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003be0:	f8d8 1000 	ldr.w	r1, [r8]
 8003be4:	6949      	ldr	r1, [r1, #20]
 8003be6:	0609      	lsls	r1, r1, #24
 8003be8:	d478      	bmi.n	8003cdc <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bea:	2204      	movs	r2, #4
 8003bec:	409a      	lsls	r2, r3
 8003bee:	4222      	tst	r2, r4
 8003bf0:	d004      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003bf2:	f8d8 1000 	ldr.w	r1, [r8]
 8003bf6:	6809      	ldr	r1, [r1, #0]
 8003bf8:	078f      	lsls	r7, r1, #30
 8003bfa:	d467      	bmi.n	8003ccc <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003bfc:	2210      	movs	r2, #16
 8003bfe:	409a      	lsls	r2, r3
 8003c00:	4222      	tst	r2, r4
 8003c02:	d004      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c04:	f8d8 1000 	ldr.w	r1, [r8]
 8003c08:	680f      	ldr	r7, [r1, #0]
 8003c0a:	0738      	lsls	r0, r7, #28
 8003c0c:	d449      	bmi.n	8003ca2 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c0e:	2220      	movs	r2, #32
 8003c10:	409a      	lsls	r2, r3
 8003c12:	4222      	tst	r2, r4
 8003c14:	d017      	beq.n	8003c46 <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c16:	f8d8 1000 	ldr.w	r1, [r8]
 8003c1a:	680c      	ldr	r4, [r1, #0]
 8003c1c:	06e0      	lsls	r0, r4, #27
 8003c1e:	d512      	bpl.n	8003c46 <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c20:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c22:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 8003c26:	2a05      	cmp	r2, #5
 8003c28:	d073      	beq.n	8003d12 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c2a:	680b      	ldr	r3, [r1, #0]
 8003c2c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c30:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c32:	f000 8090 	beq.w	8003d56 <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c36:	0319      	lsls	r1, r3, #12
 8003c38:	f140 809b 	bpl.w	8003d72 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8003c3c:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8003c40:	b10b      	cbz	r3, 8003c46 <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8003c42:	4640      	mov	r0, r8
 8003c44:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c46:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8003c4a:	b33b      	cbz	r3, 8003c9c <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c4c:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8003c50:	07da      	lsls	r2, r3, #31
 8003c52:	d51b      	bpl.n	8003c8c <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8003c54:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c58:	494c      	ldr	r1, [pc, #304]	; (8003d8c <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c5a:	2305      	movs	r3, #5
 8003c5c:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8003c60:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c62:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 8003c66:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c6a:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	e002      	b.n	8003c76 <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c70:	6813      	ldr	r3, [r2, #0]
 8003c72:	07db      	lsls	r3, r3, #31
 8003c74:	d504      	bpl.n	8003c80 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 8003c76:	9b01      	ldr	r3, [sp, #4]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	42ab      	cmp	r3, r5
 8003c7c:	9301      	str	r3, [sp, #4]
 8003c7e:	d9f7      	bls.n	8003c70 <HAL_DMA_IRQHandler+0xc0>
      hdma->State = HAL_DMA_STATE_READY;
 8003c80:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8003c82:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8003c84:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8003c88:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8003c8c:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8003c90:	b123      	cbz	r3, 8003c9c <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 8003c92:	4640      	mov	r0, r8
}
 8003c94:	b002      	add	sp, #8
 8003c96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 8003c9a:	4718      	bx	r3
}
 8003c9c:	b002      	add	sp, #8
 8003c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ca2:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ca4:	680a      	ldr	r2, [r1, #0]
 8003ca6:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003caa:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cac:	d12a      	bne.n	8003d04 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cae:	05d7      	lsls	r7, r2, #23
 8003cb0:	d403      	bmi.n	8003cba <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cb2:	680a      	ldr	r2, [r1, #0]
 8003cb4:	f022 0208 	bic.w	r2, r2, #8
 8003cb8:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8003cba:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8003cbe:	2a00      	cmp	r2, #0
 8003cc0:	d0a5      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 8003cc2:	4640      	mov	r0, r8
 8003cc4:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003cc6:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 8003cca:	e7a0      	b.n	8003c0e <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ccc:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003cce:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8003cd2:	f042 0204 	orr.w	r2, r2, #4
 8003cd6:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8003cda:	e78f      	b.n	8003bfc <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003cdc:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003cde:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8003ce2:	f042 0202 	orr.w	r2, r2, #2
 8003ce6:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8003cea:	e77e      	b.n	8003bea <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003cec:	680f      	ldr	r7, [r1, #0]
 8003cee:	f027 0704 	bic.w	r7, r7, #4
 8003cf2:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003cf4:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cf6:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8003d02:	e769      	b.n	8003bd8 <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d04:	0312      	lsls	r2, r2, #12
 8003d06:	d5d8      	bpl.n	8003cba <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d08:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8003d0c:	2a00      	cmp	r2, #0
 8003d0e:	d1d8      	bne.n	8003cc2 <HAL_DMA_IRQHandler+0x112>
 8003d10:	e77d      	b.n	8003c0e <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d12:	680a      	ldr	r2, [r1, #0]
 8003d14:	f022 0216 	bic.w	r2, r2, #22
 8003d18:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d1a:	694a      	ldr	r2, [r1, #20]
 8003d1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d20:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d22:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8003d26:	b352      	cbz	r2, 8003d7e <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d28:	680a      	ldr	r2, [r1, #0]
 8003d2a:	f022 0208 	bic.w	r2, r2, #8
 8003d2e:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d30:	223f      	movs	r2, #63	; 0x3f
 8003d32:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8003d36:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d3a:	60b3      	str	r3, [r6, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8003d3c:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 8003d3e:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8003d40:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8003d44:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8003d48:	2900      	cmp	r1, #0
 8003d4a:	d0a7      	beq.n	8003c9c <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8003d4c:	4640      	mov	r0, r8
}
 8003d4e:	b002      	add	sp, #8
 8003d50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8003d54:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d56:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8003d5a:	f47f af6f 	bne.w	8003c3c <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d5e:	680a      	ldr	r2, [r1, #0]
 8003d60:	f022 0210 	bic.w	r2, r2, #16
 8003d64:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003d66:	2201      	movs	r2, #1
 8003d68:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8003d6c:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
 8003d70:	e764      	b.n	8003c3c <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 8003d72:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f47f af63 	bne.w	8003c42 <HAL_DMA_IRQHandler+0x92>
 8003d7c:	e763      	b.n	8003c46 <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d7e:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8003d82:	2a00      	cmp	r2, #0
 8003d84:	d1d0      	bne.n	8003d28 <HAL_DMA_IRQHandler+0x178>
 8003d86:	e7d3      	b.n	8003d30 <HAL_DMA_IRQHandler+0x180>
 8003d88:	20000008 	.word	0x20000008
 8003d8c:	1b4e81b5 	.word	0x1b4e81b5

08003d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d94:	2200      	movs	r2, #0
 8003d96:	680c      	ldr	r4, [r1, #0]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d98:	4e70      	ldr	r6, [pc, #448]	; (8003f5c <HAL_GPIO_Init+0x1cc>)
{
 8003d9a:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d9c:	4613      	mov	r3, r2
    ioposition = 0x01U << position;
 8003d9e:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003da2:	4689      	mov	r9, r1
 8003da4:	e004      	b.n	8003db0 <HAL_GPIO_Init+0x20>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003da6:	3301      	adds	r3, #1
 8003da8:	2b10      	cmp	r3, #16
 8003daa:	f102 0202 	add.w	r2, r2, #2
 8003dae:	d078      	beq.n	8003ea2 <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 8003db0:	fa0a f103 	lsl.w	r1, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003db4:	ea01 0b04 	and.w	fp, r1, r4
    if(iocurrent == ioposition)
 8003db8:	43a1      	bics	r1, r4
 8003dba:	d1f4      	bne.n	8003da6 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dbc:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8003dc0:	f00c 0103 	and.w	r1, ip, #3
 8003dc4:	1e4d      	subs	r5, r1, #1
 8003dc6:	2d01      	cmp	r5, #1
 8003dc8:	d96e      	bls.n	8003ea8 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dca:	2903      	cmp	r1, #3
 8003dcc:	f040 80ae 	bne.w	8003f2c <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dd0:	4091      	lsls	r1, r2
 8003dd2:	43cd      	mvns	r5, r1
      temp = GPIOx->MODER;
 8003dd4:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dd6:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dd8:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003dda:	f41c 3f40 	tst.w	ip, #196608	; 0x30000
      GPIOx->MODER = temp;
 8003dde:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003de0:	d0e1      	beq.n	8003da6 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003de2:	4d5f      	ldr	r5, [pc, #380]	; (8003f60 <HAL_GPIO_Init+0x1d0>)
 8003de4:	2100      	movs	r1, #0
 8003de6:	9103      	str	r1, [sp, #12]
 8003de8:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8003dea:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003dee:	6469      	str	r1, [r5, #68]	; 0x44
 8003df0:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8003df2:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003df6:	9103      	str	r1, [sp, #12]
 8003df8:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003dfa:	f023 0103 	bic.w	r1, r3, #3
 8003dfe:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003e02:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e06:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8003e0a:	f8d1 e008 	ldr.w	lr, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e0e:	00bf      	lsls	r7, r7, #2
 8003e10:	250f      	movs	r5, #15
 8003e12:	40bd      	lsls	r5, r7
 8003e14:	ea2e 0805 	bic.w	r8, lr, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e18:	4d52      	ldr	r5, [pc, #328]	; (8003f64 <HAL_GPIO_Init+0x1d4>)
 8003e1a:	42a8      	cmp	r0, r5
 8003e1c:	d017      	beq.n	8003e4e <HAL_GPIO_Init+0xbe>
 8003e1e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003e22:	42a8      	cmp	r0, r5
 8003e24:	f000 8086 	beq.w	8003f34 <HAL_GPIO_Init+0x1a4>
 8003e28:	4d4f      	ldr	r5, [pc, #316]	; (8003f68 <HAL_GPIO_Init+0x1d8>)
 8003e2a:	42a8      	cmp	r0, r5
 8003e2c:	f000 8087 	beq.w	8003f3e <HAL_GPIO_Init+0x1ae>
 8003e30:	4d4e      	ldr	r5, [pc, #312]	; (8003f6c <HAL_GPIO_Init+0x1dc>)
 8003e32:	42a8      	cmp	r0, r5
 8003e34:	f000 808a 	beq.w	8003f4c <HAL_GPIO_Init+0x1bc>
 8003e38:	4d4d      	ldr	r5, [pc, #308]	; (8003f70 <HAL_GPIO_Init+0x1e0>)
 8003e3a:	42a8      	cmp	r0, r5
 8003e3c:	bf0c      	ite	eq
 8003e3e:	f04f 0e04 	moveq.w	lr, #4
 8003e42:	f04f 0e07 	movne.w	lr, #7
 8003e46:	fa0e f707 	lsl.w	r7, lr, r7
 8003e4a:	ea48 0807 	orr.w	r8, r8, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e4e:	f8c1 8008 	str.w	r8, [r1, #8]
        temp = EXTI->RTSR;
 8003e52:	68b1      	ldr	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8003e54:	ea6f 070b 	mvn.w	r7, fp
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e58:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8003e5c:	bf0c      	ite	eq
 8003e5e:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8003e60:	ea4b 0101 	orrne.w	r1, fp, r1
        }
        EXTI->RTSR = temp;
 8003e64:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 8003e66:	68f5      	ldr	r5, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e68:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 8003e6c:	bf0c      	ite	eq
 8003e6e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003e70:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->FTSR = temp;
 8003e74:	60f5      	str	r5, [r6, #12]

        temp = EXTI->EMR;
 8003e76:	6875      	ldr	r5, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e78:	f41c 3f00 	tst.w	ip, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8003e7c:	bf0c      	ite	eq
 8003e7e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003e80:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->EMR = temp;
 8003e84:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e86:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e88:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e8c:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8003e90:	bf0c      	ite	eq
 8003e92:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8003e94:	ea4b 0101 	orrne.w	r1, fp, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e98:	2b10      	cmp	r3, #16
        }
        EXTI->IMR = temp;
 8003e9a:	6031      	str	r1, [r6, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e9c:	f102 0202 	add.w	r2, r2, #2
 8003ea0:	d186      	bne.n	8003db0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003ea2:	b005      	add	sp, #20
 8003ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ea8:	f8d9 500c 	ldr.w	r5, [r9, #12]
        temp = GPIOx->OSPEEDR; 
 8003eac:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003eae:	fa05 f802 	lsl.w	r8, r5, r2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003eb2:	2503      	movs	r5, #3
 8003eb4:	fa05 fe02 	lsl.w	lr, r5, r2
 8003eb8:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ebc:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 8003ec0:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003ec2:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ec4:	ea6f 050e 	mvn.w	r5, lr
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ec8:	ea27 0e0b 	bic.w	lr, r7, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ecc:	f3cc 1700 	ubfx	r7, ip, #4, #1
 8003ed0:	409f      	lsls	r7, r3
 8003ed2:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8003ed6:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8003ed8:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003eda:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ede:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8003ee2:	4097      	lsls	r7, r2
 8003ee4:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee8:	2902      	cmp	r1, #2
        GPIOx->PUPDR = temp;
 8003eea:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eec:	fa01 f102 	lsl.w	r1, r1, r2
 8003ef0:	f47f af70 	bne.w	8003dd4 <HAL_GPIO_Init+0x44>
        temp = GPIOx->AFR[position >> 3U];
 8003ef4:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8003ef8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003efc:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8003f00:	f8de 7020 	ldr.w	r7, [lr, #32]
 8003f04:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f06:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f0a:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f0e:	fa07 f708 	lsl.w	r7, r7, r8
 8003f12:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f14:	270f      	movs	r7, #15
 8003f16:	fa07 f808 	lsl.w	r8, r7, r8
 8003f1a:	9f00      	ldr	r7, [sp, #0]
 8003f1c:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f20:	9f01      	ldr	r7, [sp, #4]
 8003f22:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8003f26:	f8ce 7020 	str.w	r7, [lr, #32]
 8003f2a:	e753      	b.n	8003dd4 <HAL_GPIO_Init+0x44>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f2c:	2503      	movs	r5, #3
 8003f2e:	4095      	lsls	r5, r2
 8003f30:	43ed      	mvns	r5, r5
 8003f32:	e7d1      	b.n	8003ed8 <HAL_GPIO_Init+0x148>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f34:	fa0a f707 	lsl.w	r7, sl, r7
 8003f38:	ea48 0807 	orr.w	r8, r8, r7
 8003f3c:	e787      	b.n	8003e4e <HAL_GPIO_Init+0xbe>
 8003f3e:	f04f 0e02 	mov.w	lr, #2
 8003f42:	fa0e f707 	lsl.w	r7, lr, r7
 8003f46:	ea48 0807 	orr.w	r8, r8, r7
 8003f4a:	e780      	b.n	8003e4e <HAL_GPIO_Init+0xbe>
 8003f4c:	f04f 0e03 	mov.w	lr, #3
 8003f50:	fa0e f707 	lsl.w	r7, lr, r7
 8003f54:	ea48 0807 	orr.w	r8, r8, r7
 8003f58:	e779      	b.n	8003e4e <HAL_GPIO_Init+0xbe>
 8003f5a:	bf00      	nop
 8003f5c:	40013c00 	.word	0x40013c00
 8003f60:	40023800 	.word	0x40023800
 8003f64:	40020000 	.word	0x40020000
 8003f68:	40020800 	.word	0x40020800
 8003f6c:	40020c00 	.word	0x40020c00
 8003f70:	40021000 	.word	0x40021000

08003f74 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f74:	b902      	cbnz	r2, 8003f78 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f76:	0409      	lsls	r1, r1, #16
 8003f78:	6181      	str	r1, [r0, #24]
  }
}
 8003f7a:	4770      	bx	lr

08003f7c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f7c:	4a04      	ldr	r2, [pc, #16]	; (8003f90 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003f7e:	6951      	ldr	r1, [r2, #20]
 8003f80:	4201      	tst	r1, r0
 8003f82:	d100      	bne.n	8003f86 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003f84:	4770      	bx	lr
{
 8003f86:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f88:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f8a:	f7fe f8d1 	bl	8002130 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f8e:	bd08      	pop	{r3, pc}
 8003f90:	40013c00 	.word	0x40013c00

08003f94 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f98:	6804      	ldr	r4, [r0, #0]
{
 8003f9a:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fa2:	6023      	str	r3, [r4, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fa4:	6823      	ldr	r3, [r4, #0]
{
 8003fa6:	b083      	sub	sp, #12
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8003fac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003fb0:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fb4:	6023      	str	r3, [r4, #0]
{
 8003fb6:	4606      	mov	r6, r0
 8003fb8:	468b      	mov	fp, r1
 8003fba:	4617      	mov	r7, r2
 8003fbc:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003fc0:	d139      	bne.n	8004036 <I2C_RequestMemoryRead+0xa2>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fc2:	6965      	ldr	r5, [r4, #20]
 8003fc4:	07eb      	lsls	r3, r5, #31
 8003fc6:	d5fc      	bpl.n	8003fc2 <I2C_RequestMemoryRead+0x2e>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fc8:	f00b 03fe 	and.w	r3, fp, #254	; 0xfe
 8003fcc:	6123      	str	r3, [r4, #16]
 8003fce:	fa5f fb8b 	uxtb.w	fp, fp
 8003fd2:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003fd6:	d003      	beq.n	8003fe0 <I2C_RequestMemoryRead+0x4c>
 8003fd8:	e068      	b.n	80040ac <I2C_RequestMemoryRead+0x118>
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fda:	6961      	ldr	r1, [r4, #20]
 8003fdc:	054a      	lsls	r2, r1, #21
 8003fde:	d450      	bmi.n	8004082 <I2C_RequestMemoryRead+0xee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fe0:	6961      	ldr	r1, [r4, #20]
 8003fe2:	0789      	lsls	r1, r1, #30
 8003fe4:	d5f9      	bpl.n	8003fda <I2C_RequestMemoryRead+0x46>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	9301      	str	r3, [sp, #4]
 8003fea:	6963      	ldr	r3, [r4, #20]
 8003fec:	9301      	str	r3, [sp, #4]
 8003fee:	69a3      	ldr	r3, [r4, #24]
 8003ff0:	9301      	str	r3, [sp, #4]
 8003ff2:	9b01      	ldr	r3, [sp, #4]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ff4:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003ff8:	f040 80b8 	bne.w	800416c <I2C_RequestMemoryRead+0x1d8>
 8003ffc:	6963      	ldr	r3, [r4, #20]
 8003ffe:	0618      	lsls	r0, r3, #24
 8004000:	d467      	bmi.n	80040d2 <I2C_RequestMemoryRead+0x13e>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004002:	6963      	ldr	r3, [r4, #20]
 8004004:	0559      	lsls	r1, r3, #21
 8004006:	d5f9      	bpl.n	8003ffc <I2C_RequestMemoryRead+0x68>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004008:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 800400a:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800400c:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8004010:	6161      	str	r1, [r4, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8004012:	6332      	str	r2, [r6, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004014:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004018:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800401c:	6c33      	ldr	r3, [r6, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800401e:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004022:	f043 0304 	orr.w	r3, r3, #4
 8004026:	6433      	str	r3, [r6, #64]	; 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004028:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800402a:	2b04      	cmp	r3, #4
 800402c:	d06c      	beq.n	8004108 <I2C_RequestMemoryRead+0x174>
    return HAL_ERROR;
 800402e:	2001      	movs	r0, #1
}
 8004030:	b003      	add	sp, #12
 8004032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004036:	6963      	ldr	r3, [r4, #20]
 8004038:	07dd      	lsls	r5, r3, #31
 800403a:	d4c5      	bmi.n	8003fc8 <I2C_RequestMemoryRead+0x34>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800403c:	f7ff f996 	bl	800336c <HAL_GetTick>
 8004040:	eba0 0009 	sub.w	r0, r0, r9
 8004044:	4582      	cmp	sl, r0
 8004046:	d304      	bcc.n	8004052 <I2C_RequestMemoryRead+0xbe>
 8004048:	f1ba 0f00 	cmp.w	sl, #0
 800404c:	d001      	beq.n	8004052 <I2C_RequestMemoryRead+0xbe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800404e:	6834      	ldr	r4, [r6, #0]
 8004050:	e7b4      	b.n	8003fbc <I2C_RequestMemoryRead+0x28>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004052:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8004054:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004056:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004058:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800405c:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004060:	6c32      	ldr	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004062:	6831      	ldr	r1, [r6, #0]
        __HAL_UNLOCK(hi2c);
 8004064:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004068:	f042 0220 	orr.w	r2, r2, #32
 800406c:	6432      	str	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800406e:	680b      	ldr	r3, [r1, #0]
 8004070:	05dc      	lsls	r4, r3, #23
 8004072:	d502      	bpl.n	800407a <I2C_RequestMemoryRead+0xe6>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004074:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004078:	6433      	str	r3, [r6, #64]	; 0x40
    return HAL_TIMEOUT;
 800407a:	2003      	movs	r0, #3
}
 800407c:	b003      	add	sp, #12
 800407e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004082:	6823      	ldr	r3, [r4, #0]
 8004084:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004088:	6023      	str	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800408a:	2200      	movs	r2, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 800408c:	2320      	movs	r3, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800408e:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8004092:	6161      	str	r1, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004094:	6332      	str	r2, [r6, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004096:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800409a:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800409e:	6c33      	ldr	r3, [r6, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80040a0:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040a4:	f043 0304 	orr.w	r3, r3, #4
 80040a8:	6433      	str	r3, [r6, #64]	; 0x40
 80040aa:	e7c0      	b.n	800402e <I2C_RequestMemoryRead+0x9a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040ac:	6963      	ldr	r3, [r4, #20]
 80040ae:	079b      	lsls	r3, r3, #30
 80040b0:	d499      	bmi.n	8003fe6 <I2C_RequestMemoryRead+0x52>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040b2:	6963      	ldr	r3, [r4, #20]
 80040b4:	0558      	lsls	r0, r3, #21
 80040b6:	d4e4      	bmi.n	8004082 <I2C_RequestMemoryRead+0xee>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b8:	f7ff f958 	bl	800336c <HAL_GetTick>
 80040bc:	eba0 0009 	sub.w	r0, r0, r9
 80040c0:	4582      	cmp	sl, r0
 80040c2:	f0c0 808b 	bcc.w	80041dc <I2C_RequestMemoryRead+0x248>
 80040c6:	f1ba 0f00 	cmp.w	sl, #0
 80040ca:	f000 8087 	beq.w	80041dc <I2C_RequestMemoryRead+0x248>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040ce:	6834      	ldr	r4, [r6, #0]
 80040d0:	e77f      	b.n	8003fd2 <I2C_RequestMemoryRead+0x3e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040d2:	f1b8 0f01 	cmp.w	r8, #1
 80040d6:	d10b      	bne.n	80040f0 <I2C_RequestMemoryRead+0x15c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040d8:	b2ff      	uxtb	r7, r7
 80040da:	6127      	str	r7, [r4, #16]
 80040dc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80040e0:	d16a      	bne.n	80041b8 <I2C_RequestMemoryRead+0x224>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040e2:	6963      	ldr	r3, [r4, #20]
 80040e4:	061b      	lsls	r3, r3, #24
 80040e6:	d416      	bmi.n	8004116 <I2C_RequestMemoryRead+0x182>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040e8:	6963      	ldr	r3, [r4, #20]
 80040ea:	055f      	lsls	r7, r3, #21
 80040ec:	d5f9      	bpl.n	80040e2 <I2C_RequestMemoryRead+0x14e>
 80040ee:	e78b      	b.n	8004008 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040f0:	0a3b      	lsrs	r3, r7, #8
 80040f2:	6123      	str	r3, [r4, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040f4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80040f8:	d17f      	bne.n	80041fa <I2C_RequestMemoryRead+0x266>
 80040fa:	6963      	ldr	r3, [r4, #20]
 80040fc:	061d      	lsls	r5, r3, #24
 80040fe:	d4eb      	bmi.n	80040d8 <I2C_RequestMemoryRead+0x144>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004100:	6963      	ldr	r3, [r4, #20]
 8004102:	0558      	lsls	r0, r3, #21
 8004104:	d5f9      	bpl.n	80040fa <I2C_RequestMemoryRead+0x166>
 8004106:	e77f      	b.n	8004008 <I2C_RequestMemoryRead+0x74>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004108:	6832      	ldr	r2, [r6, #0]
 800410a:	6813      	ldr	r3, [r2, #0]
 800410c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    return HAL_ERROR;
 8004110:	2001      	movs	r0, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004112:	6013      	str	r3, [r2, #0]
 8004114:	e78c      	b.n	8004030 <I2C_RequestMemoryRead+0x9c>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004116:	6823      	ldr	r3, [r4, #0]
 8004118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800411c:	6023      	str	r3, [r4, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 800411e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8004122:	d113      	bne.n	800414c <I2C_RequestMemoryRead+0x1b8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004124:	6963      	ldr	r3, [r4, #20]
 8004126:	07d8      	lsls	r0, r3, #31
 8004128:	d5fc      	bpl.n	8004124 <I2C_RequestMemoryRead+0x190>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800412a:	f04b 0301 	orr.w	r3, fp, #1
 800412e:	6123      	str	r3, [r4, #16]
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8004130:	f1ba 3fff 	cmp.w	sl, #4294967295
 8004134:	d003      	beq.n	800413e <I2C_RequestMemoryRead+0x1aa>
 8004136:	e02b      	b.n	8004190 <I2C_RequestMemoryRead+0x1fc>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004138:	6963      	ldr	r3, [r4, #20]
 800413a:	055b      	lsls	r3, r3, #21
 800413c:	d4a1      	bmi.n	8004082 <I2C_RequestMemoryRead+0xee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800413e:	6963      	ldr	r3, [r4, #20]
 8004140:	43db      	mvns	r3, r3
 8004142:	f013 0302 	ands.w	r3, r3, #2
 8004146:	d1f7      	bne.n	8004138 <I2C_RequestMemoryRead+0x1a4>
  return HAL_OK;
 8004148:	4618      	mov	r0, r3
 800414a:	e771      	b.n	8004030 <I2C_RequestMemoryRead+0x9c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800414c:	6963      	ldr	r3, [r4, #20]
 800414e:	07d9      	lsls	r1, r3, #31
 8004150:	d4eb      	bmi.n	800412a <I2C_RequestMemoryRead+0x196>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004152:	f7ff f90b 	bl	800336c <HAL_GetTick>
 8004156:	eba0 0009 	sub.w	r0, r0, r9
 800415a:	4582      	cmp	sl, r0
 800415c:	f4ff af79 	bcc.w	8004052 <I2C_RequestMemoryRead+0xbe>
 8004160:	f1ba 0f00 	cmp.w	sl, #0
 8004164:	f43f af75 	beq.w	8004052 <I2C_RequestMemoryRead+0xbe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004168:	6834      	ldr	r4, [r6, #0]
 800416a:	e7d8      	b.n	800411e <I2C_RequestMemoryRead+0x18a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800416c:	6963      	ldr	r3, [r4, #20]
 800416e:	061a      	lsls	r2, r3, #24
 8004170:	d4af      	bmi.n	80040d2 <I2C_RequestMemoryRead+0x13e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004172:	6963      	ldr	r3, [r4, #20]
 8004174:	055d      	lsls	r5, r3, #21
 8004176:	f53f af47 	bmi.w	8004008 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800417a:	f7ff f8f7 	bl	800336c <HAL_GetTick>
 800417e:	eba0 0009 	sub.w	r0, r0, r9
 8004182:	4582      	cmp	sl, r0
 8004184:	d34c      	bcc.n	8004220 <I2C_RequestMemoryRead+0x28c>
 8004186:	f1ba 0f00 	cmp.w	sl, #0
 800418a:	d049      	beq.n	8004220 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800418c:	6834      	ldr	r4, [r6, #0]
 800418e:	e731      	b.n	8003ff4 <I2C_RequestMemoryRead+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004190:	6963      	ldr	r3, [r4, #20]
 8004192:	43db      	mvns	r3, r3
 8004194:	f013 0302 	ands.w	r3, r3, #2
 8004198:	d0d6      	beq.n	8004148 <I2C_RequestMemoryRead+0x1b4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800419a:	6963      	ldr	r3, [r4, #20]
 800419c:	055a      	lsls	r2, r3, #21
 800419e:	f53f af70 	bmi.w	8004082 <I2C_RequestMemoryRead+0xee>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a2:	f7ff f8e3 	bl	800336c <HAL_GetTick>
 80041a6:	eba0 0009 	sub.w	r0, r0, r9
 80041aa:	4582      	cmp	sl, r0
 80041ac:	d316      	bcc.n	80041dc <I2C_RequestMemoryRead+0x248>
 80041ae:	f1ba 0f00 	cmp.w	sl, #0
 80041b2:	d013      	beq.n	80041dc <I2C_RequestMemoryRead+0x248>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041b4:	6834      	ldr	r4, [r6, #0]
 80041b6:	e7bb      	b.n	8004130 <I2C_RequestMemoryRead+0x19c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041b8:	6963      	ldr	r3, [r4, #20]
 80041ba:	061d      	lsls	r5, r3, #24
 80041bc:	d4ab      	bmi.n	8004116 <I2C_RequestMemoryRead+0x182>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041be:	6963      	ldr	r3, [r4, #20]
 80041c0:	055a      	lsls	r2, r3, #21
 80041c2:	f53f af21 	bmi.w	8004008 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041c6:	f7ff f8d1 	bl	800336c <HAL_GetTick>
 80041ca:	eba0 0009 	sub.w	r0, r0, r9
 80041ce:	4582      	cmp	sl, r0
 80041d0:	d326      	bcc.n	8004220 <I2C_RequestMemoryRead+0x28c>
 80041d2:	f1ba 0f00 	cmp.w	sl, #0
 80041d6:	d023      	beq.n	8004220 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041d8:	6834      	ldr	r4, [r6, #0]
 80041da:	e77f      	b.n	80040dc <I2C_RequestMemoryRead+0x148>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041dc:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 80041de:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041e0:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041e2:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041e6:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ea:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80041ec:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041f0:	f043 0320 	orr.w	r3, r3, #32
 80041f4:	6433      	str	r3, [r6, #64]	; 0x40
    return HAL_ERROR;
 80041f6:	2001      	movs	r0, #1
 80041f8:	e71a      	b.n	8004030 <I2C_RequestMemoryRead+0x9c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041fa:	6963      	ldr	r3, [r4, #20]
 80041fc:	0619      	lsls	r1, r3, #24
 80041fe:	f53f af6b 	bmi.w	80040d8 <I2C_RequestMemoryRead+0x144>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004202:	6963      	ldr	r3, [r4, #20]
 8004204:	055b      	lsls	r3, r3, #21
 8004206:	f53f aeff 	bmi.w	8004008 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800420a:	f7ff f8af 	bl	800336c <HAL_GetTick>
 800420e:	eba0 0009 	sub.w	r0, r0, r9
 8004212:	4582      	cmp	sl, r0
 8004214:	d304      	bcc.n	8004220 <I2C_RequestMemoryRead+0x28c>
 8004216:	f1ba 0f00 	cmp.w	sl, #0
 800421a:	d001      	beq.n	8004220 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800421c:	6834      	ldr	r4, [r6, #0]
 800421e:	e769      	b.n	80040f4 <I2C_RequestMemoryRead+0x160>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004220:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8004222:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004224:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004226:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800422a:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800422e:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004230:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004234:	f043 0320 	orr.w	r3, r3, #32
 8004238:	6433      	str	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 800423a:	e6f5      	b.n	8004028 <I2C_RequestMemoryRead+0x94>

0800423c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800423c:	2800      	cmp	r0, #0
 800423e:	f000 80b9 	beq.w	80043b4 <HAL_I2C_Init+0x178>
{
 8004242:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004244:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004248:	4604      	mov	r4, r0
 800424a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 8098 	beq.w	8004384 <HAL_I2C_Init+0x148>
  __HAL_I2C_DISABLE(hi2c);
 8004254:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004256:	2224      	movs	r2, #36	; 0x24
 8004258:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	f022 0201 	bic.w	r2, r2, #1
 8004262:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800426a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004272:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004274:	f000 fd0e 	bl	8004c94 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004278:	6863      	ldr	r3, [r4, #4]
 800427a:	494f      	ldr	r1, [pc, #316]	; (80043b8 <HAL_I2C_Init+0x17c>)
 800427c:	428b      	cmp	r3, r1
 800427e:	d84f      	bhi.n	8004320 <HAL_I2C_Init+0xe4>
 8004280:	4a4e      	ldr	r2, [pc, #312]	; (80043bc <HAL_I2C_Init+0x180>)
 8004282:	4290      	cmp	r0, r2
 8004284:	d97c      	bls.n	8004380 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 8004286:	4d4e      	ldr	r5, [pc, #312]	; (80043c0 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004288:	005a      	lsls	r2, r3, #1
  freqrange = I2C_FREQRANGE(pclk1);
 800428a:	fba5 3500 	umull	r3, r5, r5, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800428e:	1e43      	subs	r3, r0, #1
 8004290:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004294:	6822      	ldr	r2, [r4, #0]
 8004296:	6850      	ldr	r0, [r2, #4]
 8004298:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 800429c:	ea40 4095 	orr.w	r0, r0, r5, lsr #18
 80042a0:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80042a2:	0ca9      	lsrs	r1, r5, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042a4:	f101 0c01 	add.w	ip, r1, #1
 80042a8:	6a11      	ldr	r1, [r2, #32]
 80042aa:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80042ae:	ea41 010c 	orr.w	r1, r1, ip
 80042b2:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042b4:	69d1      	ldr	r1, [r2, #28]
 80042b6:	f640 7efc 	movw	lr, #4092	; 0xffc
 80042ba:	3301      	adds	r3, #1
 80042bc:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80042c0:	ea13 0f0e 	tst.w	r3, lr
 80042c4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80042c8:	d161      	bne.n	800438e <HAL_I2C_Init+0x152>
 80042ca:	2304      	movs	r3, #4
 80042cc:	430b      	orrs	r3, r1
 80042ce:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80042d0:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 80042d4:	6811      	ldr	r1, [r2, #0]
 80042d6:	4303      	orrs	r3, r0
 80042d8:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80042dc:	430b      	orrs	r3, r1
 80042de:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80042e0:	6891      	ldr	r1, [r2, #8]
 80042e2:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 80042e6:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80042ea:	4303      	orrs	r3, r0
 80042ec:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80042f0:	430b      	orrs	r3, r1
 80042f2:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80042f4:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80042f8:	68d1      	ldr	r1, [r2, #12]
 80042fa:	4303      	orrs	r3, r0
 80042fc:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8004300:	430b      	orrs	r3, r1
 8004302:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8004304:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004306:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8004308:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 800430c:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 800430e:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004310:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004312:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004316:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004318:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 800431c:	4618      	mov	r0, r3
}
 800431e:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004320:	4a28      	ldr	r2, [pc, #160]	; (80043c4 <HAL_I2C_Init+0x188>)
 8004322:	4290      	cmp	r0, r2
 8004324:	d92c      	bls.n	8004380 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 8004326:	4d26      	ldr	r5, [pc, #152]	; (80043c0 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004328:	4e27      	ldr	r6, [pc, #156]	; (80043c8 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 800432a:	fba5 2c00 	umull	r2, ip, r5, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800432e:	6822      	ldr	r2, [r4, #0]
 8004330:	6855      	ldr	r5, [r2, #4]
 8004332:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8004336:	ea45 459c 	orr.w	r5, r5, ip, lsr #18
 800433a:	6055      	str	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800433c:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004340:	f44f 7596 	mov.w	r5, #300	; 0x12c
 8004344:	fb05 f101 	mul.w	r1, r5, r1
 8004348:	fba6 5101 	umull	r5, r1, r6, r1
 800434c:	6a15      	ldr	r5, [r2, #32]
 800434e:	0989      	lsrs	r1, r1, #6
 8004350:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8004354:	3101      	adds	r1, #1
 8004356:	4329      	orrs	r1, r5
 8004358:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800435a:	69d1      	ldr	r1, [r2, #28]
 800435c:	68a5      	ldr	r5, [r4, #8]
 800435e:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8004362:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8004366:	b9ad      	cbnz	r5, 8004394 <HAL_I2C_Init+0x158>
 8004368:	3801      	subs	r0, #1
 800436a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800436e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004372:	3301      	adds	r3, #1
 8004374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004378:	b1d3      	cbz	r3, 80043b0 <HAL_I2C_Init+0x174>
 800437a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800437e:	e7a5      	b.n	80042cc <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8004380:	2001      	movs	r0, #1
}
 8004382:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8004384:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8004388:	f7fe fae6 	bl	8002958 <HAL_I2C_MspInit>
 800438c:	e762      	b.n	8004254 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800438e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004392:	e79b      	b.n	80042cc <HAL_I2C_Init+0x90>
 8004394:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004398:	3801      	subs	r0, #1
 800439a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800439e:	fbb0 f3f3 	udiv	r3, r0, r3
 80043a2:	3301      	adds	r3, #1
 80043a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043a8:	b113      	cbz	r3, 80043b0 <HAL_I2C_Init+0x174>
 80043aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043ae:	e78d      	b.n	80042cc <HAL_I2C_Init+0x90>
 80043b0:	2301      	movs	r3, #1
 80043b2:	e78b      	b.n	80042cc <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 80043b4:	2001      	movs	r0, #1
}
 80043b6:	4770      	bx	lr
 80043b8:	000186a0 	.word	0x000186a0
 80043bc:	001e847f 	.word	0x001e847f
 80043c0:	431bde83 	.word	0x431bde83
 80043c4:	003d08ff 	.word	0x003d08ff
 80043c8:	10624dd3 	.word	0x10624dd3

080043cc <HAL_I2C_Mem_Read>:
{
 80043cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043d0:	4604      	mov	r4, r0
 80043d2:	b087      	sub	sp, #28
 80043d4:	4699      	mov	r9, r3
 80043d6:	f8bd a044 	ldrh.w	sl, [sp, #68]	; 0x44
 80043da:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80043dc:	460f      	mov	r7, r1
 80043de:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 80043e0:	f7fe ffc4 	bl	800336c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80043e4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80043e8:	2b20      	cmp	r3, #32
 80043ea:	d004      	beq.n	80043f6 <HAL_I2C_Mem_Read+0x2a>
      return HAL_BUSY;
 80043ec:	2702      	movs	r7, #2
}
 80043ee:	4638      	mov	r0, r7
 80043f0:	b007      	add	sp, #28
 80043f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043f6:	4606      	mov	r6, r0
 80043f8:	e005      	b.n	8004406 <HAL_I2C_Mem_Read+0x3a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043fa:	f7fe ffb7 	bl	800336c <HAL_GetTick>
 80043fe:	1b80      	subs	r0, r0, r6
 8004400:	2819      	cmp	r0, #25
 8004402:	f200 80d2 	bhi.w	80045aa <HAL_I2C_Mem_Read+0x1de>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004406:	f8d4 c000 	ldr.w	ip, [r4]
 800440a:	f8dc 0018 	ldr.w	r0, [ip, #24]
 800440e:	43c0      	mvns	r0, r0
 8004410:	f010 0b02 	ands.w	fp, r0, #2
 8004414:	d0f1      	beq.n	80043fa <HAL_I2C_Mem_Read+0x2e>
    __HAL_LOCK(hi2c);
 8004416:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800441a:	2b01      	cmp	r3, #1
 800441c:	d0e6      	beq.n	80043ec <HAL_I2C_Mem_Read+0x20>
 800441e:	2301      	movs	r3, #1
 8004420:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004424:	f8dc 3000 	ldr.w	r3, [ip]
 8004428:	07d9      	lsls	r1, r3, #31
 800442a:	d537      	bpl.n	800449c <HAL_I2C_Mem_Read+0xd0>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800442c:	f8dc 0000 	ldr.w	r0, [ip]
 8004430:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8004434:	f8cc 0000 	str.w	r0, [ip]
    hi2c->pBuffPtr    = pData;
 8004438:	9810      	ldr	r0, [sp, #64]	; 0x40
 800443a:	6260      	str	r0, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800443c:	2022      	movs	r0, #34	; 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800443e:	e9cd 5600 	strd	r5, r6, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004442:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004446:	2040      	movs	r0, #64	; 0x40
 8004448:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800444c:	2000      	movs	r0, #0
 800444e:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8004450:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004454:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8004456:	8520      	strh	r0, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004458:	4893      	ldr	r0, [pc, #588]	; (80046a8 <HAL_I2C_Mem_Read+0x2dc>)
 800445a:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800445c:	4639      	mov	r1, r7
 800445e:	464b      	mov	r3, r9
 8004460:	4642      	mov	r2, r8
 8004462:	4620      	mov	r0, r4
 8004464:	f7ff fd96 	bl	8003f94 <I2C_RequestMemoryRead>
 8004468:	4607      	mov	r7, r0
 800446a:	2800      	cmp	r0, #0
 800446c:	f040 80ab 	bne.w	80045c6 <HAL_I2C_Mem_Read+0x1fa>
    if (hi2c->XferSize == 0U)
 8004470:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8004472:	b9d2      	cbnz	r2, 80044aa <HAL_I2C_Mem_Read+0xde>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	9002      	str	r0, [sp, #8]
 8004478:	695a      	ldr	r2, [r3, #20]
 800447a:	9202      	str	r2, [sp, #8]
 800447c:	699a      	ldr	r2, [r3, #24]
 800447e:	9202      	str	r2, [sp, #8]
 8004480:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004488:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800448a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800448c:	2220      	movs	r2, #32
 800448e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8004492:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004496:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 800449a:	e7a8      	b.n	80043ee <HAL_I2C_Mem_Read+0x22>
      __HAL_I2C_ENABLE(hi2c);
 800449c:	f8dc 3000 	ldr.w	r3, [ip]
 80044a0:	f043 0301 	orr.w	r3, r3, #1
 80044a4:	f8cc 3000 	str.w	r3, [ip]
 80044a8:	e7c0      	b.n	800442c <HAL_I2C_Mem_Read+0x60>
    else if (hi2c->XferSize == 1U)
 80044aa:	2a01      	cmp	r2, #1
 80044ac:	f000 812c 	beq.w	8004708 <HAL_I2C_Mem_Read+0x33c>
    else if (hi2c->XferSize == 2U)
 80044b0:	2a02      	cmp	r2, #2
 80044b2:	f000 80bd 	beq.w	8004630 <HAL_I2C_Mem_Read+0x264>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	9005      	str	r0, [sp, #20]
 80044ba:	6959      	ldr	r1, [r3, #20]
 80044bc:	9105      	str	r1, [sp, #20]
 80044be:	6999      	ldr	r1, [r3, #24]
 80044c0:	9105      	str	r1, [sp, #20]
 80044c2:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 80044c4:	2a03      	cmp	r2, #3
 80044c6:	d849      	bhi.n	800455c <HAL_I2C_Mem_Read+0x190>
        if (hi2c->XferSize == 1U)
 80044c8:	2a01      	cmp	r2, #1
 80044ca:	f000 80eb 	beq.w	80046a4 <HAL_I2C_Mem_Read+0x2d8>
        else if (hi2c->XferSize == 2U)
 80044ce:	2a02      	cmp	r2, #2
 80044d0:	f000 8089 	beq.w	80045e6 <HAL_I2C_Mem_Read+0x21a>
 80044d4:	1c69      	adds	r1, r5, #1
 80044d6:	f040 80bb 	bne.w	8004650 <HAL_I2C_Mem_Read+0x284>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044da:	695a      	ldr	r2, [r3, #20]
 80044dc:	0752      	lsls	r2, r2, #29
 80044de:	d5fc      	bpl.n	80044da <HAL_I2C_Mem_Read+0x10e>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044e0:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044e2:	6a61      	ldr	r1, [r4, #36]	; 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044e8:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 80044ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 80044f0:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80044f2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80044f4:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 80044f6:	3101      	adds	r1, #1
          hi2c->XferSize--;
 80044f8:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80044fa:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 80044fc:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80044fe:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004500:	8563      	strh	r3, [r4, #42]	; 0x2a
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8004502:	1c69      	adds	r1, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004504:	6822      	ldr	r2, [r4, #0]
 8004506:	f040 80af 	bne.w	8004668 <HAL_I2C_Mem_Read+0x29c>
 800450a:	6953      	ldr	r3, [r2, #20]
 800450c:	075b      	lsls	r3, r3, #29
 800450e:	d5fc      	bpl.n	800450a <HAL_I2C_Mem_Read+0x13e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004510:	6813      	ldr	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004512:	6a61      	ldr	r1, [r4, #36]	; 0x24
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004514:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004518:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800451a:	6913      	ldr	r3, [r2, #16]
 800451c:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800451e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8004520:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 8004522:	6a60      	ldr	r0, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004524:	6821      	ldr	r1, [r4, #0]
          hi2c->XferCount--;
 8004526:	3b01      	subs	r3, #1
 8004528:	b29b      	uxth	r3, r3
 800452a:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800452c:	6909      	ldr	r1, [r1, #16]
          hi2c->XferSize--;
 800452e:	1e53      	subs	r3, r2, #1
          hi2c->pBuffPtr++;
 8004530:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 8004534:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 8004536:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800453a:	7041      	strb	r1, [r0, #1]
          hi2c->XferSize--;
 800453c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800453e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8004540:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004542:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8004544:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 8004546:	3101      	adds	r1, #1
          hi2c->XferSize--;
 8004548:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 800454a:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 800454c:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800454e:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004550:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004552:	2a00      	cmp	r2, #0
 8004554:	d099      	beq.n	800448a <HAL_I2C_Mem_Read+0xbe>
      if (hi2c->XferSize <= 3U)
 8004556:	2a03      	cmp	r2, #3
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004558:	6823      	ldr	r3, [r4, #0]
      if (hi2c->XferSize <= 3U)
 800455a:	d9b5      	bls.n	80044c8 <HAL_I2C_Mem_Read+0xfc>
 800455c:	b95d      	cbnz	r5, 8004576 <HAL_I2C_Mem_Read+0x1aa>
 800455e:	e0c5      	b.n	80046ec <HAL_I2C_Mem_Read+0x320>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004560:	695a      	ldr	r2, [r3, #20]
 8004562:	06d0      	lsls	r0, r2, #27
 8004564:	f100 80b2 	bmi.w	80046cc <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004568:	f7fe ff00 	bl	800336c <HAL_GetTick>
 800456c:	1b80      	subs	r0, r0, r6
 800456e:	4285      	cmp	r5, r0
 8004570:	f0c0 8086 	bcc.w	8004680 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004574:	6823      	ldr	r3, [r4, #0]
 8004576:	695a      	ldr	r2, [r3, #20]
 8004578:	0652      	lsls	r2, r2, #25
 800457a:	d5f1      	bpl.n	8004560 <HAL_I2C_Mem_Read+0x194>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800457c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 8004582:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004584:	6820      	ldr	r0, [r4, #0]
        hi2c->XferSize--;
 8004586:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8004588:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800458a:	3b01      	subs	r3, #1
 800458c:	b29b      	uxth	r3, r3
 800458e:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004590:	6943      	ldr	r3, [r0, #20]
        hi2c->XferSize--;
 8004592:	3a01      	subs	r2, #1
 8004594:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 8004596:	f101 0c01 	add.w	ip, r1, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800459a:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 800459c:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 800459e:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80045a2:	d5d6      	bpl.n	8004552 <HAL_I2C_Mem_Read+0x186>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a4:	6903      	ldr	r3, [r0, #16]
 80045a6:	704b      	strb	r3, [r1, #1]
 80045a8:	e036      	b.n	8004618 <HAL_I2C_Mem_Read+0x24c>
        hi2c->State             = HAL_I2C_STATE_READY;
 80045aa:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045ac:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045b0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045b4:	f884 b03e 	strb.w	fp, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80045ba:	f884 b03c 	strb.w	fp, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045be:	f043 0320 	orr.w	r3, r3, #32
 80045c2:	6423      	str	r3, [r4, #64]	; 0x40
 80045c4:	e712      	b.n	80043ec <HAL_I2C_Mem_Read+0x20>
      return HAL_ERROR;
 80045c6:	2701      	movs	r7, #1
}
 80045c8:	4638      	mov	r0, r7
 80045ca:	b007      	add	sp, #28
 80045cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045d0:	695a      	ldr	r2, [r3, #20]
 80045d2:	0750      	lsls	r0, r2, #29
 80045d4:	d40c      	bmi.n	80045f0 <HAL_I2C_Mem_Read+0x224>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045d6:	f7fe fec9 	bl	800336c <HAL_GetTick>
 80045da:	1b80      	subs	r0, r0, r6
 80045dc:	4285      	cmp	r5, r0
 80045de:	d34f      	bcc.n	8004680 <HAL_I2C_Mem_Read+0x2b4>
 80045e0:	2d00      	cmp	r5, #0
 80045e2:	d04d      	beq.n	8004680 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045e4:	6823      	ldr	r3, [r4, #0]
 80045e6:	1c69      	adds	r1, r5, #1
 80045e8:	d1f2      	bne.n	80045d0 <HAL_I2C_Mem_Read+0x204>
 80045ea:	695a      	ldr	r2, [r3, #20]
 80045ec:	0752      	lsls	r2, r2, #29
 80045ee:	d5fc      	bpl.n	80045ea <HAL_I2C_Mem_Read+0x21e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045f6:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f8:	691a      	ldr	r2, [r3, #16]
 80045fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80045fc:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 80045fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8004600:	6a62      	ldr	r2, [r4, #36]	; 0x24
          hi2c->XferCount--;
 8004602:	3b01      	subs	r3, #1
 8004604:	b29b      	uxth	r3, r3
 8004606:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8004608:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800460a:	3b01      	subs	r3, #1
 800460c:	8523      	strh	r3, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800460e:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 8004610:	1c51      	adds	r1, r2, #1
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004612:	691b      	ldr	r3, [r3, #16]
          hi2c->pBuffPtr++;
 8004614:	6261      	str	r1, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004616:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8004618:	6a63      	ldr	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800461a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 800461c:	3301      	adds	r3, #1
 800461e:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferCount--;
 8004620:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8004622:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8004624:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8004626:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8004628:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 800462a:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800462c:	8563      	strh	r3, [r4, #42]	; 0x2a
 800462e:	e790      	b.n	8004552 <HAL_I2C_Mem_Read+0x186>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004630:	6823      	ldr	r3, [r4, #0]
 8004632:	6819      	ldr	r1, [r3, #0]
 8004634:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004638:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800463a:	6819      	ldr	r1, [r3, #0]
 800463c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004640:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004642:	9004      	str	r0, [sp, #16]
 8004644:	6959      	ldr	r1, [r3, #20]
 8004646:	9104      	str	r1, [sp, #16]
 8004648:	6999      	ldr	r1, [r3, #24]
 800464a:	9104      	str	r1, [sp, #16]
 800464c:	9904      	ldr	r1, [sp, #16]
 800464e:	e739      	b.n	80044c4 <HAL_I2C_Mem_Read+0xf8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004650:	695a      	ldr	r2, [r3, #20]
 8004652:	0750      	lsls	r0, r2, #29
 8004654:	f53f af44 	bmi.w	80044e0 <HAL_I2C_Mem_Read+0x114>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004658:	f7fe fe88 	bl	800336c <HAL_GetTick>
 800465c:	1b80      	subs	r0, r0, r6
 800465e:	4285      	cmp	r5, r0
 8004660:	d30e      	bcc.n	8004680 <HAL_I2C_Mem_Read+0x2b4>
 8004662:	b16d      	cbz	r5, 8004680 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004664:	6823      	ldr	r3, [r4, #0]
 8004666:	e735      	b.n	80044d4 <HAL_I2C_Mem_Read+0x108>
 8004668:	6953      	ldr	r3, [r2, #20]
 800466a:	0758      	lsls	r0, r3, #29
 800466c:	f53f af50 	bmi.w	8004510 <HAL_I2C_Mem_Read+0x144>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004670:	f7fe fe7c 	bl	800336c <HAL_GetTick>
 8004674:	1b80      	subs	r0, r0, r6
 8004676:	4285      	cmp	r5, r0
 8004678:	d302      	bcc.n	8004680 <HAL_I2C_Mem_Read+0x2b4>
 800467a:	2d00      	cmp	r5, #0
 800467c:	f47f af41 	bne.w	8004502 <HAL_I2C_Mem_Read+0x136>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004680:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8004682:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004684:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004686:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800468a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800468e:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004690:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8004694:	2701      	movs	r7, #1
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004696:	f043 0320 	orr.w	r3, r3, #32
}
 800469a:	4638      	mov	r0, r7
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800469c:	6423      	str	r3, [r4, #64]	; 0x40
}
 800469e:	b007      	add	sp, #28
 80046a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046a4:	b95d      	cbnz	r5, 80046be <HAL_I2C_Mem_Read+0x2f2>
 80046a6:	e02b      	b.n	8004700 <HAL_I2C_Mem_Read+0x334>
 80046a8:	ffff0000 	.word	0xffff0000
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046ac:	695a      	ldr	r2, [r3, #20]
 80046ae:	06d2      	lsls	r2, r2, #27
 80046b0:	d40c      	bmi.n	80046cc <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046b2:	f7fe fe5b 	bl	800336c <HAL_GetTick>
 80046b6:	1b80      	subs	r0, r0, r6
 80046b8:	4285      	cmp	r5, r0
 80046ba:	d3e1      	bcc.n	8004680 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046bc:	6823      	ldr	r3, [r4, #0]
 80046be:	695a      	ldr	r2, [r3, #20]
 80046c0:	0651      	lsls	r1, r2, #25
 80046c2:	d5f3      	bpl.n	80046ac <HAL_I2C_Mem_Read+0x2e0>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046c4:	691a      	ldr	r2, [r3, #16]
 80046c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046c8:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80046ca:	e7a5      	b.n	8004618 <HAL_I2C_Mem_Read+0x24c>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80046cc:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046ce:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 80046d2:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046d4:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80046d6:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046d8:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046dc:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046e2:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80046e4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          return HAL_ERROR;
 80046e8:	2701      	movs	r7, #1
 80046ea:	e680      	b.n	80043ee <HAL_I2C_Mem_Read+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046ec:	695a      	ldr	r2, [r3, #20]
 80046ee:	0652      	lsls	r2, r2, #25
 80046f0:	f53f af44 	bmi.w	800457c <HAL_I2C_Mem_Read+0x1b0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046f4:	695a      	ldr	r2, [r3, #20]
 80046f6:	06d1      	lsls	r1, r2, #27
 80046f8:	d4e8      	bmi.n	80046cc <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046fa:	f7fe fe37 	bl	800336c <HAL_GetTick>
 80046fe:	e7bf      	b.n	8004680 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004700:	695a      	ldr	r2, [r3, #20]
 8004702:	0650      	lsls	r0, r2, #25
 8004704:	d5f6      	bpl.n	80046f4 <HAL_I2C_Mem_Read+0x328>
 8004706:	e7dd      	b.n	80046c4 <HAL_I2C_Mem_Read+0x2f8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004708:	6823      	ldr	r3, [r4, #0]
 800470a:	6819      	ldr	r1, [r3, #0]
 800470c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004710:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004712:	9003      	str	r0, [sp, #12]
 8004714:	6959      	ldr	r1, [r3, #20]
 8004716:	9103      	str	r1, [sp, #12]
 8004718:	6999      	ldr	r1, [r3, #24]
 800471a:	9103      	str	r1, [sp, #12]
 800471c:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800471e:	6819      	ldr	r1, [r3, #0]
 8004720:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004724:	6019      	str	r1, [r3, #0]
 8004726:	e6cd      	b.n	80044c4 <HAL_I2C_Mem_Read+0xf8>

08004728 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004728:	2800      	cmp	r0, #0
 800472a:	f000 81a2 	beq.w	8004a72 <HAL_RCC_OscConfig+0x34a>
{
 800472e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004732:	6803      	ldr	r3, [r0, #0]
 8004734:	07dd      	lsls	r5, r3, #31
{
 8004736:	b082      	sub	sp, #8
 8004738:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800473a:	d52f      	bpl.n	800479c <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800473c:	499e      	ldr	r1, [pc, #632]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 800473e:	688a      	ldr	r2, [r1, #8]
 8004740:	f002 020c 	and.w	r2, r2, #12
 8004744:	2a04      	cmp	r2, #4
 8004746:	f000 80ed 	beq.w	8004924 <HAL_RCC_OscConfig+0x1fc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800474a:	688a      	ldr	r2, [r1, #8]
 800474c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004750:	2a08      	cmp	r2, #8
 8004752:	f000 80e3 	beq.w	800491c <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004756:	6863      	ldr	r3, [r4, #4]
 8004758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800475c:	f000 80ec 	beq.w	8004938 <HAL_RCC_OscConfig+0x210>
 8004760:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004764:	f000 8175 	beq.w	8004a52 <HAL_RCC_OscConfig+0x32a>
 8004768:	4d93      	ldr	r5, [pc, #588]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 800476a:	682a      	ldr	r2, [r5, #0]
 800476c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004770:	602a      	str	r2, [r5, #0]
 8004772:	682a      	ldr	r2, [r5, #0]
 8004774:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004778:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800477a:	2b00      	cmp	r3, #0
 800477c:	f040 80e1 	bne.w	8004942 <HAL_RCC_OscConfig+0x21a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004780:	f7fe fdf4 	bl	800336c <HAL_GetTick>
 8004784:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004786:	e005      	b.n	8004794 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004788:	f7fe fdf0 	bl	800336c <HAL_GetTick>
 800478c:	1b80      	subs	r0, r0, r6
 800478e:	2864      	cmp	r0, #100	; 0x64
 8004790:	f200 8101 	bhi.w	8004996 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004794:	682b      	ldr	r3, [r5, #0]
 8004796:	039b      	lsls	r3, r3, #14
 8004798:	d4f6      	bmi.n	8004788 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	079f      	lsls	r7, r3, #30
 800479e:	d528      	bpl.n	80047f2 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047a0:	4a85      	ldr	r2, [pc, #532]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 80047a2:	6891      	ldr	r1, [r2, #8]
 80047a4:	f011 0f0c 	tst.w	r1, #12
 80047a8:	f000 8090 	beq.w	80048cc <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047ac:	6891      	ldr	r1, [r2, #8]
 80047ae:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047b2:	2908      	cmp	r1, #8
 80047b4:	f000 8086 	beq.w	80048c4 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80047b8:	68e3      	ldr	r3, [r4, #12]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 810e 	beq.w	80049dc <HAL_RCC_OscConfig+0x2b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047c0:	4b7e      	ldr	r3, [pc, #504]	; (80049bc <HAL_RCC_OscConfig+0x294>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c2:	4e7d      	ldr	r6, [pc, #500]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 80047c4:	2201      	movs	r2, #1
 80047c6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80047c8:	f7fe fdd0 	bl	800336c <HAL_GetTick>
 80047cc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ce:	e005      	b.n	80047dc <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047d0:	f7fe fdcc 	bl	800336c <HAL_GetTick>
 80047d4:	1b40      	subs	r0, r0, r5
 80047d6:	2802      	cmp	r0, #2
 80047d8:	f200 80dd 	bhi.w	8004996 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047dc:	6833      	ldr	r3, [r6, #0]
 80047de:	0798      	lsls	r0, r3, #30
 80047e0:	d5f6      	bpl.n	80047d0 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047e2:	6833      	ldr	r3, [r6, #0]
 80047e4:	6922      	ldr	r2, [r4, #16]
 80047e6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80047ea:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80047ee:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	071a      	lsls	r2, r3, #28
 80047f4:	d451      	bmi.n	800489a <HAL_RCC_OscConfig+0x172>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047f6:	0758      	lsls	r0, r3, #29
 80047f8:	d52f      	bpl.n	800485a <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047fa:	4a6f      	ldr	r2, [pc, #444]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 80047fc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80047fe:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8004802:	d07f      	beq.n	8004904 <HAL_RCC_OscConfig+0x1dc>
    FlagStatus       pwrclkchanged = RESET;
 8004804:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004806:	4e6e      	ldr	r6, [pc, #440]	; (80049c0 <HAL_RCC_OscConfig+0x298>)
 8004808:	6833      	ldr	r3, [r6, #0]
 800480a:	05d9      	lsls	r1, r3, #23
 800480c:	f140 80b3 	bpl.w	8004976 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004810:	68a3      	ldr	r3, [r4, #8]
 8004812:	2b01      	cmp	r3, #1
 8004814:	f000 80c3 	beq.w	800499e <HAL_RCC_OscConfig+0x276>
 8004818:	2b05      	cmp	r3, #5
 800481a:	f000 812c 	beq.w	8004a76 <HAL_RCC_OscConfig+0x34e>
 800481e:	4e66      	ldr	r6, [pc, #408]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 8004820:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8004822:	f022 0201 	bic.w	r2, r2, #1
 8004826:	6732      	str	r2, [r6, #112]	; 0x70
 8004828:	6f32      	ldr	r2, [r6, #112]	; 0x70
 800482a:	f022 0204 	bic.w	r2, r2, #4
 800482e:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004830:	2b00      	cmp	r3, #0
 8004832:	f040 80b9 	bne.w	80049a8 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004836:	f7fe fd99 	bl	800336c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800483a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800483e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004840:	e005      	b.n	800484e <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004842:	f7fe fd93 	bl	800336c <HAL_GetTick>
 8004846:	1bc0      	subs	r0, r0, r7
 8004848:	4540      	cmp	r0, r8
 800484a:	f200 80a4 	bhi.w	8004996 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800484e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8004850:	0798      	lsls	r0, r3, #30
 8004852:	d4f6      	bmi.n	8004842 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004854:	2d00      	cmp	r5, #0
 8004856:	f040 8106 	bne.w	8004a66 <HAL_RCC_OscConfig+0x33e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800485a:	69a0      	ldr	r0, [r4, #24]
 800485c:	b1c8      	cbz	r0, 8004892 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800485e:	4d56      	ldr	r5, [pc, #344]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 8004860:	68ab      	ldr	r3, [r5, #8]
 8004862:	f003 030c 	and.w	r3, r3, #12
 8004866:	2b08      	cmp	r3, #8
 8004868:	f000 80c9 	beq.w	80049fe <HAL_RCC_OscConfig+0x2d6>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486c:	4b53      	ldr	r3, [pc, #332]	; (80049bc <HAL_RCC_OscConfig+0x294>)
 800486e:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004870:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8004872:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004874:	f000 8109 	beq.w	8004a8a <HAL_RCC_OscConfig+0x362>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004878:	f7fe fd78 	bl	800336c <HAL_GetTick>
 800487c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487e:	e005      	b.n	800488c <HAL_RCC_OscConfig+0x164>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004880:	f7fe fd74 	bl	800336c <HAL_GetTick>
 8004884:	1b00      	subs	r0, r0, r4
 8004886:	2802      	cmp	r0, #2
 8004888:	f200 8085 	bhi.w	8004996 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488c:	682b      	ldr	r3, [r5, #0]
 800488e:	019b      	lsls	r3, r3, #6
 8004890:	d4f6      	bmi.n	8004880 <HAL_RCC_OscConfig+0x158>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004892:	2000      	movs	r0, #0
}
 8004894:	b002      	add	sp, #8
 8004896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800489a:	6963      	ldr	r3, [r4, #20]
 800489c:	b30b      	cbz	r3, 80048e2 <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 800489e:	4b47      	ldr	r3, [pc, #284]	; (80049bc <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048a0:	4e45      	ldr	r6, [pc, #276]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_ENABLE();
 80048a2:	2201      	movs	r2, #1
 80048a4:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80048a8:	f7fe fd60 	bl	800336c <HAL_GetTick>
 80048ac:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ae:	e004      	b.n	80048ba <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048b0:	f7fe fd5c 	bl	800336c <HAL_GetTick>
 80048b4:	1b40      	subs	r0, r0, r5
 80048b6:	2802      	cmp	r0, #2
 80048b8:	d86d      	bhi.n	8004996 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ba:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80048bc:	079b      	lsls	r3, r3, #30
 80048be:	d5f7      	bpl.n	80048b0 <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048c0:	6823      	ldr	r3, [r4, #0]
 80048c2:	e798      	b.n	80047f6 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048c4:	6852      	ldr	r2, [r2, #4]
 80048c6:	0256      	lsls	r6, r2, #9
 80048c8:	f53f af76 	bmi.w	80047b8 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048cc:	4a3a      	ldr	r2, [pc, #232]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 80048ce:	6812      	ldr	r2, [r2, #0]
 80048d0:	0795      	lsls	r5, r2, #30
 80048d2:	d544      	bpl.n	800495e <HAL_RCC_OscConfig+0x236>
 80048d4:	68e2      	ldr	r2, [r4, #12]
 80048d6:	2a01      	cmp	r2, #1
 80048d8:	d041      	beq.n	800495e <HAL_RCC_OscConfig+0x236>
        return HAL_ERROR;
 80048da:	2001      	movs	r0, #1
}
 80048dc:	b002      	add	sp, #8
 80048de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80048e2:	4a36      	ldr	r2, [pc, #216]	; (80049bc <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048e4:	4e34      	ldr	r6, [pc, #208]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_DISABLE();
 80048e6:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80048ea:	f7fe fd3f 	bl	800336c <HAL_GetTick>
 80048ee:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048f0:	e004      	b.n	80048fc <HAL_RCC_OscConfig+0x1d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048f2:	f7fe fd3b 	bl	800336c <HAL_GetTick>
 80048f6:	1b40      	subs	r0, r0, r5
 80048f8:	2802      	cmp	r0, #2
 80048fa:	d84c      	bhi.n	8004996 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048fc:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80048fe:	079f      	lsls	r7, r3, #30
 8004900:	d4f7      	bmi.n	80048f2 <HAL_RCC_OscConfig+0x1ca>
 8004902:	e7dd      	b.n	80048c0 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004904:	9301      	str	r3, [sp, #4]
 8004906:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800490c:	6413      	str	r3, [r2, #64]	; 0x40
 800490e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004910:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004914:	9301      	str	r3, [sp, #4]
 8004916:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004918:	2501      	movs	r5, #1
 800491a:	e774      	b.n	8004806 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800491c:	684a      	ldr	r2, [r1, #4]
 800491e:	0250      	lsls	r0, r2, #9
 8004920:	f57f af19 	bpl.w	8004756 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004924:	4a24      	ldr	r2, [pc, #144]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 8004926:	6812      	ldr	r2, [r2, #0]
 8004928:	0391      	lsls	r1, r2, #14
 800492a:	f57f af37 	bpl.w	800479c <HAL_RCC_OscConfig+0x74>
 800492e:	6862      	ldr	r2, [r4, #4]
 8004930:	2a00      	cmp	r2, #0
 8004932:	f47f af33 	bne.w	800479c <HAL_RCC_OscConfig+0x74>
 8004936:	e7d0      	b.n	80048da <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004938:	4a1f      	ldr	r2, [pc, #124]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 800493a:	6813      	ldr	r3, [r2, #0]
 800493c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004940:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004942:	f7fe fd13 	bl	800336c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004946:	4e1c      	ldr	r6, [pc, #112]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 8004948:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800494a:	e004      	b.n	8004956 <HAL_RCC_OscConfig+0x22e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800494c:	f7fe fd0e 	bl	800336c <HAL_GetTick>
 8004950:	1b40      	subs	r0, r0, r5
 8004952:	2864      	cmp	r0, #100	; 0x64
 8004954:	d81f      	bhi.n	8004996 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004956:	6833      	ldr	r3, [r6, #0]
 8004958:	039a      	lsls	r2, r3, #14
 800495a:	d5f7      	bpl.n	800494c <HAL_RCC_OscConfig+0x224>
 800495c:	e71d      	b.n	800479a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800495e:	4916      	ldr	r1, [pc, #88]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 8004960:	6920      	ldr	r0, [r4, #16]
 8004962:	680a      	ldr	r2, [r1, #0]
 8004964:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8004968:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800496c:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800496e:	071a      	lsls	r2, r3, #28
 8004970:	f57f af41 	bpl.w	80047f6 <HAL_RCC_OscConfig+0xce>
 8004974:	e791      	b.n	800489a <HAL_RCC_OscConfig+0x172>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004976:	6833      	ldr	r3, [r6, #0]
 8004978:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800497c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800497e:	f7fe fcf5 	bl	800336c <HAL_GetTick>
 8004982:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004984:	6833      	ldr	r3, [r6, #0]
 8004986:	05da      	lsls	r2, r3, #23
 8004988:	f53f af42 	bmi.w	8004810 <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800498c:	f7fe fcee 	bl	800336c <HAL_GetTick>
 8004990:	1bc0      	subs	r0, r0, r7
 8004992:	2802      	cmp	r0, #2
 8004994:	d9f6      	bls.n	8004984 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8004996:	2003      	movs	r0, #3
}
 8004998:	b002      	add	sp, #8
 800499a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800499e:	4a06      	ldr	r2, [pc, #24]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
 80049a0:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80049a2:	f043 0301 	orr.w	r3, r3, #1
 80049a6:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 80049a8:	f7fe fce0 	bl	800336c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ac:	4f02      	ldr	r7, [pc, #8]	; (80049b8 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 80049ae:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049b0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b4:	e00b      	b.n	80049ce <HAL_RCC_OscConfig+0x2a6>
 80049b6:	bf00      	nop
 80049b8:	40023800 	.word	0x40023800
 80049bc:	42470000 	.word	0x42470000
 80049c0:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049c4:	f7fe fcd2 	bl	800336c <HAL_GetTick>
 80049c8:	1b80      	subs	r0, r0, r6
 80049ca:	4540      	cmp	r0, r8
 80049cc:	d8e3      	bhi.n	8004996 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049d0:	079b      	lsls	r3, r3, #30
 80049d2:	d5f7      	bpl.n	80049c4 <HAL_RCC_OscConfig+0x29c>
    if(pwrclkchanged == SET)
 80049d4:	2d00      	cmp	r5, #0
 80049d6:	f43f af40 	beq.w	800485a <HAL_RCC_OscConfig+0x132>
 80049da:	e044      	b.n	8004a66 <HAL_RCC_OscConfig+0x33e>
        __HAL_RCC_HSI_DISABLE();
 80049dc:	4a42      	ldr	r2, [pc, #264]	; (8004ae8 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049de:	4e43      	ldr	r6, [pc, #268]	; (8004aec <HAL_RCC_OscConfig+0x3c4>)
        __HAL_RCC_HSI_DISABLE();
 80049e0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80049e2:	f7fe fcc3 	bl	800336c <HAL_GetTick>
 80049e6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049e8:	e004      	b.n	80049f4 <HAL_RCC_OscConfig+0x2cc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049ea:	f7fe fcbf 	bl	800336c <HAL_GetTick>
 80049ee:	1b40      	subs	r0, r0, r5
 80049f0:	2802      	cmp	r0, #2
 80049f2:	d8d0      	bhi.n	8004996 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f4:	6833      	ldr	r3, [r6, #0]
 80049f6:	0799      	lsls	r1, r3, #30
 80049f8:	d4f7      	bmi.n	80049ea <HAL_RCC_OscConfig+0x2c2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	e6f9      	b.n	80047f2 <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049fe:	2801      	cmp	r0, #1
 8004a00:	f43f af48 	beq.w	8004894 <HAL_RCC_OscConfig+0x16c>
        pll_config = RCC->PLLCFGR;
 8004a04:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a06:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a08:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a0c:	4291      	cmp	r1, r2
 8004a0e:	f47f af64 	bne.w	80048da <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a12:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a14:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a18:	4291      	cmp	r1, r2
 8004a1a:	f47f af5e 	bne.w	80048da <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a1e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a20:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8004a24:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a26:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004a2a:	f47f af56 	bne.w	80048da <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a2e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004a30:	0852      	lsrs	r2, r2, #1
 8004a32:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8004a36:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a38:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004a3c:	f47f af4d 	bne.w	80048da <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a40:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004a42:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a46:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8004a4a:	bf14      	ite	ne
 8004a4c:	2001      	movne	r0, #1
 8004a4e:	2000      	moveq	r0, #0
 8004a50:	e720      	b.n	8004894 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a52:	4b26      	ldr	r3, [pc, #152]	; (8004aec <HAL_RCC_OscConfig+0x3c4>)
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004a5a:	601a      	str	r2, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004a62:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a64:	e76d      	b.n	8004942 <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a66:	4a21      	ldr	r2, [pc, #132]	; (8004aec <HAL_RCC_OscConfig+0x3c4>)
 8004a68:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004a6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a6e:	6413      	str	r3, [r2, #64]	; 0x40
 8004a70:	e6f3      	b.n	800485a <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 8004a72:	2001      	movs	r0, #1
}
 8004a74:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a76:	4b1d      	ldr	r3, [pc, #116]	; (8004aec <HAL_RCC_OscConfig+0x3c4>)
 8004a78:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a7a:	f042 0204 	orr.w	r2, r2, #4
 8004a7e:	671a      	str	r2, [r3, #112]	; 0x70
 8004a80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a82:	f042 0201 	orr.w	r2, r2, #1
 8004a86:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a88:	e78e      	b.n	80049a8 <HAL_RCC_OscConfig+0x280>
        tickstart = HAL_GetTick();
 8004a8a:	f7fe fc6f 	bl	800336c <HAL_GetTick>
 8004a8e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a90:	e005      	b.n	8004a9e <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a92:	f7fe fc6b 	bl	800336c <HAL_GetTick>
 8004a96:	1b80      	subs	r0, r0, r6
 8004a98:	2802      	cmp	r0, #2
 8004a9a:	f63f af7c 	bhi.w	8004996 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a9e:	682b      	ldr	r3, [r5, #0]
 8004aa0:	0199      	lsls	r1, r3, #6
 8004aa2:	d4f6      	bmi.n	8004a92 <HAL_RCC_OscConfig+0x36a>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004aa4:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004aa8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004aaa:	430b      	orrs	r3, r1
 8004aac:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004ab0:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 8004ab4:	0852      	lsrs	r2, r2, #1
 8004ab6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004aba:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004abc:	490a      	ldr	r1, [pc, #40]	; (8004ae8 <HAL_RCC_OscConfig+0x3c0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004abe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004ac2:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ac4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004ac6:	660a      	str	r2, [r1, #96]	; 0x60
        tickstart = HAL_GetTick();
 8004ac8:	f7fe fc50 	bl	800336c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004acc:	4d07      	ldr	r5, [pc, #28]	; (8004aec <HAL_RCC_OscConfig+0x3c4>)
        tickstart = HAL_GetTick();
 8004ace:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad0:	e005      	b.n	8004ade <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ad2:	f7fe fc4b 	bl	800336c <HAL_GetTick>
 8004ad6:	1b00      	subs	r0, r0, r4
 8004ad8:	2802      	cmp	r0, #2
 8004ada:	f63f af5c 	bhi.w	8004996 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ade:	682b      	ldr	r3, [r5, #0]
 8004ae0:	019a      	lsls	r2, r3, #6
 8004ae2:	d5f6      	bpl.n	8004ad2 <HAL_RCC_OscConfig+0x3aa>
 8004ae4:	e6d5      	b.n	8004892 <HAL_RCC_OscConfig+0x16a>
 8004ae6:	bf00      	nop
 8004ae8:	42470000 	.word	0x42470000
 8004aec:	40023800 	.word	0x40023800

08004af0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004af0:	4916      	ldr	r1, [pc, #88]	; (8004b4c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8004af2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004af4:	688b      	ldr	r3, [r1, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	d01b      	beq.n	8004b36 <HAL_RCC_GetSysClockFreq+0x46>
 8004afe:	2b08      	cmp	r3, #8
 8004b00:	d117      	bne.n	8004b32 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b02:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b04:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b06:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b08:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b0c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b10:	d113      	bne.n	8004b3a <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b12:	480f      	ldr	r0, [pc, #60]	; (8004b50 <HAL_RCC_GetSysClockFreq+0x60>)
 8004b14:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004b18:	fba1 0100 	umull	r0, r1, r1, r0
 8004b1c:	f7fc f84c 	bl	8000bb8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b20:	4b0a      	ldr	r3, [pc, #40]	; (8004b4c <HAL_RCC_GetSysClockFreq+0x5c>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004b28:	3301      	adds	r3, #1
 8004b2a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004b2c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004b30:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8004b32:	4807      	ldr	r0, [pc, #28]	; (8004b50 <HAL_RCC_GetSysClockFreq+0x60>)
}
 8004b34:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b36:	4807      	ldr	r0, [pc, #28]	; (8004b54 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8004b38:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b3a:	4806      	ldr	r0, [pc, #24]	; (8004b54 <HAL_RCC_GetSysClockFreq+0x64>)
 8004b3c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004b40:	2300      	movs	r3, #0
 8004b42:	fba1 0100 	umull	r0, r1, r1, r0
 8004b46:	f7fc f837 	bl	8000bb8 <__aeabi_uldivmod>
 8004b4a:	e7e9      	b.n	8004b20 <HAL_RCC_GetSysClockFreq+0x30>
 8004b4c:	40023800 	.word	0x40023800
 8004b50:	00f42400 	.word	0x00f42400
 8004b54:	007a1200 	.word	0x007a1200

08004b58 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	f000 8087 	beq.w	8004c6c <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b5e:	4a48      	ldr	r2, [pc, #288]	; (8004c80 <HAL_RCC_ClockConfig+0x128>)
 8004b60:	6813      	ldr	r3, [r2, #0]
 8004b62:	f003 0307 	and.w	r3, r3, #7
 8004b66:	428b      	cmp	r3, r1
{
 8004b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b6c:	460d      	mov	r5, r1
 8004b6e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b70:	d209      	bcs.n	8004b86 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b72:	b2cb      	uxtb	r3, r1
 8004b74:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b76:	6813      	ldr	r3, [r2, #0]
 8004b78:	f003 0307 	and.w	r3, r3, #7
 8004b7c:	428b      	cmp	r3, r1
 8004b7e:	d002      	beq.n	8004b86 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004b80:	2001      	movs	r0, #1
}
 8004b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b86:	6823      	ldr	r3, [r4, #0]
 8004b88:	0798      	lsls	r0, r3, #30
 8004b8a:	d514      	bpl.n	8004bb6 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b8c:	0759      	lsls	r1, r3, #29
 8004b8e:	d504      	bpl.n	8004b9a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b90:	493c      	ldr	r1, [pc, #240]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004b92:	688a      	ldr	r2, [r1, #8]
 8004b94:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004b98:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b9a:	071a      	lsls	r2, r3, #28
 8004b9c:	d504      	bpl.n	8004ba8 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b9e:	4939      	ldr	r1, [pc, #228]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004ba0:	688a      	ldr	r2, [r1, #8]
 8004ba2:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004ba6:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ba8:	4936      	ldr	r1, [pc, #216]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004baa:	68a0      	ldr	r0, [r4, #8]
 8004bac:	688a      	ldr	r2, [r1, #8]
 8004bae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004bb2:	4302      	orrs	r2, r0
 8004bb4:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bb6:	07df      	lsls	r7, r3, #31
 8004bb8:	d521      	bpl.n	8004bfe <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bba:	6862      	ldr	r2, [r4, #4]
 8004bbc:	2a01      	cmp	r2, #1
 8004bbe:	d057      	beq.n	8004c70 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bc0:	1e93      	subs	r3, r2, #2
 8004bc2:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bc4:	4b2f      	ldr	r3, [pc, #188]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bc8:	d94d      	bls.n	8004c66 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bca:	0799      	lsls	r1, r3, #30
 8004bcc:	d5d8      	bpl.n	8004b80 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bce:	4e2d      	ldr	r6, [pc, #180]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004bd0:	68b3      	ldr	r3, [r6, #8]
 8004bd2:	f023 0303 	bic.w	r3, r3, #3
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004bda:	f7fe fbc7 	bl	800336c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bde:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8004be2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004be4:	e004      	b.n	8004bf0 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be6:	f7fe fbc1 	bl	800336c <HAL_GetTick>
 8004bea:	1bc0      	subs	r0, r0, r7
 8004bec:	4540      	cmp	r0, r8
 8004bee:	d844      	bhi.n	8004c7a <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bf0:	68b3      	ldr	r3, [r6, #8]
 8004bf2:	6862      	ldr	r2, [r4, #4]
 8004bf4:	f003 030c 	and.w	r3, r3, #12
 8004bf8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004bfc:	d1f3      	bne.n	8004be6 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bfe:	4a20      	ldr	r2, [pc, #128]	; (8004c80 <HAL_RCC_ClockConfig+0x128>)
 8004c00:	6813      	ldr	r3, [r2, #0]
 8004c02:	f003 0307 	and.w	r3, r3, #7
 8004c06:	42ab      	cmp	r3, r5
 8004c08:	d906      	bls.n	8004c18 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c0a:	b2eb      	uxtb	r3, r5
 8004c0c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c0e:	6813      	ldr	r3, [r2, #0]
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	42ab      	cmp	r3, r5
 8004c16:	d1b3      	bne.n	8004b80 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c18:	6823      	ldr	r3, [r4, #0]
 8004c1a:	075a      	lsls	r2, r3, #29
 8004c1c:	d506      	bpl.n	8004c2c <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c1e:	4919      	ldr	r1, [pc, #100]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004c20:	68e0      	ldr	r0, [r4, #12]
 8004c22:	688a      	ldr	r2, [r1, #8]
 8004c24:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8004c28:	4302      	orrs	r2, r0
 8004c2a:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c2c:	071b      	lsls	r3, r3, #28
 8004c2e:	d507      	bpl.n	8004c40 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c30:	4a14      	ldr	r2, [pc, #80]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004c32:	6921      	ldr	r1, [r4, #16]
 8004c34:	6893      	ldr	r3, [r2, #8]
 8004c36:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004c3a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004c3e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c40:	f7ff ff56 	bl	8004af0 <HAL_RCC_GetSysClockFreq>
 8004c44:	4a0f      	ldr	r2, [pc, #60]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004c46:	4c10      	ldr	r4, [pc, #64]	; (8004c88 <HAL_RCC_ClockConfig+0x130>)
 8004c48:	6892      	ldr	r2, [r2, #8]
 8004c4a:	4910      	ldr	r1, [pc, #64]	; (8004c8c <HAL_RCC_ClockConfig+0x134>)
 8004c4c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004c50:	4603      	mov	r3, r0
 8004c52:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8004c54:	480e      	ldr	r0, [pc, #56]	; (8004c90 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c56:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8004c58:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c5a:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8004c5c:	f7fe fb3c 	bl	80032d8 <HAL_InitTick>
  return HAL_OK;
 8004c60:	2000      	movs	r0, #0
}
 8004c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c66:	0198      	lsls	r0, r3, #6
 8004c68:	d4b1      	bmi.n	8004bce <HAL_RCC_ClockConfig+0x76>
 8004c6a:	e789      	b.n	8004b80 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8004c6c:	2001      	movs	r0, #1
}
 8004c6e:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c70:	4b04      	ldr	r3, [pc, #16]	; (8004c84 <HAL_RCC_ClockConfig+0x12c>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	039e      	lsls	r6, r3, #14
 8004c76:	d4aa      	bmi.n	8004bce <HAL_RCC_ClockConfig+0x76>
 8004c78:	e782      	b.n	8004b80 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8004c7a:	2003      	movs	r0, #3
 8004c7c:	e781      	b.n	8004b82 <HAL_RCC_ClockConfig+0x2a>
 8004c7e:	bf00      	nop
 8004c80:	40023c00 	.word	0x40023c00
 8004c84:	40023800 	.word	0x40023800
 8004c88:	0800b000 	.word	0x0800b000
 8004c8c:	20000008 	.word	0x20000008
 8004c90:	20000010 	.word	0x20000010

08004c94 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c94:	4b04      	ldr	r3, [pc, #16]	; (8004ca8 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8004c96:	4905      	ldr	r1, [pc, #20]	; (8004cac <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	4a05      	ldr	r2, [pc, #20]	; (8004cb0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004c9c:	6808      	ldr	r0, [r1, #0]
 8004c9e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004ca2:	5cd3      	ldrb	r3, [r2, r3]
}
 8004ca4:	40d8      	lsrs	r0, r3
 8004ca6:	4770      	bx	lr
 8004ca8:	40023800 	.word	0x40023800
 8004cac:	20000008 	.word	0x20000008
 8004cb0:	0800b010 	.word	0x0800b010

08004cb4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004cb4:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8004cb6:	4905      	ldr	r1, [pc, #20]	; (8004ccc <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	4a05      	ldr	r2, [pc, #20]	; (8004cd0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004cbc:	6808      	ldr	r0, [r1, #0]
 8004cbe:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004cc2:	5cd3      	ldrb	r3, [r2, r3]
}
 8004cc4:	40d8      	lsrs	r0, r3
 8004cc6:	4770      	bx	lr
 8004cc8:	40023800 	.word	0x40023800
 8004ccc:	20000008 	.word	0x20000008
 8004cd0:	0800b010 	.word	0x0800b010

08004cd4 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8004cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cd8:	b082      	sub	sp, #8
 8004cda:	461d      	mov	r5, r3
 8004cdc:	4616      	mov	r6, r2
 8004cde:	460c      	mov	r4, r1
 8004ce0:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ce2:	f7fe fb43 	bl	800336c <HAL_GetTick>
 8004ce6:	4435      	add	r5, r6
 8004ce8:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8004cea:	f7fe fb3f 	bl	800336c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004cee:	4b28      	ldr	r3, [pc, #160]	; (8004d90 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004cf6:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 8004cfa:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004cfc:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cfe:	1c73      	adds	r3, r6, #1
 8004d00:	6839      	ldr	r1, [r7, #0]
 8004d02:	d107      	bne.n	8004d14 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x40>
 8004d04:	688b      	ldr	r3, [r1, #8]
 8004d06:	ea34 0303 	bics.w	r3, r4, r3
 8004d0a:	d0fb      	beq.n	8004d04 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x30>
      }
      count--;
    }
  }

  return HAL_OK;
 8004d0c:	2000      	movs	r0, #0
}
 8004d0e:	b002      	add	sp, #8
 8004d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d14:	688b      	ldr	r3, [r1, #8]
 8004d16:	ea34 0303 	bics.w	r3, r4, r3
 8004d1a:	d1f7      	bne.n	8004d0c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x38>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d1c:	f7fe fb26 	bl	800336c <HAL_GetTick>
 8004d20:	eba0 0008 	sub.w	r0, r0, r8
 8004d24:	42a8      	cmp	r0, r5
 8004d26:	d208      	bcs.n	8004d3a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x66>
      if (count == 0U)
 8004d28:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8004d2a:	2b00      	cmp	r3, #0
      count--;
 8004d2c:	9b01      	ldr	r3, [sp, #4]
 8004d2e:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8004d32:	bf08      	it	eq
 8004d34:	2500      	moveq	r5, #0
      count--;
 8004d36:	9301      	str	r3, [sp, #4]
 8004d38:	e7e1      	b.n	8004cfe <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d3a:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d3e:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d40:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d44:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d48:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d4a:	d014      	beq.n	8004d76 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d4e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004d52:	d007      	beq.n	8004d64 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x90>
        hspi->State = HAL_SPI_STATE_READY;
 8004d54:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8004d56:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8004d58:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004d5c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8004d60:	2003      	movs	r0, #3
 8004d62:	e7d4      	b.n	8004d0e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
          SPI_RESET_CRC(hspi);
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d6a:	601a      	str	r2, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	e7ee      	b.n	8004d54 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x80>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004d7c:	d002      	beq.n	8004d84 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d7e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004d82:	d1e3      	bne.n	8004d4c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x78>
          __HAL_SPI_DISABLE(hspi);
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d8a:	601a      	str	r2, [r3, #0]
 8004d8c:	e7de      	b.n	8004d4c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x78>
 8004d8e:	bf00      	nop
 8004d90:	20000008 	.word	0x20000008

08004d94 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004d94:	2800      	cmp	r0, #0
 8004d96:	d05c      	beq.n	8004e52 <HAL_SPI_Init+0xbe>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d98:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8004d9a:	b570      	push	{r4, r5, r6, lr}
 8004d9c:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d9e:	2900      	cmp	r1, #0
 8004da0:	d047      	beq.n	8004e32 <HAL_SPI_Init+0x9e>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004da2:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004da4:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004da8:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dac:	2300      	movs	r3, #0
 8004dae:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004db0:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8004db4:	2a00      	cmp	r2, #0
 8004db6:	d042      	beq.n	8004e3e <HAL_SPI_Init+0xaa>
 8004db8:	469c      	mov	ip, r3
  __HAL_SPI_DISABLE(hspi);
 8004dba:	6825      	ldr	r5, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dbc:	68a2      	ldr	r2, [r4, #8]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004dbe:	2302      	movs	r3, #2
 8004dc0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8004dc4:	682b      	ldr	r3, [r5, #0]
 8004dc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004dca:	602b      	str	r3, [r5, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dcc:	6863      	ldr	r3, [r4, #4]
 8004dce:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8004dd2:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	68e2      	ldr	r2, [r4, #12]
 8004dda:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004dde:	4313      	orrs	r3, r2
 8004de0:	6922      	ldr	r2, [r4, #16]
 8004de2:	f002 0202 	and.w	r2, r2, #2
 8004de6:	4313      	orrs	r3, r2
 8004de8:	6962      	ldr	r2, [r4, #20]
 8004dea:	f002 0201 	and.w	r2, r2, #1
 8004dee:	431a      	orrs	r2, r3
 8004df0:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004df2:	f001 0010 	and.w	r0, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004df6:	f003 0638 	and.w	r6, r3, #56	; 0x38
 8004dfa:	69a1      	ldr	r1, [r4, #24]
 8004dfc:	6a23      	ldr	r3, [r4, #32]
 8004dfe:	f003 0e80 	and.w	lr, r3, #128	; 0x80
 8004e02:	f401 7300 	and.w	r3, r1, #512	; 0x200
 8004e06:	4313      	orrs	r3, r2
 8004e08:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e0a:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e0c:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e10:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e14:	ea43 030c 	orr.w	r3, r3, ip
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e18:	4301      	orrs	r1, r0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e1a:	602b      	str	r3, [r5, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e1c:	6069      	str	r1, [r5, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e1e:	69eb      	ldr	r3, [r5, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e20:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8004e26:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e28:	61eb      	str	r3, [r5, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e2a:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e2c:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
}
 8004e30:	bd70      	pop	{r4, r5, r6, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e32:	6843      	ldr	r3, [r0, #4]
 8004e34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e38:	d0b6      	beq.n	8004da8 <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e3a:	61c1      	str	r1, [r0, #28]
 8004e3c:	e7b4      	b.n	8004da8 <HAL_SPI_Init+0x14>
    hspi->Lock = HAL_UNLOCKED;
 8004e3e:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8004e42:	4620      	mov	r0, r4
 8004e44:	f7fd fdc0 	bl	80029c8 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e48:	e9d4 1309 	ldrd	r1, r3, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e4c:	f403 5c00 	and.w	ip, r3, #8192	; 0x2000
 8004e50:	e7b3      	b.n	8004dba <HAL_SPI_Init+0x26>
    return HAL_ERROR;
 8004e52:	2001      	movs	r0, #1
}
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop

08004e58 <HAL_SPI_Transmit>:
{
 8004e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e5c:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8004e5e:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8004e62:	2801      	cmp	r0, #1
{
 8004e64:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8004e66:	f000 8087 	beq.w	8004f78 <HAL_SPI_Transmit+0x120>
 8004e6a:	461d      	mov	r5, r3
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8004e72:	4688      	mov	r8, r1
 8004e74:	4617      	mov	r7, r2
 8004e76:	f7fe fa79 	bl	800336c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8004e7a:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8004e7e:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8004e80:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8004e82:	b2d8      	uxtb	r0, r3
 8004e84:	d009      	beq.n	8004e9a <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 8004e86:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8004e88:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8004e8a:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8004e8c:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004e90:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8004e94:	b002      	add	sp, #8
 8004e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8004e9a:	f1b8 0f00 	cmp.w	r8, #0
 8004e9e:	d0f3      	beq.n	8004e88 <HAL_SPI_Transmit+0x30>
 8004ea0:	2f00      	cmp	r7, #0
 8004ea2:	d0f1      	beq.n	8004e88 <HAL_SPI_Transmit+0x30>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ea4:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8004ea6:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ea8:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004eac:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004eae:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004eb4:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->RxISR       = NULL;
 8004eb8:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ebc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxXferSize  = Size;
 8004ebe:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004ec0:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ec2:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004ec4:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004ec6:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ec8:	f000 8083 	beq.w	8004fd2 <HAL_SPI_Transmit+0x17a>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ecc:	6803      	ldr	r3, [r0, #0]
 8004ece:	065b      	lsls	r3, r3, #25
    __HAL_SPI_DISABLE(hspi);
 8004ed0:	4684      	mov	ip, r0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ed2:	d403      	bmi.n	8004edc <HAL_SPI_Transmit+0x84>
    __HAL_SPI_ENABLE(hspi);
 8004ed4:	6803      	ldr	r3, [r0, #0]
 8004ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004eda:	6003      	str	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004edc:	68e3      	ldr	r3, [r4, #12]
 8004ede:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ee2:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ee4:	d04c      	beq.n	8004f80 <HAL_SPI_Transmit+0x128>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f000 8095 	beq.w	8005016 <HAL_SPI_Transmit+0x1be>
 8004eec:	2f01      	cmp	r7, #1
 8004eee:	f000 8092 	beq.w	8005016 <HAL_SPI_Transmit+0x1be>
    while (hspi->TxXferCount > 0U)
 8004ef2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	b1bb      	cbz	r3, 8004f28 <HAL_SPI_Transmit+0xd0>
 8004ef8:	2d00      	cmp	r5, #0
 8004efa:	f000 80cb 	beq.w	8005094 <HAL_SPI_Transmit+0x23c>
 8004efe:	1c6f      	adds	r7, r5, #1
 8004f00:	d17e      	bne.n	8005000 <HAL_SPI_Transmit+0x1a8>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f02:	6823      	ldr	r3, [r4, #0]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	0790      	lsls	r0, r2, #30
 8004f08:	f140 8090 	bpl.w	800502c <HAL_SPI_Transmit+0x1d4>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f0c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004f0e:	7812      	ldrb	r2, [r2, #0]
 8004f10:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8004f12:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f14:	6b23      	ldr	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004f16:	3901      	subs	r1, #1
 8004f18:	b289      	uxth	r1, r1
 8004f1a:	86e1      	strh	r1, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8004f1c:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f1e:	3301      	adds	r3, #1
    while (hspi->TxXferCount > 0U)
 8004f20:	b289      	uxth	r1, r1
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f22:	6323      	str	r3, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 8004f24:	2900      	cmp	r1, #0
 8004f26:	d1ec      	bne.n	8004f02 <HAL_SPI_Transmit+0xaa>
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f28:	6862      	ldr	r2, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f2a:	4b72      	ldr	r3, [pc, #456]	; (80050f4 <HAL_SPI_Transmit+0x29c>)
 8004f2c:	4972      	ldr	r1, [pc, #456]	; (80050f8 <HAL_SPI_Transmit+0x2a0>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	fba1 1303 	umull	r1, r3, r1, r3
 8004f34:	0d5b      	lsrs	r3, r3, #21
 8004f36:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004f3a:	fb01 f303 	mul.w	r3, r1, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f3e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f42:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f44:	d107      	bne.n	8004f56 <HAL_SPI_Transmit+0xfe>
 8004f46:	e0c6      	b.n	80050d6 <HAL_SPI_Transmit+0x27e>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8004f48:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f4a:	6822      	ldr	r2, [r4, #0]
      count--;
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f50:	6893      	ldr	r3, [r2, #8]
 8004f52:	061b      	lsls	r3, r3, #24
 8004f54:	d502      	bpl.n	8004f5c <HAL_SPI_Transmit+0x104>
      if (count == 0U)
 8004f56:	9b01      	ldr	r3, [sp, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1f5      	bne.n	8004f48 <HAL_SPI_Transmit+0xf0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f5c:	68a3      	ldr	r3, [r4, #8]
 8004f5e:	b933      	cbnz	r3, 8004f6e <HAL_SPI_Transmit+0x116>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f60:	6822      	ldr	r2, [r4, #0]
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	68d3      	ldr	r3, [r2, #12]
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	6893      	ldr	r3, [r2, #8]
 8004f6a:	9300      	str	r3, [sp, #0]
 8004f6c:	9b00      	ldr	r3, [sp, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8004f70:	3800      	subs	r0, #0
 8004f72:	bf18      	it	ne
 8004f74:	2001      	movne	r0, #1
error:
 8004f76:	e787      	b.n	8004e88 <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 8004f78:	2002      	movs	r0, #2
}
 8004f7a:	b002      	add	sp, #8
 8004f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f80:	461a      	mov	r2, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d174      	bne.n	8005070 <HAL_SPI_Transmit+0x218>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f86:	4641      	mov	r1, r8
 8004f88:	f831 7b02 	ldrh.w	r7, [r1], #2
 8004f8c:	60c7      	str	r7, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f8e:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8004f90:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8004f92:	3901      	subs	r1, #1
 8004f94:	b289      	uxth	r1, r1
 8004f96:	86e1      	strh	r1, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8004f98:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8004f9a:	b289      	uxth	r1, r1
 8004f9c:	2900      	cmp	r1, #0
 8004f9e:	d0c4      	beq.n	8004f2a <HAL_SPI_Transmit+0xd2>
 8004fa0:	2d00      	cmp	r5, #0
 8004fa2:	f000 808b 	beq.w	80050bc <HAL_SPI_Transmit+0x264>
 8004fa6:	1c69      	adds	r1, r5, #1
 8004fa8:	d158      	bne.n	800505c <HAL_SPI_Transmit+0x204>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004faa:	6883      	ldr	r3, [r0, #8]
 8004fac:	079a      	lsls	r2, r3, #30
 8004fae:	f140 8089 	bpl.w	80050c4 <HAL_SPI_Transmit+0x26c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fb2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004fb4:	f832 3b02 	ldrh.w	r3, [r2], #2
 8004fb8:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8004fba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fbc:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8004fc4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1ee      	bne.n	8004faa <HAL_SPI_Transmit+0x152>
 8004fcc:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fce:	461a      	mov	r2, r3
 8004fd0:	e7ab      	b.n	8004f2a <HAL_SPI_Transmit+0xd2>
    __HAL_SPI_DISABLE(hspi);
 8004fd2:	6803      	ldr	r3, [r0, #0]
 8004fd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fd8:	6003      	str	r3, [r0, #0]
    SPI_1LINE_TX(hspi);
 8004fda:	6803      	ldr	r3, [r0, #0]
 8004fdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fe0:	6003      	str	r3, [r0, #0]
 8004fe2:	e773      	b.n	8004ecc <HAL_SPI_Transmit+0x74>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004fe4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004fe6:	7812      	ldrb	r2, [r2, #0]
 8004fe8:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8004fea:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fec:	6b22      	ldr	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004fee:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ff0:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ff6:	6322      	str	r2, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 8004ff8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d093      	beq.n	8004f28 <HAL_SPI_Transmit+0xd0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	689a      	ldr	r2, [r3, #8]
 8005004:	0791      	lsls	r1, r2, #30
 8005006:	d4ed      	bmi.n	8004fe4 <HAL_SPI_Transmit+0x18c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005008:	f7fe f9b0 	bl	800336c <HAL_GetTick>
 800500c:	1b80      	subs	r0, r0, r6
 800500e:	4285      	cmp	r5, r0
 8005010:	d8f2      	bhi.n	8004ff8 <HAL_SPI_Transmit+0x1a0>
          errorcode = HAL_TIMEOUT;
 8005012:	2003      	movs	r0, #3
 8005014:	e738      	b.n	8004e88 <HAL_SPI_Transmit+0x30>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005016:	f898 3000 	ldrb.w	r3, [r8]
 800501a:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 800501c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800501e:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005020:	3b01      	subs	r3, #1
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005022:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8005024:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005026:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005028:	86e3      	strh	r3, [r4, #54]	; 0x36
 800502a:	e762      	b.n	8004ef2 <HAL_SPI_Transmit+0x9a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800502c:	f7fe f99e 	bl	800336c <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8005030:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005032:	b29b      	uxth	r3, r3
 8005034:	2b00      	cmp	r3, #0
 8005036:	f47f af64 	bne.w	8004f02 <HAL_SPI_Transmit+0xaa>
 800503a:	e775      	b.n	8004f28 <HAL_SPI_Transmit+0xd0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800503c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800503e:	f832 3b02 	ldrh.w	r3, [r2], #2
 8005042:	f8cc 300c 	str.w	r3, [ip, #12]
        hspi->TxXferCount--;
 8005046:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005048:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800504a:	3b01      	subs	r3, #1
 800504c:	b29b      	uxth	r3, r3
 800504e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8005050:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005052:	b29b      	uxth	r3, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0b9      	beq.n	8004fcc <HAL_SPI_Transmit+0x174>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005058:	f8d4 c000 	ldr.w	ip, [r4]
 800505c:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8005060:	079b      	lsls	r3, r3, #30
 8005062:	d4eb      	bmi.n	800503c <HAL_SPI_Transmit+0x1e4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005064:	f7fe f982 	bl	800336c <HAL_GetTick>
 8005068:	1b80      	subs	r0, r0, r6
 800506a:	4285      	cmp	r5, r0
 800506c:	d9d1      	bls.n	8005012 <HAL_SPI_Transmit+0x1ba>
 800506e:	e7ef      	b.n	8005050 <HAL_SPI_Transmit+0x1f8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005070:	2f01      	cmp	r7, #1
 8005072:	d191      	bne.n	8004f98 <HAL_SPI_Transmit+0x140>
 8005074:	e787      	b.n	8004f86 <HAL_SPI_Transmit+0x12e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005076:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005078:	7812      	ldrb	r2, [r2, #0]
 800507a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800507c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800507e:	6b22      	ldr	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005080:	3b01      	subs	r3, #1
 8005082:	b29b      	uxth	r3, r3
 8005084:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8005086:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005088:	3201      	adds	r2, #1
    while (hspi->TxXferCount > 0U)
 800508a:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800508c:	6322      	str	r2, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 800508e:	2b00      	cmp	r3, #0
 8005090:	f43f af4a 	beq.w	8004f28 <HAL_SPI_Transmit+0xd0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005094:	6823      	ldr	r3, [r4, #0]
 8005096:	689a      	ldr	r2, [r3, #8]
 8005098:	0792      	lsls	r2, r2, #30
 800509a:	d4ec      	bmi.n	8005076 <HAL_SPI_Transmit+0x21e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800509c:	f7fe f966 	bl	800336c <HAL_GetTick>
 80050a0:	e7b7      	b.n	8005012 <HAL_SPI_Transmit+0x1ba>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80050a4:	f831 2b02 	ldrh.w	r2, [r1], #2
 80050a8:	60c2      	str	r2, [r0, #12]
        hspi->TxXferCount--;
 80050aa:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050ac:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80050ae:	3a01      	subs	r2, #1
 80050b0:	b292      	uxth	r2, r2
 80050b2:	86e2      	strh	r2, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80050b4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80050b6:	b292      	uxth	r2, r2
 80050b8:	2a00      	cmp	r2, #0
 80050ba:	d088      	beq.n	8004fce <HAL_SPI_Transmit+0x176>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050bc:	6882      	ldr	r2, [r0, #8]
 80050be:	0797      	lsls	r7, r2, #30
 80050c0:	d5ec      	bpl.n	800509c <HAL_SPI_Transmit+0x244>
 80050c2:	e7ee      	b.n	80050a2 <HAL_SPI_Transmit+0x24a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050c4:	f7fe f952 	bl	800336c <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 80050c8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f43f af7d 	beq.w	8004fcc <HAL_SPI_Transmit+0x174>
 80050d2:	6820      	ldr	r0, [r4, #0]
 80050d4:	e769      	b.n	8004faa <HAL_SPI_Transmit+0x152>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050d6:	4633      	mov	r3, r6
 80050d8:	462a      	mov	r2, r5
 80050da:	2180      	movs	r1, #128	; 0x80
 80050dc:	4620      	mov	r0, r4
 80050de:	f7ff fdf9 	bl	8004cd4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80050e2:	2800      	cmp	r0, #0
 80050e4:	f43f af3a 	beq.w	8004f5c <HAL_SPI_Transmit+0x104>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050ea:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ec:	4313      	orrs	r3, r2
 80050ee:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050f0:	6562      	str	r2, [r4, #84]	; 0x54
 80050f2:	e733      	b.n	8004f5c <HAL_SPI_Transmit+0x104>
 80050f4:	20000008 	.word	0x20000008
 80050f8:	165e9f81 	.word	0x165e9f81

080050fc <HAL_SPI_TransmitReceive>:
{
 80050fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005100:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8005102:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
{
 8005106:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 8005108:	2801      	cmp	r0, #1
{
 800510a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 800510c:	f000 8083 	beq.w	8005216 <HAL_SPI_TransmitReceive+0x11a>
 8005110:	461f      	mov	r7, r3
 8005112:	2301      	movs	r3, #1
 8005114:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8005118:	4689      	mov	r9, r1
 800511a:	4690      	mov	r8, r2
 800511c:	f7fe f926 	bl	800336c <HAL_GetTick>
 8005120:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8005122:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8005126:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005128:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 800512a:	b2c1      	uxtb	r1, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800512c:	d011      	beq.n	8005152 <HAL_SPI_TransmitReceive+0x56>
 800512e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005132:	d009      	beq.n	8005148 <HAL_SPI_TransmitReceive+0x4c>
    errorcode = HAL_BUSY;
 8005134:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8005136:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8005138:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800513a:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800513e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8005142:	b003      	add	sp, #12
 8005144:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005148:	68a2      	ldr	r2, [r4, #8]
 800514a:	2a00      	cmp	r2, #0
 800514c:	d1f2      	bne.n	8005134 <HAL_SPI_TransmitReceive+0x38>
 800514e:	2904      	cmp	r1, #4
 8005150:	d1f0      	bne.n	8005134 <HAL_SPI_TransmitReceive+0x38>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005152:	f1b9 0f00 	cmp.w	r9, #0
 8005156:	d062      	beq.n	800521e <HAL_SPI_TransmitReceive+0x122>
 8005158:	f1b8 0f00 	cmp.w	r8, #0
 800515c:	d05f      	beq.n	800521e <HAL_SPI_TransmitReceive+0x122>
 800515e:	2f00      	cmp	r7, #0
 8005160:	d05d      	beq.n	800521e <HAL_SPI_TransmitReceive+0x122>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005162:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005166:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800516a:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800516c:	bf1c      	itt	ne
 800516e:	2205      	movne	r2, #5
 8005170:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005174:	2200      	movs	r2, #0
 8005176:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8005178:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800517c:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 800517e:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8005180:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005182:	6811      	ldr	r1, [r2, #0]
  hspi->RxXferSize  = Size;
 8005184:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005186:	0649      	lsls	r1, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005188:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800518c:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800518e:	d403      	bmi.n	8005198 <HAL_SPI_TransmitReceive+0x9c>
    __HAL_SPI_ENABLE(hspi);
 8005190:	6811      	ldr	r1, [r2, #0]
 8005192:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8005196:	6011      	str	r1, [r2, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005198:	68e1      	ldr	r1, [r4, #12]
 800519a:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800519e:	d04e      	beq.n	800523e <HAL_SPI_TransmitReceive+0x142>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d03e      	beq.n	8005222 <HAL_SPI_TransmitReceive+0x126>
 80051a4:	2f01      	cmp	r7, #1
 80051a6:	d03c      	beq.n	8005222 <HAL_SPI_TransmitReceive+0x126>
        txallowed = 1U;
 80051a8:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051aa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	b91b      	cbnz	r3, 80051b8 <HAL_SPI_TransmitReceive+0xbc>
 80051b0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d07f      	beq.n	80052b8 <HAL_SPI_TransmitReceive+0x1bc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051b8:	6822      	ldr	r2, [r4, #0]
 80051ba:	6893      	ldr	r3, [r2, #8]
 80051bc:	0799      	lsls	r1, r3, #30
 80051be:	d50f      	bpl.n	80051e0 <HAL_SPI_TransmitReceive+0xe4>
 80051c0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	b163      	cbz	r3, 80051e0 <HAL_SPI_TransmitReceive+0xe4>
 80051c6:	b15f      	cbz	r7, 80051e0 <HAL_SPI_TransmitReceive+0xe4>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80051c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 80051ce:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80051d0:	6b22      	ldr	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80051d2:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 80051d4:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 80051d6:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 80051d8:	6322      	str	r2, [r4, #48]	; 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051da:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 80051dc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80051de:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051e0:	6893      	ldr	r3, [r2, #8]
 80051e2:	f013 0301 	ands.w	r3, r3, #1
 80051e6:	d00d      	beq.n	8005204 <HAL_SPI_TransmitReceive+0x108>
 80051e8:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80051ea:	b289      	uxth	r1, r1
 80051ec:	b151      	cbz	r1, 8005204 <HAL_SPI_TransmitReceive+0x108>
        txallowed = 1U;
 80051ee:	461f      	mov	r7, r3
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80051f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80051f2:	68d2      	ldr	r2, [r2, #12]
 80051f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80051f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80051f8:	3301      	adds	r3, #1
 80051fa:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80051fc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80051fe:	3b01      	subs	r3, #1
 8005200:	b29b      	uxth	r3, r3
 8005202:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005204:	f7fe f8b2 	bl	800336c <HAL_GetTick>
 8005208:	1b80      	subs	r0, r0, r6
 800520a:	42a8      	cmp	r0, r5
 800520c:	d314      	bcc.n	8005238 <HAL_SPI_TransmitReceive+0x13c>
 800520e:	1c6a      	adds	r2, r5, #1
 8005210:	d0cb      	beq.n	80051aa <HAL_SPI_TransmitReceive+0xae>
        errorcode = HAL_TIMEOUT;
 8005212:	2003      	movs	r0, #3
 8005214:	e78f      	b.n	8005136 <HAL_SPI_TransmitReceive+0x3a>
  __HAL_LOCK(hspi);
 8005216:	2002      	movs	r0, #2
}
 8005218:	b003      	add	sp, #12
 800521a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 800521e:	2001      	movs	r0, #1
 8005220:	e789      	b.n	8005136 <HAL_SPI_TransmitReceive+0x3a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005222:	f899 3000 	ldrb.w	r3, [r9]
 8005226:	7313      	strb	r3, [r2, #12]
      hspi->TxXferCount--;
 8005228:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800522a:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800522c:	3b01      	subs	r3, #1
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800522e:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8005230:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005232:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005234:	86e3      	strh	r3, [r4, #54]	; 0x36
 8005236:	e7b7      	b.n	80051a8 <HAL_SPI_TransmitReceive+0xac>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005238:	2d00      	cmp	r5, #0
 800523a:	d1b6      	bne.n	80051aa <HAL_SPI_TransmitReceive+0xae>
 800523c:	e7e9      	b.n	8005212 <HAL_SPI_TransmitReceive+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800523e:	2b00      	cmp	r3, #0
 8005240:	d16c      	bne.n	800531c <HAL_SPI_TransmitReceive+0x220>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005242:	4649      	mov	r1, r9
 8005244:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005248:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 800524a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800524c:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800524e:	3b01      	subs	r3, #1
 8005250:	b29b      	uxth	r3, r3
 8005252:	86e3      	strh	r3, [r4, #54]	; 0x36
 8005254:	1c6a      	adds	r2, r5, #1
{
 8005256:	f04f 0701 	mov.w	r7, #1
 800525a:	d025      	beq.n	80052a8 <HAL_SPI_TransmitReceive+0x1ac>
 800525c:	e061      	b.n	8005322 <HAL_SPI_TransmitReceive+0x226>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800525e:	6822      	ldr	r2, [r4, #0]
 8005260:	6893      	ldr	r3, [r2, #8]
 8005262:	079b      	lsls	r3, r3, #30
 8005264:	d50d      	bpl.n	8005282 <HAL_SPI_TransmitReceive+0x186>
 8005266:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005268:	b29b      	uxth	r3, r3
 800526a:	b153      	cbz	r3, 8005282 <HAL_SPI_TransmitReceive+0x186>
 800526c:	b14f      	cbz	r7, 8005282 <HAL_SPI_TransmitReceive+0x186>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800526e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005270:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005274:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8005276:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005278:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800527a:	3b01      	subs	r3, #1
 800527c:	b29b      	uxth	r3, r3
        txallowed = 0U;
 800527e:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8005280:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005282:	6893      	ldr	r3, [r2, #8]
 8005284:	f013 0301 	ands.w	r3, r3, #1
 8005288:	d00c      	beq.n	80052a4 <HAL_SPI_TransmitReceive+0x1a8>
 800528a:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800528c:	b289      	uxth	r1, r1
 800528e:	b149      	cbz	r1, 80052a4 <HAL_SPI_TransmitReceive+0x1a8>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005290:	68d1      	ldr	r1, [r2, #12]
 8005292:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005294:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8005298:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 800529a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800529c:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800529e:	3b01      	subs	r3, #1
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052a4:	f7fe f862 	bl	800336c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1d6      	bne.n	800525e <HAL_SPI_TransmitReceive+0x162>
 80052b0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1d2      	bne.n	800525e <HAL_SPI_TransmitReceive+0x162>
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80052b8:	4b33      	ldr	r3, [pc, #204]	; (8005388 <HAL_SPI_TransmitReceive+0x28c>)
 80052ba:	4a34      	ldr	r2, [pc, #208]	; (800538c <HAL_SPI_TransmitReceive+0x290>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	fba2 2303 	umull	r2, r3, r2, r3
 80052c2:	0d5b      	lsrs	r3, r3, #21
 80052c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80052c8:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052cc:	6862      	ldr	r2, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80052ce:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052d0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80052d4:	d114      	bne.n	8005300 <HAL_SPI_TransmitReceive+0x204>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052d6:	4633      	mov	r3, r6
 80052d8:	462a      	mov	r2, r5
 80052da:	2180      	movs	r1, #128	; 0x80
 80052dc:	4620      	mov	r0, r4
 80052de:	f7ff fcf9 	bl	8004cd4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80052e2:	b180      	cbz	r0, 8005306 <HAL_SPI_TransmitReceive+0x20a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052e6:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052e8:	4313      	orrs	r3, r2
 80052ea:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80052ec:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052ee:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 80052f0:	e721      	b.n	8005136 <HAL_SPI_TransmitReceive+0x3a>
      count--;
 80052f2:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80052f4:	6822      	ldr	r2, [r4, #0]
      count--;
 80052f6:	3b01      	subs	r3, #1
 80052f8:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80052fa:	6893      	ldr	r3, [r2, #8]
 80052fc:	061b      	lsls	r3, r3, #24
 80052fe:	d502      	bpl.n	8005306 <HAL_SPI_TransmitReceive+0x20a>
      if (count == 0U)
 8005300:	9b01      	ldr	r3, [sp, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1f5      	bne.n	80052f2 <HAL_SPI_TransmitReceive+0x1f6>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005306:	68a0      	ldr	r0, [r4, #8]
 8005308:	2800      	cmp	r0, #0
 800530a:	d13a      	bne.n	8005382 <HAL_SPI_TransmitReceive+0x286>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	9000      	str	r0, [sp, #0]
 8005310:	68da      	ldr	r2, [r3, #12]
 8005312:	9200      	str	r2, [sp, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	9b00      	ldr	r3, [sp, #0]
 800531a:	e70c      	b.n	8005136 <HAL_SPI_TransmitReceive+0x3a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800531c:	2f01      	cmp	r7, #1
 800531e:	d199      	bne.n	8005254 <HAL_SPI_TransmitReceive+0x158>
 8005320:	e78f      	b.n	8005242 <HAL_SPI_TransmitReceive+0x146>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005322:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005324:	b29b      	uxth	r3, r3
 8005326:	b91b      	cbnz	r3, 8005330 <HAL_SPI_TransmitReceive+0x234>
 8005328:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800532a:	b29b      	uxth	r3, r3
 800532c:	2b00      	cmp	r3, #0
 800532e:	d0c3      	beq.n	80052b8 <HAL_SPI_TransmitReceive+0x1bc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005330:	6822      	ldr	r2, [r4, #0]
 8005332:	6893      	ldr	r3, [r2, #8]
 8005334:	0798      	lsls	r0, r3, #30
 8005336:	d50d      	bpl.n	8005354 <HAL_SPI_TransmitReceive+0x258>
 8005338:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800533a:	b29b      	uxth	r3, r3
 800533c:	b153      	cbz	r3, 8005354 <HAL_SPI_TransmitReceive+0x258>
 800533e:	b14f      	cbz	r7, 8005354 <HAL_SPI_TransmitReceive+0x258>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005340:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005342:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005346:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005348:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800534a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800534c:	3b01      	subs	r3, #1
 800534e:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8005350:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8005352:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005354:	6893      	ldr	r3, [r2, #8]
 8005356:	f013 0301 	ands.w	r3, r3, #1
 800535a:	d00c      	beq.n	8005376 <HAL_SPI_TransmitReceive+0x27a>
 800535c:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800535e:	b289      	uxth	r1, r1
 8005360:	b149      	cbz	r1, 8005376 <HAL_SPI_TransmitReceive+0x27a>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005362:	68d1      	ldr	r1, [r2, #12]
 8005364:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005366:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 800536a:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 800536c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800536e:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005370:	3b01      	subs	r3, #1
 8005372:	b29b      	uxth	r3, r3
 8005374:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005376:	f7fd fff9 	bl	800336c <HAL_GetTick>
 800537a:	1b80      	subs	r0, r0, r6
 800537c:	42a8      	cmp	r0, r5
 800537e:	d3d0      	bcc.n	8005322 <HAL_SPI_TransmitReceive+0x226>
 8005380:	e747      	b.n	8005212 <HAL_SPI_TransmitReceive+0x116>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005382:	2000      	movs	r0, #0
 8005384:	e6d7      	b.n	8005136 <HAL_SPI_TransmitReceive+0x3a>
 8005386:	bf00      	nop
 8005388:	20000008 	.word	0x20000008
 800538c:	165e9f81 	.word	0x165e9f81

08005390 <HAL_SPI_GetState>:
  return hspi->State;
 8005390:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop

08005398 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005398:	2800      	cmp	r0, #0
 800539a:	d076      	beq.n	800548a <HAL_TIM_Base_Init+0xf2>
{
 800539c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800539e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80053a2:	4604      	mov	r4, r0
 80053a4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d055      	beq.n	8005458 <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053ac:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053ae:	4938      	ldr	r1, [pc, #224]	; (8005490 <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 80053b0:	2302      	movs	r3, #2
 80053b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053b6:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80053b8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053ba:	d052      	beq.n	8005462 <HAL_TIM_Base_Init+0xca>
 80053bc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80053c0:	d021      	beq.n	8005406 <HAL_TIM_Base_Init+0x6e>
 80053c2:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80053c6:	428a      	cmp	r2, r1
 80053c8:	d01d      	beq.n	8005406 <HAL_TIM_Base_Init+0x6e>
 80053ca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80053ce:	428a      	cmp	r2, r1
 80053d0:	d019      	beq.n	8005406 <HAL_TIM_Base_Init+0x6e>
 80053d2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80053d6:	428a      	cmp	r2, r1
 80053d8:	d015      	beq.n	8005406 <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053da:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 80053de:	428a      	cmp	r2, r1
 80053e0:	d015      	beq.n	800540e <HAL_TIM_Base_Init+0x76>
 80053e2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80053e6:	428a      	cmp	r2, r1
 80053e8:	d011      	beq.n	800540e <HAL_TIM_Base_Init+0x76>
 80053ea:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80053ee:	428a      	cmp	r2, r1
 80053f0:	d00d      	beq.n	800540e <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053f2:	69a0      	ldr	r0, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053f4:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053fa:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 80053fc:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053fe:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005400:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005402:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005404:	e010      	b.n	8005428 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8005406:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800540c:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800540e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005410:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005416:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005418:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800541c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800541e:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005420:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005422:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005424:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005426:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005428:	2301      	movs	r3, #1
 800542a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800542c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005430:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005434:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005438:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800543c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005440:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005444:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005448:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800544c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005450:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005454:	2000      	movs	r0, #0
}
 8005456:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005458:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800545c:	f7fd fb58 	bl	8002b10 <HAL_TIM_Base_MspInit>
 8005460:	e7a4      	b.n	80053ac <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8005462:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005464:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800546a:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800546c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005470:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005472:	69a1      	ldr	r1, [r4, #24]
 8005474:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005478:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800547a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800547c:	68e3      	ldr	r3, [r4, #12]
 800547e:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005480:	6863      	ldr	r3, [r4, #4]
 8005482:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005484:	6963      	ldr	r3, [r4, #20]
 8005486:	6313      	str	r3, [r2, #48]	; 0x30
 8005488:	e7ce      	b.n	8005428 <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 800548a:	2001      	movs	r0, #1
}
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	40010000 	.word	0x40010000

08005494 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005494:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005498:	2b01      	cmp	r3, #1
 800549a:	d127      	bne.n	80054ec <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800549c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800549e:	4915      	ldr	r1, [pc, #84]	; (80054f4 <HAL_TIM_Base_Start_IT+0x60>)
  htim->State = HAL_TIM_STATE_BUSY;
 80054a0:	2202      	movs	r2, #2
 80054a2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054a6:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a8:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054aa:	f042 0201 	orr.w	r2, r2, #1
 80054ae:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054b0:	d011      	beq.n	80054d6 <HAL_TIM_Base_Start_IT+0x42>
 80054b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054b6:	d00e      	beq.n	80054d6 <HAL_TIM_Base_Start_IT+0x42>
 80054b8:	4a0f      	ldr	r2, [pc, #60]	; (80054f8 <HAL_TIM_Base_Start_IT+0x64>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d00b      	beq.n	80054d6 <HAL_TIM_Base_Start_IT+0x42>
 80054be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d007      	beq.n	80054d6 <HAL_TIM_Base_Start_IT+0x42>
 80054c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d003      	beq.n	80054d6 <HAL_TIM_Base_Start_IT+0x42>
 80054ce:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d104      	bne.n	80054e0 <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054dc:	2a06      	cmp	r2, #6
 80054de:	d007      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x5c>
    __HAL_TIM_ENABLE(htim);
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 80054e6:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	4770      	bx	lr
    return HAL_ERROR;
 80054ec:	2001      	movs	r0, #1
 80054ee:	4770      	bx	lr
  return HAL_OK;
 80054f0:	2000      	movs	r0, #0
}
 80054f2:	4770      	bx	lr
 80054f4:	40010000 	.word	0x40010000
 80054f8:	40000400 	.word	0x40000400

080054fc <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80054fc:	6803      	ldr	r3, [r0, #0]
 80054fe:	68da      	ldr	r2, [r3, #12]
 8005500:	f022 0201 	bic.w	r2, r2, #1
 8005504:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8005506:	6a1a      	ldr	r2, [r3, #32]
 8005508:	f241 1111 	movw	r1, #4369	; 0x1111
 800550c:	420a      	tst	r2, r1
 800550e:	d108      	bne.n	8005522 <HAL_TIM_Base_Stop_IT+0x26>
 8005510:	6a19      	ldr	r1, [r3, #32]
 8005512:	f240 4244 	movw	r2, #1092	; 0x444
 8005516:	4211      	tst	r1, r2
 8005518:	d103      	bne.n	8005522 <HAL_TIM_Base_Stop_IT+0x26>
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	f022 0201 	bic.w	r2, r2, #1
 8005520:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005522:	2301      	movs	r3, #1
 8005524:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8005528:	2000      	movs	r0, #0
 800552a:	4770      	bx	lr

0800552c <HAL_TIM_PWM_MspInit>:
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop

08005530 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005530:	2800      	cmp	r0, #0
 8005532:	d076      	beq.n	8005622 <HAL_TIM_PWM_Init+0xf2>
{
 8005534:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005536:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800553a:	4604      	mov	r4, r0
 800553c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005540:	2b00      	cmp	r3, #0
 8005542:	d055      	beq.n	80055f0 <HAL_TIM_PWM_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005544:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005546:	4938      	ldr	r1, [pc, #224]	; (8005628 <HAL_TIM_PWM_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005548:	2302      	movs	r3, #2
 800554a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800554e:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005550:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005552:	d052      	beq.n	80055fa <HAL_TIM_PWM_Init+0xca>
 8005554:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005558:	d021      	beq.n	800559e <HAL_TIM_PWM_Init+0x6e>
 800555a:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800555e:	428a      	cmp	r2, r1
 8005560:	d01d      	beq.n	800559e <HAL_TIM_PWM_Init+0x6e>
 8005562:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005566:	428a      	cmp	r2, r1
 8005568:	d019      	beq.n	800559e <HAL_TIM_PWM_Init+0x6e>
 800556a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800556e:	428a      	cmp	r2, r1
 8005570:	d015      	beq.n	800559e <HAL_TIM_PWM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005572:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005576:	428a      	cmp	r2, r1
 8005578:	d015      	beq.n	80055a6 <HAL_TIM_PWM_Init+0x76>
 800557a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800557e:	428a      	cmp	r2, r1
 8005580:	d011      	beq.n	80055a6 <HAL_TIM_PWM_Init+0x76>
 8005582:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005586:	428a      	cmp	r2, r1
 8005588:	d00d      	beq.n	80055a6 <HAL_TIM_PWM_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800558a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800558c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800558e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005592:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8005594:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8005596:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005598:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800559a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800559c:	e010      	b.n	80055c0 <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 800559e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80055a4:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055a6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055a8:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80055aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ae:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055b4:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b6:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80055b8:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80055ba:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055bc:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80055be:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80055c0:	2301      	movs	r3, #1
 80055c2:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055c4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80055cc:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80055d0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80055d4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055e0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80055e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80055e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80055ec:	2000      	movs	r0, #0
}
 80055ee:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80055f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80055f4:	f7ff ff9a 	bl	800552c <HAL_TIM_PWM_MspInit>
 80055f8:	e7a4      	b.n	8005544 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80055fa:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055fc:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005602:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8005604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005608:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800560a:	69a1      	ldr	r1, [r4, #24]
 800560c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005610:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005612:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005614:	68e3      	ldr	r3, [r4, #12]
 8005616:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005618:	6863      	ldr	r3, [r4, #4]
 800561a:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800561c:	6963      	ldr	r3, [r4, #20]
 800561e:	6313      	str	r3, [r2, #48]	; 0x30
 8005620:	e7ce      	b.n	80055c0 <HAL_TIM_PWM_Init+0x90>
    return HAL_ERROR;
 8005622:	2001      	movs	r0, #1
}
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	40010000 	.word	0x40010000

0800562c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800562c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005630:	2b01      	cmp	r3, #1
 8005632:	f000 80ca 	beq.w	80057ca <HAL_TIM_PWM_ConfigChannel+0x19e>
 8005636:	2301      	movs	r3, #1
{
 8005638:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 800563a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800563e:	2a0c      	cmp	r2, #12
 8005640:	d808      	bhi.n	8005654 <HAL_TIM_PWM_ConfigChannel+0x28>
 8005642:	e8df f002 	tbb	[pc, r2]
 8005646:	073d      	.short	0x073d
 8005648:	07680707 	.word	0x07680707
 800564c:	07960707 	.word	0x07960707
 8005650:	0707      	.short	0x0707
 8005652:	0e          	.byte	0x0e
 8005653:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8005654:	2300      	movs	r3, #0
 8005656:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800565a:	2201      	movs	r2, #1
}
 800565c:	4610      	mov	r0, r2
 800565e:	bcf0      	pop	{r4, r5, r6, r7}
 8005660:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005662:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005664:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005666:	6a1a      	ldr	r2, [r3, #32]
 8005668:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800566c:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800566e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005670:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005672:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005674:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005678:	ea44 2406 	orr.w	r4, r4, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800567c:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800567e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005682:	ea42 3206 	orr.w	r2, r2, r6, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005686:	4e6b      	ldr	r6, [pc, #428]	; (8005834 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005688:	42b3      	cmp	r3, r6
 800568a:	f000 80bd 	beq.w	8005808 <HAL_TIM_PWM_ConfigChannel+0x1dc>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800568e:	605d      	str	r5, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005690:	61dc      	str	r4, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005692:	684c      	ldr	r4, [r1, #4]
 8005694:	641c      	str	r4, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005696:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005698:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800569a:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800569c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056a2:	69dc      	ldr	r4, [r3, #28]
 80056a4:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80056a8:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056aa:	69d9      	ldr	r1, [r3, #28]
 80056ac:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 80056b0:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 80056b2:	2300      	movs	r3, #0
 80056b4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80056b8:	2200      	movs	r2, #0
}
 80056ba:	4610      	mov	r0, r2
 80056bc:	bcf0      	pop	{r4, r5, r6, r7}
 80056be:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056c0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80056c2:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056c4:	6a1a      	ldr	r2, [r3, #32]
 80056c6:	f022 0201 	bic.w	r2, r2, #1
 80056ca:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80056cc:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80056ce:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80056d0:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056d2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80056d6:	4334      	orrs	r4, r6
  tmpccer |= OC_Config->OCPolarity;
 80056d8:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80056da:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 80056de:	4332      	orrs	r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056e0:	4e54      	ldr	r6, [pc, #336]	; (8005834 <HAL_TIM_PWM_ConfigChannel+0x208>)
 80056e2:	42b3      	cmp	r3, r6
 80056e4:	d074      	beq.n	80057d0 <HAL_TIM_PWM_ConfigChannel+0x1a4>
  TIMx->CR2 = tmpcr2;
 80056e6:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80056e8:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80056ea:	684c      	ldr	r4, [r1, #4]
 80056ec:	635c      	str	r4, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80056ee:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056f0:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056f2:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056f4:	f042 0208 	orr.w	r2, r2, #8
 80056f8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056fa:	699c      	ldr	r4, [r3, #24]
 80056fc:	f024 0404 	bic.w	r4, r4, #4
 8005700:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005702:	6999      	ldr	r1, [r3, #24]
 8005704:	4329      	orrs	r1, r5
 8005706:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 8005708:	2300      	movs	r3, #0
 800570a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800570e:	2200      	movs	r2, #0
}
 8005710:	4610      	mov	r0, r2
 8005712:	bcf0      	pop	{r4, r5, r6, r7}
 8005714:	4770      	bx	lr
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005716:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005718:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800571a:	6a1a      	ldr	r2, [r3, #32]
 800571c:	f022 0210 	bic.w	r2, r2, #16
 8005720:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8005722:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005724:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005726:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005728:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800572c:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005730:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8005732:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005736:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800573a:	4e3e      	ldr	r6, [pc, #248]	; (8005834 <HAL_TIM_PWM_ConfigChannel+0x208>)
 800573c:	42b3      	cmp	r3, r6
 800573e:	d054      	beq.n	80057ea <HAL_TIM_PWM_ConfigChannel+0x1be>
  TIMx->CR2 = tmpcr2;
 8005740:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005742:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005744:	684c      	ldr	r4, [r1, #4]
 8005746:	639c      	str	r4, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8005748:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800574a:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800574c:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800574e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005752:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005754:	699c      	ldr	r4, [r3, #24]
 8005756:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800575a:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800575c:	6999      	ldr	r1, [r3, #24]
 800575e:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8005762:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 8005764:	2300      	movs	r3, #0
 8005766:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800576a:	2200      	movs	r2, #0
}
 800576c:	4610      	mov	r0, r2
 800576e:	bcf0      	pop	{r4, r5, r6, r7}
 8005770:	4770      	bx	lr
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005772:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005774:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005776:	6a1a      	ldr	r2, [r3, #32]
 8005778:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800577c:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800577e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005780:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005782:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005784:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005788:	4334      	orrs	r4, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800578a:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800578c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005790:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005794:	4e27      	ldr	r6, [pc, #156]	; (8005834 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005796:	42b3      	cmp	r3, r6
 8005798:	d03c      	beq.n	8005814 <HAL_TIM_PWM_ConfigChannel+0x1e8>
  TIMx->CR2 = tmpcr2;
 800579a:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800579c:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800579e:	684c      	ldr	r4, [r1, #4]
 80057a0:	63dc      	str	r4, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80057a2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057a4:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057a6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057a8:	f042 0208 	orr.w	r2, r2, #8
 80057ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057ae:	69dc      	ldr	r4, [r3, #28]
 80057b0:	f024 0404 	bic.w	r4, r4, #4
 80057b4:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057b6:	69d9      	ldr	r1, [r3, #28]
 80057b8:	4329      	orrs	r1, r5
 80057ba:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 80057bc:	2300      	movs	r3, #0
 80057be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80057c2:	2200      	movs	r2, #0
}
 80057c4:	4610      	mov	r0, r2
 80057c6:	bcf0      	pop	{r4, r5, r6, r7}
 80057c8:	4770      	bx	lr
  __HAL_LOCK(htim);
 80057ca:	2202      	movs	r2, #2
}
 80057cc:	4610      	mov	r0, r2
 80057ce:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 80057d0:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80057d2:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 80057d6:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 80057d8:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057dc:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80057e0:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 80057e2:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80057e6:	4335      	orrs	r5, r6
 80057e8:	e77d      	b.n	80056e6 <HAL_TIM_PWM_ConfigChannel+0xba>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057ea:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80057ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057f0:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057f4:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057f8:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057fc:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 80057fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005802:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 8005806:	e79b      	b.n	8005740 <HAL_TIM_PWM_ConfigChannel+0x114>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005808:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800580a:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800580e:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8005812:	e73c      	b.n	800568e <HAL_TIM_PWM_ConfigChannel+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005814:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005816:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800581a:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800581e:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005822:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005826:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8005828:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800582c:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 8005830:	e7b3      	b.n	800579a <HAL_TIM_PWM_ConfigChannel+0x16e>
 8005832:	bf00      	nop
 8005834:	40010000 	.word	0x40010000

08005838 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005838:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800583c:	2b01      	cmp	r3, #1
 800583e:	d075      	beq.n	800592c <HAL_TIM_ConfigClockSource+0xf4>
 8005840:	4602      	mov	r2, r0
{
 8005842:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005844:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8005846:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005848:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800584c:	2001      	movs	r0, #1
 800584e:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8005852:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005854:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005858:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800585c:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800585e:	680b      	ldr	r3, [r1, #0]
 8005860:	2b60      	cmp	r3, #96	; 0x60
 8005862:	d065      	beq.n	8005930 <HAL_TIM_ConfigClockSource+0xf8>
 8005864:	d824      	bhi.n	80058b0 <HAL_TIM_ConfigClockSource+0x78>
 8005866:	2b40      	cmp	r3, #64	; 0x40
 8005868:	d07c      	beq.n	8005964 <HAL_TIM_ConfigClockSource+0x12c>
 800586a:	d94b      	bls.n	8005904 <HAL_TIM_ConfigClockSource+0xcc>
 800586c:	2b50      	cmp	r3, #80	; 0x50
 800586e:	d117      	bne.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005870:	6848      	ldr	r0, [r1, #4]
 8005872:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005874:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005876:	6a23      	ldr	r3, [r4, #32]
 8005878:	f023 0301 	bic.w	r3, r3, #1
 800587c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800587e:	69a3      	ldr	r3, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005880:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005884:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8005888:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800588a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800588e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005890:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005892:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005894:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005898:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 800589c:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800589e:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 80058a0:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 80058a2:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80058a4:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80058a8:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 80058ac:	bc30      	pop	{r4, r5}
 80058ae:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80058b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058b4:	d038      	beq.n	8005928 <HAL_TIM_ConfigClockSource+0xf0>
 80058b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058ba:	d110      	bne.n	80058de <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058bc:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80058c0:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058c2:	432b      	orrs	r3, r5
 80058c4:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058c6:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058ca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80058ce:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058d0:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058d2:	68a3      	ldr	r3, [r4, #8]
 80058d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 80058d8:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058da:	60a3      	str	r3, [r4, #8]
      break;
 80058dc:	e7e0      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80058de:	2b70      	cmp	r3, #112	; 0x70
 80058e0:	d1de      	bne.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058e2:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80058e6:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058e8:	432b      	orrs	r3, r5
 80058ea:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058ec:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058f0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80058f4:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80058f6:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80058f8:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 80058fe:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 8005900:	60a3      	str	r3, [r4, #8]
      break;
 8005902:	e7cd      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005904:	2b20      	cmp	r3, #32
 8005906:	d002      	beq.n	800590e <HAL_TIM_ConfigClockSource+0xd6>
 8005908:	d90a      	bls.n	8005920 <HAL_TIM_ConfigClockSource+0xe8>
 800590a:	2b30      	cmp	r3, #48	; 0x30
 800590c:	d1c8      	bne.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 800590e:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005910:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005914:	430b      	orrs	r3, r1
 8005916:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 800591a:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800591c:	60a3      	str	r3, [r4, #8]
}
 800591e:	e7bf      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005920:	f033 0110 	bics.w	r1, r3, #16
 8005924:	d1bc      	bne.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
 8005926:	e7f2      	b.n	800590e <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 8005928:	2000      	movs	r0, #0
 800592a:	e7b9      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 800592c:	2002      	movs	r0, #2
}
 800592e:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005930:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005932:	68cb      	ldr	r3, [r1, #12]
 8005934:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005936:	f020 0010 	bic.w	r0, r0, #16
 800593a:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800593c:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800593e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005942:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
  tmpccer = TIMx->CCER;
 8005946:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8005948:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800594a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800594e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 8005952:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005954:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800595a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 800595e:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005960:	60a3      	str	r3, [r4, #8]
}
 8005962:	e79d      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005964:	6848      	ldr	r0, [r1, #4]
 8005966:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005968:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800596a:	6a23      	ldr	r3, [r4, #32]
 800596c:	f023 0301 	bic.w	r3, r3, #1
 8005970:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005972:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005974:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005978:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 800597c:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800597e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005982:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005984:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005986:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005988:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800598c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8005990:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005992:	60a3      	str	r3, [r4, #8]
}
 8005994:	e784      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x68>
 8005996:	bf00      	nop

08005998 <HAL_TIM_OC_DelayElapsedCallback>:
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop

0800599c <HAL_TIM_IC_CaptureCallback>:
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop

080059a0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop

080059a4 <HAL_TIM_TriggerCallback>:
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop

080059a8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059a8:	6803      	ldr	r3, [r0, #0]
 80059aa:	691a      	ldr	r2, [r3, #16]
 80059ac:	0791      	lsls	r1, r2, #30
{
 80059ae:	b510      	push	{r4, lr}
 80059b0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059b2:	d502      	bpl.n	80059ba <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059b4:	68da      	ldr	r2, [r3, #12]
 80059b6:	0792      	lsls	r2, r2, #30
 80059b8:	d45f      	bmi.n	8005a7a <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059ba:	691a      	ldr	r2, [r3, #16]
 80059bc:	0750      	lsls	r0, r2, #29
 80059be:	d502      	bpl.n	80059c6 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	0751      	lsls	r1, r2, #29
 80059c4:	d446      	bmi.n	8005a54 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059c6:	691a      	ldr	r2, [r3, #16]
 80059c8:	0712      	lsls	r2, r2, #28
 80059ca:	d502      	bpl.n	80059d2 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80059cc:	68da      	ldr	r2, [r3, #12]
 80059ce:	0710      	lsls	r0, r2, #28
 80059d0:	d42e      	bmi.n	8005a30 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059d2:	691a      	ldr	r2, [r3, #16]
 80059d4:	06d2      	lsls	r2, r2, #27
 80059d6:	d502      	bpl.n	80059de <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059d8:	68da      	ldr	r2, [r3, #12]
 80059da:	06d0      	lsls	r0, r2, #27
 80059dc:	d418      	bmi.n	8005a10 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059de:	691a      	ldr	r2, [r3, #16]
 80059e0:	07d1      	lsls	r1, r2, #31
 80059e2:	d502      	bpl.n	80059ea <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059e4:	68da      	ldr	r2, [r3, #12]
 80059e6:	07d2      	lsls	r2, r2, #31
 80059e8:	d45d      	bmi.n	8005aa6 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059ea:	691a      	ldr	r2, [r3, #16]
 80059ec:	0610      	lsls	r0, r2, #24
 80059ee:	d502      	bpl.n	80059f6 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	0611      	lsls	r1, r2, #24
 80059f4:	d45f      	bmi.n	8005ab6 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059f6:	691a      	ldr	r2, [r3, #16]
 80059f8:	0652      	lsls	r2, r2, #25
 80059fa:	d502      	bpl.n	8005a02 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	0650      	lsls	r0, r2, #25
 8005a00:	d461      	bmi.n	8005ac6 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a02:	691a      	ldr	r2, [r3, #16]
 8005a04:	0691      	lsls	r1, r2, #26
 8005a06:	d502      	bpl.n	8005a0e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a08:	68da      	ldr	r2, [r3, #12]
 8005a0a:	0692      	lsls	r2, r2, #26
 8005a0c:	d443      	bmi.n	8005a96 <HAL_TIM_IRQHandler+0xee>
}
 8005a0e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a10:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a14:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a16:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a18:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005a20:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a22:	d064      	beq.n	8005aee <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8005a24:	f7ff ffba 	bl	800599c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a28:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a2a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a2c:	7722      	strb	r2, [r4, #28]
 8005a2e:	e7d6      	b.n	80059de <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a30:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a34:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a36:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a38:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a3a:	69db      	ldr	r3, [r3, #28]
 8005a3c:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005a3e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a40:	d152      	bne.n	8005ae8 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a42:	f7ff ffa9 	bl	8005998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a46:	4620      	mov	r0, r4
 8005a48:	f7ff ffaa 	bl	80059a0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a4c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a4e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a50:	7722      	strb	r2, [r4, #28]
 8005a52:	e7be      	b.n	80059d2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a54:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a58:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a5a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a5c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005a64:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a66:	d13c      	bne.n	8005ae2 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a68:	f7ff ff96 	bl	8005998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a6c:	4620      	mov	r0, r4
 8005a6e:	f7ff ff97 	bl	80059a0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a72:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a74:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a76:	7722      	strb	r2, [r4, #28]
 8005a78:	e7a5      	b.n	80059c6 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a7a:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a7e:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a80:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a82:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a84:	699b      	ldr	r3, [r3, #24]
 8005a86:	079b      	lsls	r3, r3, #30
 8005a88:	d025      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8005a8a:	f7ff ff87 	bl	800599c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a8e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a90:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a92:	7722      	strb	r2, [r4, #28]
 8005a94:	e791      	b.n	80059ba <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a96:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8005a9a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a9c:	611a      	str	r2, [r3, #16]
}
 8005a9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005aa2:	f000 b867 	b.w	8005b74 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005aa6:	f06f 0201 	mvn.w	r2, #1
 8005aaa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005aac:	4620      	mov	r0, r4
 8005aae:	f7fc fafb 	bl	80020a8 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ab2:	6823      	ldr	r3, [r4, #0]
 8005ab4:	e799      	b.n	80059ea <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ab6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005aba:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005abc:	4620      	mov	r0, r4
 8005abe:	f000 f85b 	bl	8005b78 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	e797      	b.n	80059f6 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ac6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005aca:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005acc:	4620      	mov	r0, r4
 8005ace:	f7ff ff69 	bl	80059a4 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	e795      	b.n	8005a02 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ad6:	f7ff ff5f 	bl	8005998 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ada:	4620      	mov	r0, r4
 8005adc:	f7ff ff60 	bl	80059a0 <HAL_TIM_PWM_PulseFinishedCallback>
 8005ae0:	e7d5      	b.n	8005a8e <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005ae2:	f7ff ff5b 	bl	800599c <HAL_TIM_IC_CaptureCallback>
 8005ae6:	e7c4      	b.n	8005a72 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8005ae8:	f7ff ff58 	bl	800599c <HAL_TIM_IC_CaptureCallback>
 8005aec:	e7ae      	b.n	8005a4c <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aee:	f7ff ff53 	bl	8005998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005af2:	4620      	mov	r0, r4
 8005af4:	f7ff ff54 	bl	80059a0 <HAL_TIM_PWM_PulseFinishedCallback>
 8005af8:	e796      	b.n	8005a28 <HAL_TIM_IRQHandler+0x80>
 8005afa:	bf00      	nop

08005afc <HAL_TIM_Base_GetState>:
  return htim->State;
 8005afc:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop

08005b04 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b04:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d02f      	beq.n	8005b6c <HAL_TIMEx_MasterConfigSynchronization+0x68>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b0c:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005b0e:	2202      	movs	r2, #2
{
 8005b10:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005b12:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005b16:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b18:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005b1a:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b1c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b20:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b24:	4a12      	ldr	r2, [pc, #72]	; (8005b70 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d012      	beq.n	8005b50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b2e:	d00f      	beq.n	8005b50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b30:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d00b      	beq.n	8005b50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d007      	beq.n	8005b50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d003      	beq.n	8005b50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b48:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d104      	bne.n	8005b5a <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b50:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b52:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b56:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b58:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005b5a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005b62:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8005b66:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8005b68:	4618      	mov	r0, r3
}
 8005b6a:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005b6c:	2002      	movs	r0, #2
}
 8005b6e:	4770      	bx	lr
 8005b70:	40010000 	.word	0x40010000

08005b74 <HAL_TIMEx_CommutCallback>:
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop

08005b78 <HAL_TIMEx_BreakCallback>:
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop

08005b7c <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b7c:	2800      	cmp	r0, #0
 8005b7e:	f000 808f 	beq.w	8005ca0 <HAL_UART_Init+0x124>
{
 8005b82:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b84:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005b88:	4604      	mov	r4, r0
 8005b8a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	f000 8081 	beq.w	8005c96 <HAL_UART_Init+0x11a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b94:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b96:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8005b98:	2224      	movs	r2, #36	; 0x24
 8005b9a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8005b9e:	68da      	ldr	r2, [r3, #12]
 8005ba0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ba4:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ba6:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ba8:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005baa:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8005bae:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bb0:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bb2:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bb4:	4302      	orrs	r2, r0
 8005bb6:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8005bb8:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bba:	4302      	orrs	r2, r0
 8005bbc:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8005bbe:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8005bc2:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bc6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bcc:	695a      	ldr	r2, [r3, #20]
 8005bce:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bd0:	4934      	ldr	r1, [pc, #208]	; (8005ca4 <HAL_UART_Init+0x128>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bd2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005bd6:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bd8:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bda:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bdc:	d035      	beq.n	8005c4a <HAL_UART_Init+0xce>
 8005bde:	4a32      	ldr	r2, [pc, #200]	; (8005ca8 <HAL_UART_Init+0x12c>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d032      	beq.n	8005c4a <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005be4:	f7ff f856 	bl	8004c94 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005be8:	69e3      	ldr	r3, [r4, #28]
 8005bea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bee:	d032      	beq.n	8005c56 <HAL_UART_Init+0xda>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bf0:	6863      	ldr	r3, [r4, #4]
 8005bf2:	2119      	movs	r1, #25
 8005bf4:	009a      	lsls	r2, r3, #2
 8005bf6:	fba0 0101 	umull	r0, r1, r0, r1
 8005bfa:	0f9b      	lsrs	r3, r3, #30
 8005bfc:	f7fa ffdc 	bl	8000bb8 <__aeabi_uldivmod>
 8005c00:	492a      	ldr	r1, [pc, #168]	; (8005cac <HAL_UART_Init+0x130>)
 8005c02:	fba1 3200 	umull	r3, r2, r1, r0
 8005c06:	0952      	lsrs	r2, r2, #5
 8005c08:	2564      	movs	r5, #100	; 0x64
 8005c0a:	fb05 0012 	mls	r0, r5, r2, r0
 8005c0e:	0100      	lsls	r0, r0, #4
 8005c10:	3032      	adds	r0, #50	; 0x32
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	fba1 1000 	umull	r1, r0, r1, r0
 8005c18:	0112      	lsls	r2, r2, #4
 8005c1a:	eb02 1050 	add.w	r0, r2, r0, lsr #5
 8005c1e:	6098      	str	r0, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c20:	691a      	ldr	r2, [r3, #16]
 8005c22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c26:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c28:	695a      	ldr	r2, [r3, #20]
 8005c2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c2e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8005c30:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c32:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8005c34:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8005c36:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c3a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c3c:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c3e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c42:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 8005c46:	4628      	mov	r0, r5
}
 8005c48:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c4a:	f7ff f833 	bl	8004cb4 <HAL_RCC_GetPCLK2Freq>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c4e:	69e3      	ldr	r3, [r4, #28]
 8005c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c54:	d1cc      	bne.n	8005bf0 <HAL_UART_Init+0x74>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c56:	6862      	ldr	r2, [r4, #4]
 8005c58:	2119      	movs	r1, #25
 8005c5a:	1892      	adds	r2, r2, r2
 8005c5c:	f04f 0300 	mov.w	r3, #0
 8005c60:	415b      	adcs	r3, r3
 8005c62:	fba0 0101 	umull	r0, r1, r0, r1
 8005c66:	f7fa ffa7 	bl	8000bb8 <__aeabi_uldivmod>
 8005c6a:	4b10      	ldr	r3, [pc, #64]	; (8005cac <HAL_UART_Init+0x130>)
 8005c6c:	fba3 2100 	umull	r2, r1, r3, r0
 8005c70:	094d      	lsrs	r5, r1, #5
 8005c72:	2264      	movs	r2, #100	; 0x64
 8005c74:	fb02 0215 	mls	r2, r2, r5, r0
 8005c78:	00d2      	lsls	r2, r2, #3
 8005c7a:	3232      	adds	r2, #50	; 0x32
 8005c7c:	fba3 3202 	umull	r3, r2, r3, r2
 8005c80:	f3c2 1142 	ubfx	r1, r2, #5, #3
 8005c84:	0912      	lsrs	r2, r2, #4
 8005c86:	6823      	ldr	r3, [r4, #0]
 8005c88:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8005c8c:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8005c90:	440a      	add	r2, r1
 8005c92:	609a      	str	r2, [r3, #8]
 8005c94:	e7c4      	b.n	8005c20 <HAL_UART_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 8005c96:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8005c9a:	f7fc ffe5 	bl	8002c68 <HAL_UART_MspInit>
 8005c9e:	e779      	b.n	8005b94 <HAL_UART_Init+0x18>
    return HAL_ERROR;
 8005ca0:	2001      	movs	r0, #1
}
 8005ca2:	4770      	bx	lr
 8005ca4:	40011000 	.word	0x40011000
 8005ca8:	40011400 	.word	0x40011400
 8005cac:	51eb851f 	.word	0x51eb851f

08005cb0 <HAL_UART_Transmit>:
{
 8005cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cb4:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8005cb6:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8005cba:	2820      	cmp	r0, #32
 8005cbc:	d177      	bne.n	8005dae <HAL_UART_Transmit+0xfe>
    if ((pData == NULL) || (Size == 0U))
 8005cbe:	4689      	mov	r9, r1
 8005cc0:	2900      	cmp	r1, #0
 8005cc2:	d040      	beq.n	8005d46 <HAL_UART_Transmit+0x96>
 8005cc4:	4614      	mov	r4, r2
 8005cc6:	2a00      	cmp	r2, #0
 8005cc8:	d03d      	beq.n	8005d46 <HAL_UART_Transmit+0x96>
 8005cca:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 8005ccc:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d06c      	beq.n	8005dae <HAL_UART_Transmit+0xfe>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cda:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cde:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce0:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ce4:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
    tickstart = HAL_GetTick();
 8005ce8:	f7fd fb40 	bl	800336c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cec:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize = Size;
 8005cee:	84ac      	strh	r4, [r5, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8005cf4:	84ec      	strh	r4, [r5, #38]	; 0x26
    tickstart = HAL_GetTick();
 8005cf6:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cf8:	d05c      	beq.n	8005db4 <HAL_UART_Transmit+0x104>
    while (huart->TxXferCount > 0U)
 8005cfa:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
    __HAL_UNLOCK(huart);
 8005cfc:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8005cfe:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8005d00:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d07e      	beq.n	8005e06 <HAL_UART_Transmit+0x156>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d08:	682c      	ldr	r4, [r5, #0]
 8005d0a:	1c72      	adds	r2, r6, #1
 8005d0c:	d11e      	bne.n	8005d4c <HAL_UART_Transmit+0x9c>
 8005d0e:	6822      	ldr	r2, [r4, #0]
 8005d10:	0613      	lsls	r3, r2, #24
 8005d12:	d5fc      	bpl.n	8005d0e <HAL_UART_Transmit+0x5e>
      if (pdata8bits == NULL)
 8005d14:	f1b9 0f00 	cmp.w	r9, #0
 8005d18:	d044      	beq.n	8005da4 <HAL_UART_Transmit+0xf4>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d1a:	f819 3b01 	ldrb.w	r3, [r9], #1
 8005d1e:	6063      	str	r3, [r4, #4]
      huart->TxXferCount--;
 8005d20:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	84eb      	strh	r3, [r5, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005d28:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1ec      	bne.n	8005d0a <HAL_UART_Transmit+0x5a>
 8005d30:	1c71      	adds	r1, r6, #1
 8005d32:	d145      	bne.n	8005dc0 <HAL_UART_Transmit+0x110>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d34:	6823      	ldr	r3, [r4, #0]
 8005d36:	065a      	lsls	r2, r3, #25
 8005d38:	d5fc      	bpl.n	8005d34 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8005d3a:	2320      	movs	r3, #32
 8005d3c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
    return HAL_OK;
 8005d40:	2000      	movs	r0, #0
}
 8005d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8005d46:	2001      	movs	r0, #1
}
 8005d48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d4c:	6823      	ldr	r3, [r4, #0]
 8005d4e:	0618      	lsls	r0, r3, #24
 8005d50:	d4e0      	bmi.n	8005d14 <HAL_UART_Transmit+0x64>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d52:	b12e      	cbz	r6, 8005d60 <HAL_UART_Transmit+0xb0>
 8005d54:	f7fd fb0a 	bl	800336c <HAL_GetTick>
 8005d58:	1bc0      	subs	r0, r0, r7
 8005d5a:	4286      	cmp	r6, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d5c:	682c      	ldr	r4, [r5, #0]
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d5e:	d2d4      	bcs.n	8005d0a <HAL_UART_Transmit+0x5a>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d60:	f104 030c 	add.w	r3, r4, #12
 8005d64:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6c:	f104 010c 	add.w	r1, r4, #12
 8005d70:	e841 3200 	strex	r2, r3, [r1]
 8005d74:	2a00      	cmp	r2, #0
 8005d76:	d1f3      	bne.n	8005d60 <HAL_UART_Transmit+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d78:	f104 0314 	add.w	r3, r4, #20
 8005d7c:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d80:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d84:	f104 0114 	add.w	r1, r4, #20
 8005d88:	e841 3200 	strex	r2, r3, [r1]
 8005d8c:	2a00      	cmp	r2, #0
 8005d8e:	d1f3      	bne.n	8005d78 <HAL_UART_Transmit+0xc8>
        huart->gState  = HAL_UART_STATE_READY;
 8005d90:	2320      	movs	r3, #32
 8005d92:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        __HAL_UNLOCK(huart);
 8005d96:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_READY;
 8005d9a:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      return HAL_TIMEOUT;
 8005d9e:	2003      	movs	r0, #3
}
 8005da0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005da4:	f838 3b02 	ldrh.w	r3, [r8], #2
 8005da8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dac:	e7b7      	b.n	8005d1e <HAL_UART_Transmit+0x6e>
    return HAL_BUSY;
 8005dae:	2002      	movs	r0, #2
}
 8005db0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005db4:	692b      	ldr	r3, [r5, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d19f      	bne.n	8005cfa <HAL_UART_Transmit+0x4a>
 8005dba:	46c8      	mov	r8, r9
      pdata8bits  = NULL;
 8005dbc:	4699      	mov	r9, r3
 8005dbe:	e79c      	b.n	8005cfa <HAL_UART_Transmit+0x4a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dc0:	6823      	ldr	r3, [r4, #0]
 8005dc2:	065b      	lsls	r3, r3, #25
 8005dc4:	d4b9      	bmi.n	8005d3a <HAL_UART_Transmit+0x8a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005dc6:	b12e      	cbz	r6, 8005dd4 <HAL_UART_Transmit+0x124>
 8005dc8:	f7fd fad0 	bl	800336c <HAL_GetTick>
 8005dcc:	1bc0      	subs	r0, r0, r7
 8005dce:	4286      	cmp	r6, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005dd0:	682c      	ldr	r4, [r5, #0]
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005dd2:	d2ad      	bcs.n	8005d30 <HAL_UART_Transmit+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd4:	f104 030c 	add.w	r3, r4, #12
 8005dd8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ddc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de0:	f104 010c 	add.w	r1, r4, #12
 8005de4:	e841 3200 	strex	r2, r3, [r1]
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	d1f3      	bne.n	8005dd4 <HAL_UART_Transmit+0x124>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dec:	f104 0314 	add.w	r3, r4, #20
 8005df0:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005df4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df8:	f104 0114 	add.w	r1, r4, #20
 8005dfc:	e841 3200 	strex	r2, r3, [r1]
 8005e00:	2a00      	cmp	r2, #0
 8005e02:	d1f3      	bne.n	8005dec <HAL_UART_Transmit+0x13c>
 8005e04:	e7c4      	b.n	8005d90 <HAL_UART_Transmit+0xe0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e06:	682c      	ldr	r4, [r5, #0]
 8005e08:	e792      	b.n	8005d30 <HAL_UART_Transmit+0x80>
 8005e0a:	bf00      	nop

08005e0c <HAL_UART_Transmit_DMA>:
{
 8005e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e0e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8005e10:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8005e14:	2820      	cmp	r0, #32
 8005e16:	d135      	bne.n	8005e84 <HAL_UART_Transmit_DMA+0x78>
    if ((pData == NULL) || (Size == 0U))
 8005e18:	b391      	cbz	r1, 8005e80 <HAL_UART_Transmit_DMA+0x74>
 8005e1a:	b38a      	cbz	r2, 8005e80 <HAL_UART_Transmit_DMA+0x74>
    __HAL_LOCK(huart);
 8005e1c:	f894 003c 	ldrb.w	r0, [r4, #60]	; 0x3c
 8005e20:	2801      	cmp	r0, #1
 8005e22:	d02f      	beq.n	8005e84 <HAL_UART_Transmit_DMA+0x78>
 8005e24:	2001      	movs	r0, #1
    huart->TxXferCount = Size;
 8005e26:	84e2      	strh	r2, [r4, #38]	; 0x26
    __HAL_LOCK(huart);
 8005e28:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    huart->TxXferSize = Size;
 8005e2c:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005e2e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005e30:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8005e90 <HAL_UART_Transmit_DMA+0x84>
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005e34:	4f14      	ldr	r7, [pc, #80]	; (8005e88 <HAL_UART_Transmit_DMA+0x7c>)
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005e36:	4e15      	ldr	r6, [pc, #84]	; (8005e8c <HAL_UART_Transmit_DMA+0x80>)
    huart->pTxBuffPtr = pData;
 8005e38:	6221      	str	r1, [r4, #32]
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	6822      	ldr	r2, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e3e:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e40:	f04f 0e21 	mov.w	lr, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e44:	6425      	str	r5, [r4, #64]	; 0x40
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005e46:	3204      	adds	r2, #4
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e48:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005e4c:	e9c0 c70f 	strd	ip, r7, [r0, #60]	; 0x3c
    huart->hdmatx->XferAbortCallback = NULL;
 8005e50:	e9c0 6513 	strd	r6, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005e54:	f7fd fe12 	bl	8003a7c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005e58:	6822      	ldr	r2, [r4, #0]
 8005e5a:	f06f 0340 	mvn.w	r3, #64	; 0x40
 8005e5e:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(huart);
 8005e60:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e64:	f102 0314 	add.w	r3, r2, #20
 8005e68:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e70:	f102 0014 	add.w	r0, r2, #20
 8005e74:	e840 3100 	strex	r1, r3, [r0]
 8005e78:	2900      	cmp	r1, #0
 8005e7a:	d1f3      	bne.n	8005e64 <HAL_UART_Transmit_DMA+0x58>
    return HAL_OK;
 8005e7c:	2000      	movs	r0, #0
}
 8005e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8005e80:	2001      	movs	r0, #1
}
 8005e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8005e84:	2002      	movs	r0, #2
}
 8005e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e88:	08005ee5 	.word	0x08005ee5
 8005e8c:	08005ef5 	.word	0x08005ef5
 8005e90:	08005e95 	.word	0x08005e95

08005e94 <UART_DMATransmitCplt>:
{
 8005e94:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005e96:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e98:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8005ea0:	d11a      	bne.n	8005ed8 <UART_DMATransmitCplt+0x44>
    huart->TxXferCount = 0x00U;
 8005ea2:	6802      	ldr	r2, [r0, #0]
 8005ea4:	84c3      	strh	r3, [r0, #38]	; 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea6:	f102 0314 	add.w	r3, r2, #20
 8005eaa:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005eae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb2:	f102 0014 	add.w	r0, r2, #20
 8005eb6:	e840 3100 	strex	r1, r3, [r0]
 8005eba:	2900      	cmp	r1, #0
 8005ebc:	d1f3      	bne.n	8005ea6 <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ebe:	f102 030c 	add.w	r3, r2, #12
 8005ec2:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ec6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eca:	f102 000c 	add.w	r0, r2, #12
 8005ece:	e840 3100 	strex	r1, r3, [r0]
 8005ed2:	2900      	cmp	r1, #0
 8005ed4:	d1f3      	bne.n	8005ebe <UART_DMATransmitCplt+0x2a>
}
 8005ed6:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8005ed8:	f7fd f8fc 	bl	80030d4 <HAL_UART_TxCpltCallback>
}
 8005edc:	bd08      	pop	{r3, pc}
 8005ede:	bf00      	nop

08005ee0 <HAL_UART_TxHalfCpltCallback>:
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop

08005ee4 <UART_DMATxHalfCplt>:
{
 8005ee4:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8005ee6:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005ee8:	f7ff fffa 	bl	8005ee0 <HAL_UART_TxHalfCpltCallback>
}
 8005eec:	bd08      	pop	{r3, pc}
 8005eee:	bf00      	nop

08005ef0 <HAL_UART_RxHalfCpltCallback>:
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop

08005ef4 <UART_DMAError>:
{
 8005ef4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ef6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005ef8:	6803      	ldr	r3, [r0, #0]
 8005efa:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005efc:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8005f00:	2a21      	cmp	r2, #33	; 0x21
 8005f02:	d00b      	beq.n	8005f1c <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005f04:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005f06:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8005f0a:	2a22      	cmp	r2, #34	; 0x22
 8005f0c:	d01e      	beq.n	8005f4c <UART_DMAError+0x58>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005f0e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005f10:	f043 0310 	orr.w	r3, r3, #16
 8005f14:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 8005f16:	f7fd f8d1 	bl	80030bc <HAL_UART_ErrorCallback>
}
 8005f1a:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005f1c:	0609      	lsls	r1, r1, #24
 8005f1e:	d5f1      	bpl.n	8005f04 <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 8005f20:	2200      	movs	r2, #0
 8005f22:	84c2      	strh	r2, [r0, #38]	; 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f24:	f103 020c 	add.w	r2, r3, #12
 8005f28:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f2c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	f103 0c0c 	add.w	ip, r3, #12
 8005f34:	e84c 2100 	strex	r1, r2, [ip]
 8005f38:	2900      	cmp	r1, #0
 8005f3a:	d1f3      	bne.n	8005f24 <UART_DMAError+0x30>
  huart->gState = HAL_UART_STATE_READY;
 8005f3c:	2220      	movs	r2, #32
 8005f3e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005f42:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005f44:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8005f48:	2a22      	cmp	r2, #34	; 0x22
 8005f4a:	d1e0      	bne.n	8005f0e <UART_DMAError+0x1a>
 8005f4c:	064a      	lsls	r2, r1, #25
 8005f4e:	d5de      	bpl.n	8005f0e <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 8005f50:	2200      	movs	r2, #0
 8005f52:	85c2      	strh	r2, [r0, #46]	; 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f54:	f103 020c 	add.w	r2, r3, #12
 8005f58:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f5c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f60:	f103 0c0c 	add.w	ip, r3, #12
 8005f64:	e84c 2100 	strex	r1, r2, [ip]
 8005f68:	2900      	cmp	r1, #0
 8005f6a:	d1f3      	bne.n	8005f54 <UART_DMAError+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6c:	f103 0214 	add.w	r2, r3, #20
 8005f70:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f74:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f78:	f103 0c14 	add.w	ip, r3, #20
 8005f7c:	e84c 2100 	strex	r1, r2, [ip]
 8005f80:	2900      	cmp	r1, #0
 8005f82:	d1f3      	bne.n	8005f6c <UART_DMAError+0x78>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f84:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8005f86:	2a01      	cmp	r2, #1
 8005f88:	d005      	beq.n	8005f96 <UART_DMAError+0xa2>
  huart->RxState = HAL_UART_STATE_READY;
 8005f8a:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f8c:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005f8e:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f92:	6303      	str	r3, [r0, #48]	; 0x30
}
 8005f94:	e7bb      	b.n	8005f0e <UART_DMAError+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f96:	f103 020c 	add.w	r2, r3, #12
 8005f9a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f9e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa2:	f103 0c0c 	add.w	ip, r3, #12
 8005fa6:	e84c 2100 	strex	r1, r2, [ip]
 8005faa:	2900      	cmp	r1, #0
 8005fac:	d1f3      	bne.n	8005f96 <UART_DMAError+0xa2>
 8005fae:	e7ec      	b.n	8005f8a <UART_DMAError+0x96>

08005fb0 <UART_DMAAbortOnError>:
{
 8005fb0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fb2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005fb8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8005fba:	f7fd f87f 	bl	80030bc <HAL_UART_ErrorCallback>
}
 8005fbe:	bd08      	pop	{r3, pc}

08005fc0 <HAL_UARTEx_RxEventCallback>:
}
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop

08005fc4 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fc4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005fc6:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fc8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d002      	beq.n	8005fd4 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 8005fce:	f7ff ff8f 	bl	8005ef0 <HAL_UART_RxHalfCpltCallback>
}
 8005fd2:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005fd4:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8005fd6:	0849      	lsrs	r1, r1, #1
 8005fd8:	f7ff fff2 	bl	8005fc0 <HAL_UARTEx_RxEventCallback>
}
 8005fdc:	bd08      	pop	{r3, pc}
 8005fde:	bf00      	nop

08005fe0 <UART_DMAReceiveCplt>:
{
 8005fe0:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005fe2:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fe4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8005fec:	d12b      	bne.n	8006046 <UART_DMAReceiveCplt+0x66>
    huart->RxXferCount = 0U;
 8005fee:	6803      	ldr	r3, [r0, #0]
 8005ff0:	85c2      	strh	r2, [r0, #46]	; 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff2:	f103 020c 	add.w	r2, r3, #12
 8005ff6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ffa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffe:	f103 0c0c 	add.w	ip, r3, #12
 8006002:	e84c 2100 	strex	r1, r2, [ip]
 8006006:	2900      	cmp	r1, #0
 8006008:	d1f3      	bne.n	8005ff2 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600a:	f103 0214 	add.w	r2, r3, #20
 800600e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006012:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006016:	f103 0c14 	add.w	ip, r3, #20
 800601a:	e84c 2100 	strex	r1, r2, [ip]
 800601e:	2900      	cmp	r1, #0
 8006020:	d1f3      	bne.n	800600a <UART_DMAReceiveCplt+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006022:	f103 0214 	add.w	r2, r3, #20
 8006026:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800602a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602e:	f103 0c14 	add.w	ip, r3, #20
 8006032:	e84c 2100 	strex	r1, r2, [ip]
 8006036:	2900      	cmp	r1, #0
 8006038:	d1f3      	bne.n	8006022 <UART_DMAReceiveCplt+0x42>
    huart->RxState = HAL_UART_STATE_READY;
 800603a:	2220      	movs	r2, #32
 800603c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006040:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006042:	2a01      	cmp	r2, #1
 8006044:	d005      	beq.n	8006052 <UART_DMAReceiveCplt+0x72>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006046:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006048:	2b01      	cmp	r3, #1
 800604a:	d00f      	beq.n	800606c <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 800604c:	f7fd f872 	bl	8003134 <HAL_UART_RxCpltCallback>
}
 8006050:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006052:	f103 020c 	add.w	r2, r3, #12
 8006056:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800605a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605e:	f103 0c0c 	add.w	ip, r3, #12
 8006062:	e84c 2100 	strex	r1, r2, [ip]
 8006066:	2900      	cmp	r1, #0
 8006068:	d1f3      	bne.n	8006052 <UART_DMAReceiveCplt+0x72>
 800606a:	e7ec      	b.n	8006046 <UART_DMAReceiveCplt+0x66>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800606c:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 800606e:	f7ff ffa7 	bl	8005fc0 <HAL_UARTEx_RxEventCallback>
}
 8006072:	bd08      	pop	{r3, pc}

08006074 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006074:	6883      	ldr	r3, [r0, #8]
 8006076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800607a:	d044      	beq.n	8006106 <UART_Receive_IT.part.0.isra.0+0x92>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800607c:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800607e:	2b00      	cmp	r3, #0
 8006080:	d039      	beq.n	80060f6 <UART_Receive_IT.part.0.isra.0+0x82>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006082:	6803      	ldr	r3, [r0, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800608a:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800608c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800608e:	3301      	adds	r3, #1
 8006090:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8006092:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8006094:	3b01      	subs	r3, #1
 8006096:	b29b      	uxth	r3, r3
 8006098:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800609a:	2b00      	cmp	r3, #0
 800609c:	d132      	bne.n	8006104 <UART_Receive_IT.part.0.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800609e:	6802      	ldr	r2, [r0, #0]
 80060a0:	68d1      	ldr	r1, [r2, #12]
 80060a2:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80060a6:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060a8:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060aa:	68d1      	ldr	r1, [r2, #12]
 80060ac:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80060b0:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060b2:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80060b4:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060b8:	f021 0101 	bic.w	r1, r1, #1
 80060bc:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80060be:	f880 c03e 	strb.w	ip, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c2:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80060c4:	2901      	cmp	r1, #1
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80060c6:	b083      	sub	sp, #12
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c8:	d128      	bne.n	800611c <UART_Receive_IT.part.0.isra.0+0xa8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ca:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060cc:	f102 030c 	add.w	r3, r2, #12
 80060d0:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060d4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d8:	f102 0c0c 	add.w	ip, r2, #12
 80060dc:	e84c 3100 	strex	r1, r3, [ip]
 80060e0:	2900      	cmp	r1, #0
 80060e2:	d1f3      	bne.n	80060cc <UART_Receive_IT.part.0.isra.0+0x58>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060e4:	6813      	ldr	r3, [r2, #0]
 80060e6:	06db      	lsls	r3, r3, #27
 80060e8:	d422      	bmi.n	8006130 <UART_Receive_IT.part.0.isra.0+0xbc>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060ea:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 80060ec:	f7ff ff68 	bl	8005fc0 <HAL_UARTEx_RxEventCallback>
}
 80060f0:	b003      	add	sp, #12
 80060f2:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060f6:	6903      	ldr	r3, [r0, #16]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1c2      	bne.n	8006082 <UART_Receive_IT.part.0.isra.0+0xe>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060fc:	6803      	ldr	r3, [r0, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	7013      	strb	r3, [r2, #0]
 8006102:	e7c3      	b.n	800608c <UART_Receive_IT.part.0.isra.0+0x18>
 8006104:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006106:	6903      	ldr	r3, [r0, #16]
 8006108:	b96b      	cbnz	r3, 8006126 <UART_Receive_IT.part.0.isra.0+0xb2>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800610a:	6802      	ldr	r2, [r0, #0]
 800610c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800610e:	6852      	ldr	r2, [r2, #4]
 8006110:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006114:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8006118:	6283      	str	r3, [r0, #40]	; 0x28
 800611a:	e7ba      	b.n	8006092 <UART_Receive_IT.part.0.isra.0+0x1e>
        HAL_UART_RxCpltCallback(huart);
 800611c:	f7fd f80a 	bl	8003134 <HAL_UART_RxCpltCallback>
}
 8006120:	b003      	add	sp, #12
 8006122:	f85d fb04 	ldr.w	pc, [sp], #4
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006126:	6803      	ldr	r3, [r0, #0]
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006128:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	7013      	strb	r3, [r2, #0]
 800612e:	e7ad      	b.n	800608c <UART_Receive_IT.part.0.isra.0+0x18>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006130:	2300      	movs	r3, #0
 8006132:	9301      	str	r3, [sp, #4]
 8006134:	6813      	ldr	r3, [r2, #0]
 8006136:	9301      	str	r3, [sp, #4]
 8006138:	6853      	ldr	r3, [r2, #4]
 800613a:	9301      	str	r3, [sp, #4]
 800613c:	9b01      	ldr	r3, [sp, #4]
 800613e:	e7d4      	b.n	80060ea <UART_Receive_IT.part.0.isra.0+0x76>

08006140 <HAL_UART_IRQHandler>:
{
 8006140:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006142:	6803      	ldr	r3, [r0, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006146:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006148:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800614a:	f012 0f0f 	tst.w	r2, #15
{
 800614e:	b083      	sub	sp, #12
 8006150:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8006152:	d16e      	bne.n	8006232 <HAL_UART_IRQHandler+0xf2>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006154:	0695      	lsls	r5, r2, #26
 8006156:	d502      	bpl.n	800615e <HAL_UART_IRQHandler+0x1e>
 8006158:	068d      	lsls	r5, r1, #26
 800615a:	f100 80b1 	bmi.w	80062c0 <HAL_UART_IRQHandler+0x180>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800615e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006160:	2801      	cmp	r0, #1
 8006162:	d00b      	beq.n	800617c <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006164:	0610      	lsls	r0, r2, #24
 8006166:	d502      	bpl.n	800616e <HAL_UART_IRQHandler+0x2e>
 8006168:	060d      	lsls	r5, r1, #24
 800616a:	f100 80b3 	bmi.w	80062d4 <HAL_UART_IRQHandler+0x194>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800616e:	0650      	lsls	r0, r2, #25
 8006170:	d502      	bpl.n	8006178 <HAL_UART_IRQHandler+0x38>
 8006172:	064a      	lsls	r2, r1, #25
 8006174:	f100 80cd 	bmi.w	8006312 <HAL_UART_IRQHandler+0x1d2>
}
 8006178:	b003      	add	sp, #12
 800617a:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 800617c:	06d5      	lsls	r5, r2, #27
 800617e:	d5f1      	bpl.n	8006164 <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006180:	06c8      	lsls	r0, r1, #27
 8006182:	d5ef      	bpl.n	8006164 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006184:	2200      	movs	r2, #0
 8006186:	9201      	str	r2, [sp, #4]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	9201      	str	r2, [sp, #4]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	9201      	str	r2, [sp, #4]
 8006190:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006192:	695a      	ldr	r2, [r3, #20]
 8006194:	0655      	lsls	r5, r2, #25
 8006196:	f140 8116 	bpl.w	80063c6 <HAL_UART_IRQHandler+0x286>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800619a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800619c:	6802      	ldr	r2, [r0, #0]
 800619e:	6852      	ldr	r2, [r2, #4]
 80061a0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80061a2:	2a00      	cmp	r2, #0
 80061a4:	d0e8      	beq.n	8006178 <HAL_UART_IRQHandler+0x38>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061a6:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80061a8:	4291      	cmp	r1, r2
 80061aa:	d9e5      	bls.n	8006178 <HAL_UART_IRQHandler+0x38>
        huart->RxXferCount = nb_remaining_rx_data;
 80061ac:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061ae:	69c2      	ldr	r2, [r0, #28]
 80061b0:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80061b4:	d036      	beq.n	8006224 <HAL_UART_IRQHandler+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b6:	f103 020c 	add.w	r2, r3, #12
 80061ba:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c2:	f103 050c 	add.w	r5, r3, #12
 80061c6:	e845 2100 	strex	r1, r2, [r5]
 80061ca:	2900      	cmp	r1, #0
 80061cc:	d1f3      	bne.n	80061b6 <HAL_UART_IRQHandler+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ce:	f103 0214 	add.w	r2, r3, #20
 80061d2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	f103 0514 	add.w	r5, r3, #20
 80061de:	e845 2100 	strex	r1, r2, [r5]
 80061e2:	2900      	cmp	r1, #0
 80061e4:	d1f3      	bne.n	80061ce <HAL_UART_IRQHandler+0x8e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e6:	f103 0214 	add.w	r2, r3, #20
 80061ea:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f2:	f103 0514 	add.w	r5, r3, #20
 80061f6:	e845 2100 	strex	r1, r2, [r5]
 80061fa:	2900      	cmp	r1, #0
 80061fc:	d1f3      	bne.n	80061e6 <HAL_UART_IRQHandler+0xa6>
          huart->RxState = HAL_UART_STATE_READY;
 80061fe:	2220      	movs	r2, #32
 8006200:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006204:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006206:	f103 020c 	add.w	r2, r3, #12
 800620a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800620e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006212:	f103 050c 	add.w	r5, r3, #12
 8006216:	e845 2100 	strex	r1, r2, [r5]
 800621a:	2900      	cmp	r1, #0
 800621c:	d1f3      	bne.n	8006206 <HAL_UART_IRQHandler+0xc6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800621e:	f7fd fc6d 	bl	8003afc <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006222:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8006224:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8006226:	1ac9      	subs	r1, r1, r3
 8006228:	4620      	mov	r0, r4
 800622a:	b289      	uxth	r1, r1
 800622c:	f7ff fec8 	bl	8005fc0 <HAL_UARTEx_RxEventCallback>
 8006230:	e7a2      	b.n	8006178 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006232:	f005 0501 	and.w	r5, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006236:	f401 7090 	and.w	r0, r1, #288	; 0x120
 800623a:	4328      	orrs	r0, r5
 800623c:	d08f      	beq.n	800615e <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800623e:	07d0      	lsls	r0, r2, #31
 8006240:	d505      	bpl.n	800624e <HAL_UART_IRQHandler+0x10e>
 8006242:	05c8      	lsls	r0, r1, #23
 8006244:	d503      	bpl.n	800624e <HAL_UART_IRQHandler+0x10e>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006246:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8006248:	f040 0001 	orr.w	r0, r0, #1
 800624c:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800624e:	0750      	lsls	r0, r2, #29
 8006250:	d531      	bpl.n	80062b6 <HAL_UART_IRQHandler+0x176>
 8006252:	b14d      	cbz	r5, 8006268 <HAL_UART_IRQHandler+0x128>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006254:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8006256:	f040 0002 	orr.w	r0, r0, #2
 800625a:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800625c:	0790      	lsls	r0, r2, #30
 800625e:	d503      	bpl.n	8006268 <HAL_UART_IRQHandler+0x128>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006260:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8006262:	f040 0004 	orr.w	r0, r0, #4
 8006266:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006268:	0710      	lsls	r0, r2, #28
 800626a:	d507      	bpl.n	800627c <HAL_UART_IRQHandler+0x13c>
 800626c:	f001 0020 	and.w	r0, r1, #32
 8006270:	4328      	orrs	r0, r5
 8006272:	d003      	beq.n	800627c <HAL_UART_IRQHandler+0x13c>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006274:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8006276:	f040 0008 	orr.w	r0, r0, #8
 800627a:	6420      	str	r0, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800627c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800627e:	2800      	cmp	r0, #0
 8006280:	f43f af7a 	beq.w	8006178 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006284:	0690      	lsls	r0, r2, #26
 8006286:	d509      	bpl.n	800629c <HAL_UART_IRQHandler+0x15c>
 8006288:	0689      	lsls	r1, r1, #26
 800628a:	d507      	bpl.n	800629c <HAL_UART_IRQHandler+0x15c>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800628c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8006290:	2a22      	cmp	r2, #34	; 0x22
 8006292:	d103      	bne.n	800629c <HAL_UART_IRQHandler+0x15c>
 8006294:	4620      	mov	r0, r4
 8006296:	f7ff feed 	bl	8006074 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800629e:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062a0:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80062a4:	f005 0508 	and.w	r5, r5, #8
 80062a8:	4315      	orrs	r5, r2
 80062aa:	d13d      	bne.n	8006328 <HAL_UART_IRQHandler+0x1e8>
        HAL_UART_ErrorCallback(huart);
 80062ac:	4620      	mov	r0, r4
 80062ae:	f7fc ff05 	bl	80030bc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062b2:	6425      	str	r5, [r4, #64]	; 0x40
 80062b4:	e760      	b.n	8006178 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062b6:	0790      	lsls	r0, r2, #30
 80062b8:	d5d6      	bpl.n	8006268 <HAL_UART_IRQHandler+0x128>
 80062ba:	2d00      	cmp	r5, #0
 80062bc:	d1d0      	bne.n	8006260 <HAL_UART_IRQHandler+0x120>
 80062be:	e7d3      	b.n	8006268 <HAL_UART_IRQHandler+0x128>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062c0:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80062c4:	2b22      	cmp	r3, #34	; 0x22
 80062c6:	f47f af57 	bne.w	8006178 <HAL_UART_IRQHandler+0x38>
}
 80062ca:	b003      	add	sp, #12
 80062cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062d0:	f7ff bed0 	b.w	8006074 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062d4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80062d8:	2a21      	cmp	r2, #33	; 0x21
 80062da:	f47f af4d 	bne.w	8006178 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062de:	68a2      	ldr	r2, [r4, #8]
 80062e0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80062e4:	f000 80a8 	beq.w	8006438 <HAL_UART_IRQHandler+0x2f8>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80062e8:	6a22      	ldr	r2, [r4, #32]
 80062ea:	1c51      	adds	r1, r2, #1
 80062ec:	6221      	str	r1, [r4, #32]
 80062ee:	7812      	ldrb	r2, [r2, #0]
 80062f0:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 80062f2:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80062f4:	3a01      	subs	r2, #1
 80062f6:	b292      	uxth	r2, r2
 80062f8:	84e2      	strh	r2, [r4, #38]	; 0x26
 80062fa:	2a00      	cmp	r2, #0
 80062fc:	f47f af3c 	bne.w	8006178 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006300:	68da      	ldr	r2, [r3, #12]
 8006302:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006306:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006308:	68da      	ldr	r2, [r3, #12]
 800630a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800630e:	60da      	str	r2, [r3, #12]
 8006310:	e732      	b.n	8006178 <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006312:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006314:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006316:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800631a:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800631c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800631e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8006322:	f7fc fed7 	bl	80030d4 <HAL_UART_TxCpltCallback>
    return;
 8006326:	e727      	b.n	8006178 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006328:	f103 020c 	add.w	r2, r3, #12
 800632c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006330:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006334:	f103 000c 	add.w	r0, r3, #12
 8006338:	e840 2100 	strex	r1, r2, [r0]
 800633c:	2900      	cmp	r1, #0
 800633e:	d1f3      	bne.n	8006328 <HAL_UART_IRQHandler+0x1e8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006340:	f103 0214 	add.w	r2, r3, #20
 8006344:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006348:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800634c:	f103 0014 	add.w	r0, r3, #20
 8006350:	e840 2100 	strex	r1, r2, [r0]
 8006354:	2900      	cmp	r1, #0
 8006356:	d1f3      	bne.n	8006340 <HAL_UART_IRQHandler+0x200>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006358:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800635a:	2a01      	cmp	r2, #1
 800635c:	d022      	beq.n	80063a4 <HAL_UART_IRQHandler+0x264>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800635e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006360:	2120      	movs	r1, #32
 8006362:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006366:	6322      	str	r2, [r4, #48]	; 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006368:	695a      	ldr	r2, [r3, #20]
 800636a:	0652      	lsls	r2, r2, #25
 800636c:	d527      	bpl.n	80063be <HAL_UART_IRQHandler+0x27e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636e:	f103 0214 	add.w	r2, r3, #20
 8006372:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006376:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637a:	f103 0014 	add.w	r0, r3, #20
 800637e:	e840 2100 	strex	r1, r2, [r0]
 8006382:	2900      	cmp	r1, #0
 8006384:	d1f3      	bne.n	800636e <HAL_UART_IRQHandler+0x22e>
          if (huart->hdmarx != NULL)
 8006386:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006388:	b1c8      	cbz	r0, 80063be <HAL_UART_IRQHandler+0x27e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800638a:	4b31      	ldr	r3, [pc, #196]	; (8006450 <HAL_UART_IRQHandler+0x310>)
 800638c:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800638e:	f7fd fbfd 	bl	8003b8c <HAL_DMA_Abort_IT>
 8006392:	2800      	cmp	r0, #0
 8006394:	f43f aef0 	beq.w	8006178 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006398:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800639a:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 800639c:	b003      	add	sp, #12
 800639e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063a2:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a4:	f103 020c 	add.w	r2, r3, #12
 80063a8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063ac:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b0:	f103 000c 	add.w	r0, r3, #12
 80063b4:	e840 2100 	strex	r1, r2, [r0]
 80063b8:	2900      	cmp	r1, #0
 80063ba:	d1f3      	bne.n	80063a4 <HAL_UART_IRQHandler+0x264>
 80063bc:	e7cf      	b.n	800635e <HAL_UART_IRQHandler+0x21e>
            HAL_UART_ErrorCallback(huart);
 80063be:	4620      	mov	r0, r4
 80063c0:	f7fc fe7c 	bl	80030bc <HAL_UART_ErrorCallback>
 80063c4:	e6d8      	b.n	8006178 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80063c6:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
      if ((huart->RxXferCount > 0U)
 80063c8:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
 80063ca:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80063cc:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80063ce:	2a00      	cmp	r2, #0
 80063d0:	f43f aed2 	beq.w	8006178 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80063d4:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 80063d6:	1a51      	subs	r1, r2, r1
 80063d8:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80063da:	2900      	cmp	r1, #0
 80063dc:	f43f aecc 	beq.w	8006178 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e0:	f103 020c 	add.w	r2, r3, #12
 80063e4:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ec:	f103 050c 	add.w	r5, r3, #12
 80063f0:	e845 2000 	strex	r0, r2, [r5]
 80063f4:	2800      	cmp	r0, #0
 80063f6:	d1f3      	bne.n	80063e0 <HAL_UART_IRQHandler+0x2a0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f8:	f103 0214 	add.w	r2, r3, #20
 80063fc:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006400:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006404:	f103 0514 	add.w	r5, r3, #20
 8006408:	e845 2000 	strex	r0, r2, [r5]
 800640c:	2800      	cmp	r0, #0
 800640e:	d1f3      	bne.n	80063f8 <HAL_UART_IRQHandler+0x2b8>
        huart->RxState = HAL_UART_STATE_READY;
 8006410:	2220      	movs	r2, #32
 8006412:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006416:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006418:	f103 020c 	add.w	r2, r3, #12
 800641c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006420:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006424:	f103 050c 	add.w	r5, r3, #12
 8006428:	e845 2000 	strex	r0, r2, [r5]
 800642c:	2800      	cmp	r0, #0
 800642e:	d1f3      	bne.n	8006418 <HAL_UART_IRQHandler+0x2d8>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006430:	4620      	mov	r0, r4
 8006432:	f7ff fdc5 	bl	8005fc0 <HAL_UARTEx_RxEventCallback>
 8006436:	e69f      	b.n	8006178 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006438:	6922      	ldr	r2, [r4, #16]
 800643a:	2a00      	cmp	r2, #0
 800643c:	f47f af54 	bne.w	80062e8 <HAL_UART_IRQHandler+0x1a8>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006440:	6a22      	ldr	r2, [r4, #32]
 8006442:	f832 1b02 	ldrh.w	r1, [r2], #2
 8006446:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800644a:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800644c:	6222      	str	r2, [r4, #32]
 800644e:	e750      	b.n	80062f2 <HAL_UART_IRQHandler+0x1b2>
 8006450:	08005fb1 	.word	0x08005fb1

08006454 <UART_Start_Receive_DMA>:
{
 8006454:	b570      	push	{r4, r5, r6, lr}
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006456:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006458:	2500      	movs	r5, #0
{
 800645a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800645c:	6405      	str	r5, [r0, #64]	; 0x40
  huart->pRxBuffPtr = pData;
 800645e:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006460:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->RxXferSize = Size;
 8006464:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006466:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006468:	4e1f      	ldr	r6, [pc, #124]	; (80064e8 <UART_Start_Receive_DMA+0x94>)
  huart->hdmarx->XferAbortCallback = NULL;
 800646a:	6505      	str	r5, [r0, #80]	; 0x50
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800646c:	4613      	mov	r3, r2
 800646e:	460a      	mov	r2, r1
 8006470:	6821      	ldr	r1, [r4, #0]
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006472:	63c6      	str	r6, [r0, #60]	; 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006474:	4e1d      	ldr	r6, [pc, #116]	; (80064ec <UART_Start_Receive_DMA+0x98>)
 8006476:	6406      	str	r6, [r0, #64]	; 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006478:	4e1d      	ldr	r6, [pc, #116]	; (80064f0 <UART_Start_Receive_DMA+0x9c>)
 800647a:	64c6      	str	r6, [r0, #76]	; 0x4c
{
 800647c:	b082      	sub	sp, #8
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800647e:	3104      	adds	r1, #4
 8006480:	f7fd fafc 	bl	8003a7c <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006484:	6823      	ldr	r3, [r4, #0]
 8006486:	9501      	str	r5, [sp, #4]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	9201      	str	r2, [sp, #4]
 800648c:	6859      	ldr	r1, [r3, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 800648e:	6922      	ldr	r2, [r4, #16]
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006490:	9101      	str	r1, [sp, #4]
 8006492:	9901      	ldr	r1, [sp, #4]
  __HAL_UNLOCK(huart);
 8006494:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006498:	b15a      	cbz	r2, 80064b2 <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800649a:	f103 020c 	add.w	r2, r3, #12
 800649e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a6:	f103 000c 	add.w	r0, r3, #12
 80064aa:	e840 2100 	strex	r1, r2, [r0]
 80064ae:	2900      	cmp	r1, #0
 80064b0:	d1f3      	bne.n	800649a <UART_Start_Receive_DMA+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b2:	f103 0214 	add.w	r2, r3, #20
 80064b6:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064ba:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064be:	f103 0014 	add.w	r0, r3, #20
 80064c2:	e840 2100 	strex	r1, r2, [r0]
 80064c6:	2900      	cmp	r1, #0
 80064c8:	d1f3      	bne.n	80064b2 <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ca:	f103 0214 	add.w	r2, r3, #20
 80064ce:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d6:	f103 0114 	add.w	r1, r3, #20
 80064da:	e841 2000 	strex	r0, r2, [r1]
 80064de:	2800      	cmp	r0, #0
 80064e0:	d1f3      	bne.n	80064ca <UART_Start_Receive_DMA+0x76>
}
 80064e2:	b002      	add	sp, #8
 80064e4:	bd70      	pop	{r4, r5, r6, pc}
 80064e6:	bf00      	nop
 80064e8:	08005fe1 	.word	0x08005fe1
 80064ec:	08005fc5 	.word	0x08005fc5
 80064f0:	08005ef5 	.word	0x08005ef5

080064f4 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80064f4:	f890 c03e 	ldrb.w	ip, [r0, #62]	; 0x3e
 80064f8:	f1bc 0f20 	cmp.w	ip, #32
 80064fc:	d111      	bne.n	8006522 <HAL_UART_Receive_DMA+0x2e>
{
 80064fe:	b430      	push	{r4, r5}
    if ((pData == NULL) || (Size == 0U))
 8006500:	b161      	cbz	r1, 800651c <HAL_UART_Receive_DMA+0x28>
 8006502:	b15a      	cbz	r2, 800651c <HAL_UART_Receive_DMA+0x28>
    __HAL_LOCK(huart);
 8006504:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8006508:	2c01      	cmp	r4, #1
 800650a:	d00c      	beq.n	8006526 <HAL_UART_Receive_DMA+0x32>
 800650c:	2401      	movs	r4, #1
 800650e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006512:	2400      	movs	r4, #0
 8006514:	6304      	str	r4, [r0, #48]	; 0x30
}
 8006516:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006518:	f7ff bf9c 	b.w	8006454 <UART_Start_Receive_DMA>
      return HAL_ERROR;
 800651c:	2001      	movs	r0, #1
}
 800651e:	bc30      	pop	{r4, r5}
 8006520:	4770      	bx	lr
    return HAL_BUSY;
 8006522:	2002      	movs	r0, #2
}
 8006524:	4770      	bx	lr
    return HAL_BUSY;
 8006526:	2002      	movs	r0, #2
}
 8006528:	bc30      	pop	{r4, r5}
 800652a:	4770      	bx	lr

0800652c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800652c:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800652e:	4903      	ldr	r1, [pc, #12]	; (800653c <MX_FATFS_Init+0x10>)
 8006530:	4803      	ldr	r0, [pc, #12]	; (8006540 <MX_FATFS_Init+0x14>)
 8006532:	f001 ff1d 	bl	8008370 <FATFS_LinkDriver>
 8006536:	4b03      	ldr	r3, [pc, #12]	; (8006544 <MX_FATFS_Init+0x18>)
 8006538:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800653a:	bd08      	pop	{r3, pc}
 800653c:	20003134 	.word	0x20003134
 8006540:	20000014 	.word	0x20000014
 8006544:	20003138 	.word	0x20003138

08006548 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 8006548:	2000      	movs	r0, #0
 800654a:	4770      	bx	lr

0800654c <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 800654c:	f7fb b82c 	b.w	80015a8 <SD_disk_initialize>

08006550 <USER_status>:
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 8006550:	f7fb b93a 	b.w	80017c8 <SD_disk_status>

08006554 <USER_read>:
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 8006554:	f7fb b942 	b.w	80017dc <SD_disk_read>

08006558 <USER_write>:
	UINT count          /* Number of sectors to write */
)
{
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 8006558:	f7fb ba8a 	b.w	8001a70 <SD_disk_write>

0800655c <USER_ioctl>:
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 800655c:	f7fb bc7c 	b.w	8001e58 <SD_disk_ioctl>

08006560 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006560:	4b03      	ldr	r3, [pc, #12]	; (8006570 <disk_status+0x10>)
 8006562:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8006566:	4403      	add	r3, r0
 8006568:	6852      	ldr	r2, [r2, #4]
 800656a:	7a18      	ldrb	r0, [r3, #8]
 800656c:	6853      	ldr	r3, [r2, #4]
 800656e:	4718      	bx	r3
 8006570:	20003164 	.word	0x20003164

08006574 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8006574:	4b06      	ldr	r3, [pc, #24]	; (8006590 <disk_initialize+0x1c>)
 8006576:	5c1a      	ldrb	r2, [r3, r0]
 8006578:	b942      	cbnz	r2, 800658c <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800657a:	eb03 0280 	add.w	r2, r3, r0, lsl #2
    disk.is_initialized[pdrv] = 1;
 800657e:	2101      	movs	r1, #1
 8006580:	5419      	strb	r1, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006582:	6852      	ldr	r2, [r2, #4]
 8006584:	4418      	add	r0, r3
 8006586:	6813      	ldr	r3, [r2, #0]
 8006588:	7a00      	ldrb	r0, [r0, #8]
 800658a:	4718      	bx	r3
  }
  return stat;
}
 800658c:	2000      	movs	r0, #0
 800658e:	4770      	bx	lr
 8006590:	20003164 	.word	0x20003164

08006594 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006594:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006596:	4c05      	ldr	r4, [pc, #20]	; (80065ac <disk_read+0x18>)
 8006598:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 800659c:	4404      	add	r4, r0
 800659e:	686d      	ldr	r5, [r5, #4]
 80065a0:	7a20      	ldrb	r0, [r4, #8]
 80065a2:	68ac      	ldr	r4, [r5, #8]
 80065a4:	46a4      	mov	ip, r4
  return res;
}
 80065a6:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80065a8:	4760      	bx	ip
 80065aa:	bf00      	nop
 80065ac:	20003164 	.word	0x20003164

080065b0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80065b0:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80065b2:	4c05      	ldr	r4, [pc, #20]	; (80065c8 <disk_write+0x18>)
 80065b4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80065b8:	4404      	add	r4, r0
 80065ba:	686d      	ldr	r5, [r5, #4]
 80065bc:	7a20      	ldrb	r0, [r4, #8]
 80065be:	68ec      	ldr	r4, [r5, #12]
 80065c0:	46a4      	mov	ip, r4
  return res;
}
 80065c2:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80065c4:	4760      	bx	ip
 80065c6:	bf00      	nop
 80065c8:	20003164 	.word	0x20003164

080065cc <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80065cc:	4b04      	ldr	r3, [pc, #16]	; (80065e0 <disk_ioctl+0x14>)
 80065ce:	eb03 0c00 	add.w	ip, r3, r0
 80065d2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80065d6:	f89c 0008 	ldrb.w	r0, [ip, #8]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	4718      	bx	r3
 80065e0:	20003164 	.word	0x20003164

080065e4 <inc_lock>:
{
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 80065e4:	4b2a      	ldr	r3, [pc, #168]	; (8006690 <inc_lock+0xac>)
{
 80065e6:	b4f0      	push	{r4, r5, r6, r7}
		if (Files[i].fs == dp->obj.fs &&
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	6805      	ldr	r5, [r0, #0]
 80065ec:	4295      	cmp	r5, r2
 80065ee:	d01d      	beq.n	800662c <inc_lock+0x48>
 80065f0:	691c      	ldr	r4, [r3, #16]
 80065f2:	42ac      	cmp	r4, r5
 80065f4:	d007      	beq.n	8006606 <inc_lock+0x22>
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80065f6:	2a00      	cmp	r2, #0
 80065f8:	d02e      	beq.n	8006658 <inc_lock+0x74>
 80065fa:	2c00      	cmp	r4, #0
 80065fc:	d044      	beq.n	8006688 <inc_lock+0xa4>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80065fe:	2400      	movs	r4, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */

	return i + 1;
}
 8006600:	4620      	mov	r0, r4
 8006602:	bcf0      	pop	{r4, r5, r6, r7}
 8006604:	4770      	bx	lr
		if (Files[i].fs == dp->obj.fs &&
 8006606:	695e      	ldr	r6, [r3, #20]
 8006608:	6887      	ldr	r7, [r0, #8]
 800660a:	42be      	cmp	r6, r7
 800660c:	d1f3      	bne.n	80065f6 <inc_lock+0x12>
			Files[i].clu == dp->obj.sclust &&
 800660e:	699e      	ldr	r6, [r3, #24]
 8006610:	6947      	ldr	r7, [r0, #20]
 8006612:	42be      	cmp	r6, r7
 8006614:	d1ef      	bne.n	80065f6 <inc_lock+0x12>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006616:	2201      	movs	r2, #1
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006618:	b999      	cbnz	r1, 8006642 <inc_lock+0x5e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800661a:	eb03 1102 	add.w	r1, r3, r2, lsl #4
 800661e:	ea4f 1c02 	mov.w	ip, r2, lsl #4
 8006622:	8989      	ldrh	r1, [r1, #12]
	return i + 1;
 8006624:	1c54      	adds	r4, r2, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006626:	1c4a      	adds	r2, r1, #1
 8006628:	b292      	uxth	r2, r2
 800662a:	e028      	b.n	800667e <inc_lock+0x9a>
		if (Files[i].fs == dp->obj.fs &&
 800662c:	6884      	ldr	r4, [r0, #8]
 800662e:	685e      	ldr	r6, [r3, #4]
 8006630:	42a6      	cmp	r6, r4
 8006632:	d1dd      	bne.n	80065f0 <inc_lock+0xc>
			Files[i].clu == dp->obj.sclust &&
 8006634:	689c      	ldr	r4, [r3, #8]
 8006636:	6946      	ldr	r6, [r0, #20]
 8006638:	42a6      	cmp	r6, r4
 800663a:	d1d9      	bne.n	80065f0 <inc_lock+0xc>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800663c:	2200      	movs	r2, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800663e:	2900      	cmp	r1, #0
 8006640:	d0eb      	beq.n	800661a <inc_lock+0x36>
 8006642:	eb03 1102 	add.w	r1, r3, r2, lsl #4
 8006646:	ea4f 1c02 	mov.w	ip, r2, lsl #4
 800664a:	8989      	ldrh	r1, [r1, #12]
 800664c:	2900      	cmp	r1, #0
 800664e:	d1d6      	bne.n	80065fe <inc_lock+0x1a>
	return i + 1;
 8006650:	1c54      	adds	r4, r2, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006652:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006656:	e012      	b.n	800667e <inc_lock+0x9a>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006658:	2401      	movs	r4, #1
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800665a:	2900      	cmp	r1, #0
		Files[i].fs = dp->obj.fs;
 800665c:	ea4f 1c02 	mov.w	ip, r2, lsl #4
 8006660:	eb03 1102 	add.w	r1, r3, r2, lsl #4
		Files[i].clu = dp->obj.sclust;
 8006664:	6942      	ldr	r2, [r0, #20]
 8006666:	6880      	ldr	r0, [r0, #8]
		Files[i].fs = dp->obj.fs;
 8006668:	f843 500c 	str.w	r5, [r3, ip]
		Files[i].clu = dp->obj.sclust;
 800666c:	e9c1 0201 	strd	r0, r2, [r1, #4]
		Files[i].ctr = 0;
 8006670:	f04f 0200 	mov.w	r2, #0
 8006674:	818a      	strh	r2, [r1, #12]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006676:	bf14      	ite	ne
 8006678:	f44f 7280 	movne.w	r2, #256	; 0x100
 800667c:	2201      	moveq	r2, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800667e:	4463      	add	r3, ip
}
 8006680:	4620      	mov	r0, r4
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006682:	819a      	strh	r2, [r3, #12]
}
 8006684:	bcf0      	pop	{r4, r5, r6, r7}
 8006686:	4770      	bx	lr
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006688:	2402      	movs	r4, #2
 800668a:	2201      	movs	r2, #1
 800668c:	e7e5      	b.n	800665a <inc_lock+0x76>
 800668e:	bf00      	nop
 8006690:	20003140 	.word	0x20003140

08006694 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006694:	b570      	push	{r4, r5, r6, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006696:	f04f 36ff 	mov.w	r6, #4294967295
 800669a:	2300      	movs	r3, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 800669c:	42b1      	cmp	r1, r6
{
 800669e:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80066a0:	70c3      	strb	r3, [r0, #3]
 80066a2:	6306      	str	r6, [r0, #48]	; 0x30
	if (sector != fs->winsect) {	/* Window offset changed? */
 80066a4:	d00c      	beq.n	80066c0 <check_fs+0x2c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80066a6:	460d      	mov	r5, r1
 80066a8:	460a      	mov	r2, r1
 80066aa:	7840      	ldrb	r0, [r0, #1]
 80066ac:	2301      	movs	r3, #1
 80066ae:	f104 0134 	add.w	r1, r4, #52	; 0x34
 80066b2:	f7ff ff6f 	bl	8006594 <disk_read>
 80066b6:	b110      	cbz	r0, 80066be <check_fs+0x2a>
			fs->winsect = sector;
 80066b8:	6326      	str	r6, [r4, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80066ba:	2004      	movs	r0, #4
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
}
 80066bc:	bd70      	pop	{r4, r5, r6, pc}
			fs->winsect = sector;
 80066be:	6325      	str	r5, [r4, #48]	; 0x30
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80066c0:	f8b4 2232 	ldrh.w	r2, [r4, #562]	; 0x232
 80066c4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d11a      	bne.n	8006702 <check_fs+0x6e>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80066cc:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80066d0:	2be9      	cmp	r3, #233	; 0xe9
 80066d2:	d007      	beq.n	80066e4 <check_fs+0x50>
 80066d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066d6:	4a0d      	ldr	r2, [pc, #52]	; (800670c <check_fs+0x78>)
 80066d8:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 80066dc:	4293      	cmp	r3, r2
 80066de:	d001      	beq.n	80066e4 <check_fs+0x50>
	return 2;
 80066e0:	2002      	movs	r0, #2
}
 80066e2:	bd70      	pop	{r4, r5, r6, pc}
	rv = rv << 8 | ptr[0];
 80066e4:	f8d4 306a 	ldr.w	r3, [r4, #106]	; 0x6a
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80066e8:	4a09      	ldr	r2, [pc, #36]	; (8006710 <check_fs+0x7c>)
 80066ea:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d009      	beq.n	8006706 <check_fs+0x72>
	rv = rv << 8 | ptr[0];
 80066f2:	f8d4 0086 	ldr.w	r0, [r4, #134]	; 0x86
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80066f6:	4b07      	ldr	r3, [pc, #28]	; (8006714 <check_fs+0x80>)
 80066f8:	4298      	cmp	r0, r3
 80066fa:	bf14      	ite	ne
 80066fc:	2002      	movne	r0, #2
 80066fe:	2000      	moveq	r0, #0
}
 8006700:	bd70      	pop	{r4, r5, r6, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006702:	2003      	movs	r0, #3
}
 8006704:	bd70      	pop	{r4, r5, r6, pc}
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006706:	2000      	movs	r0, #0
}
 8006708:	bd70      	pop	{r4, r5, r6, pc}
 800670a:	bf00      	nop
 800670c:	009000eb 	.word	0x009000eb
 8006710:	00544146 	.word	0x00544146
 8006714:	33544146 	.word	0x33544146

08006718 <move_window.part.0>:
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8006718:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800671a:	78c3      	ldrb	r3, [r0, #3]
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
 800671c:	b083      	sub	sp, #12
 800671e:	4604      	mov	r4, r0
 8006720:	460d      	mov	r5, r1
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006722:	b973      	cbnz	r3, 8006742 <move_window.part.0+0x2a>
 8006724:	f100 0134 	add.w	r1, r0, #52	; 0x34
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006728:	462a      	mov	r2, r5
 800672a:	7860      	ldrb	r0, [r4, #1]
 800672c:	2301      	movs	r3, #1
 800672e:	f7ff ff31 	bl	8006594 <disk_read>
				res = FR_DISK_ERR;
 8006732:	2800      	cmp	r0, #0
 8006734:	bf1c      	itt	ne
 8006736:	2001      	movne	r0, #1
 8006738:	f04f 35ff 	movne.w	r5, #4294967295
			fs->winsect = sector;
 800673c:	6325      	str	r5, [r4, #48]	; 0x30
}
 800673e:	b003      	add	sp, #12
 8006740:	bdf0      	pop	{r4, r5, r6, r7, pc}
		wsect = fs->winsect;	/* Current sector number */
 8006742:	6b06      	ldr	r6, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006744:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8006748:	2301      	movs	r3, #1
 800674a:	7840      	ldrb	r0, [r0, #1]
 800674c:	9101      	str	r1, [sp, #4]
 800674e:	4632      	mov	r2, r6
 8006750:	f7ff ff2e 	bl	80065b0 <disk_write>
 8006754:	b9b8      	cbnz	r0, 8006786 <move_window.part.0+0x6e>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006756:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006758:	69e3      	ldr	r3, [r4, #28]
 800675a:	9901      	ldr	r1, [sp, #4]
			fs->wflag = 0;
 800675c:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800675e:	1ab2      	subs	r2, r6, r2
 8006760:	429a      	cmp	r2, r3
 8006762:	d2e1      	bcs.n	8006728 <move_window.part.0+0x10>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006764:	78a7      	ldrb	r7, [r4, #2]
 8006766:	2f01      	cmp	r7, #1
 8006768:	d801      	bhi.n	800676e <move_window.part.0+0x56>
 800676a:	e7dd      	b.n	8006728 <move_window.part.0+0x10>
					wsect += fs->fsize;
 800676c:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 800676e:	7860      	ldrb	r0, [r4, #1]
 8006770:	9101      	str	r1, [sp, #4]
					wsect += fs->fsize;
 8006772:	441e      	add	r6, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8006774:	4632      	mov	r2, r6
 8006776:	2301      	movs	r3, #1
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006778:	3f01      	subs	r7, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800677a:	f7ff ff19 	bl	80065b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800677e:	2f01      	cmp	r7, #1
 8006780:	9901      	ldr	r1, [sp, #4]
 8006782:	d1f3      	bne.n	800676c <move_window.part.0+0x54>
 8006784:	e7d0      	b.n	8006728 <move_window.part.0+0x10>
			res = FR_DISK_ERR;
 8006786:	2001      	movs	r0, #1
}
 8006788:	b003      	add	sp, #12
 800678a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800678c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800678c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (*path) {	/* If the pointer is not a null */
 8006790:	6805      	ldr	r5, [r0, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006792:	2300      	movs	r3, #0
 8006794:	600b      	str	r3, [r1, #0]
	if (*path) {	/* If the pointer is not a null */
 8006796:	b175      	cbz	r5, 80067b6 <find_volume+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006798:	782c      	ldrb	r4, [r5, #0]
 800679a:	2c20      	cmp	r4, #32
 800679c:	d914      	bls.n	80067c8 <find_volume+0x3c>
 800679e:	4623      	mov	r3, r4
 80067a0:	46ac      	mov	ip, r5
 80067a2:	e003      	b.n	80067ac <find_volume+0x20>
 80067a4:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 80067a8:	2b20      	cmp	r3, #32
 80067aa:	d90d      	bls.n	80067c8 <find_volume+0x3c>
 80067ac:	2b3a      	cmp	r3, #58	; 0x3a
 80067ae:	d1f9      	bne.n	80067a4 <find_volume+0x18>
			i = *tp++ - '0';
 80067b0:	3501      	adds	r5, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80067b2:	45ac      	cmp	ip, r5
 80067b4:	d003      	beq.n	80067be <find_volume+0x32>
	vol = get_ldnumber(path);
	if (vol < 0) return FR_INVALID_DRIVE;
 80067b6:	240b      	movs	r4, #11
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 80067b8:	4620      	mov	r0, r4
 80067ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80067be:	2c30      	cmp	r4, #48	; 0x30
 80067c0:	d1f9      	bne.n	80067b6 <find_volume+0x2a>
					*path = ++tt;
 80067c2:	f10c 0301 	add.w	r3, ip, #1
 80067c6:	6003      	str	r3, [r0, #0]
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80067c8:	4bb5      	ldr	r3, [pc, #724]	; (8006aa0 <find_volume+0x314>)
 80067ca:	681d      	ldr	r5, [r3, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80067cc:	2d00      	cmp	r5, #0
 80067ce:	f000 80f8 	beq.w	80069c2 <find_volume+0x236>
	*rfs = fs;							/* Return pointer to the file system object */
 80067d2:	600d      	str	r5, [r1, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80067d4:	782b      	ldrb	r3, [r5, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80067d6:	f002 04fe 	and.w	r4, r2, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 80067da:	b17b      	cbz	r3, 80067fc <find_volume+0x70>
		stat = disk_status(fs->drv);
 80067dc:	7868      	ldrb	r0, [r5, #1]
 80067de:	f7ff febf 	bl	8006560 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80067e2:	07c1      	lsls	r1, r0, #31
 80067e4:	d40a      	bmi.n	80067fc <find_volume+0x70>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80067e6:	2c00      	cmp	r4, #0
 80067e8:	f000 80e4 	beq.w	80069b4 <find_volume+0x228>
 80067ec:	f010 0404 	ands.w	r4, r0, #4
 80067f0:	f000 80e0 	beq.w	80069b4 <find_volume+0x228>
				return FR_WRITE_PROTECTED;
 80067f4:	240a      	movs	r4, #10
}
 80067f6:	4620      	mov	r0, r4
 80067f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 80067fc:	2000      	movs	r0, #0
 80067fe:	8028      	strh	r0, [r5, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006800:	f7ff feb8 	bl	8006574 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006804:	07c2      	lsls	r2, r0, #31
 8006806:	f100 80d8 	bmi.w	80069ba <find_volume+0x22e>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800680a:	b10c      	cbz	r4, 8006810 <find_volume+0x84>
 800680c:	0743      	lsls	r3, r0, #29
 800680e:	d4f1      	bmi.n	80067f4 <find_volume+0x68>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8006810:	7868      	ldrb	r0, [r5, #1]
 8006812:	f105 020c 	add.w	r2, r5, #12
 8006816:	2102      	movs	r1, #2
 8006818:	f7ff fed8 	bl	80065cc <disk_ioctl>
 800681c:	4604      	mov	r4, r0
 800681e:	2800      	cmp	r0, #0
 8006820:	f040 80c7 	bne.w	80069b2 <find_volume+0x226>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8006824:	89ab      	ldrh	r3, [r5, #12]
 8006826:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 800682a:	f5b2 6f60 	cmp.w	r2, #3584	; 0xe00
 800682e:	f200 80c0 	bhi.w	80069b2 <find_volume+0x226>
 8006832:	1e5a      	subs	r2, r3, #1
 8006834:	421a      	tst	r2, r3
 8006836:	f040 80bc 	bne.w	80069b2 <find_volume+0x226>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800683a:	4601      	mov	r1, r0
 800683c:	4628      	mov	r0, r5
 800683e:	f7ff ff29 	bl	8006694 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006842:	2802      	cmp	r0, #2
 8006844:	f000 808e 	beq.w	8006964 <find_volume+0x1d8>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006848:	2804      	cmp	r0, #4
 800684a:	f000 80b2 	beq.w	80069b2 <find_volume+0x226>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800684e:	2801      	cmp	r0, #1
	bsect = 0;
 8006850:	bf98      	it	ls
 8006852:	4626      	movls	r6, r4
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006854:	f200 80b7 	bhi.w	80069c6 <find_volume+0x23a>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006858:	89a8      	ldrh	r0, [r5, #12]
 800685a:	f8b5 303f 	ldrh.w	r3, [r5, #63]	; 0x3f
 800685e:	4283      	cmp	r3, r0
 8006860:	f040 80b1 	bne.w	80069c6 <find_volume+0x23a>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006864:	f8b5 c04a 	ldrh.w	ip, [r5, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006868:	f1bc 0f00 	cmp.w	ip, #0
 800686c:	d101      	bne.n	8006872 <find_volume+0xe6>
	rv = rv << 8 | ptr[0];
 800686e:	f8d5 c058 	ldr.w	ip, [r5, #88]	; 0x58
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006872:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
		fs->fsize = fasize;
 8006876:	f8c5 c01c 	str.w	ip, [r5, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800687a:	1e5a      	subs	r2, r3, #1
 800687c:	2a01      	cmp	r2, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800687e:	70ab      	strb	r3, [r5, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006880:	f200 80a1 	bhi.w	80069c6 <find_volume+0x23a>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006884:	f895 8041 	ldrb.w	r8, [r5, #65]	; 0x41
 8006888:	fa1f f288 	uxth.w	r2, r8
 800688c:	816a      	strh	r2, [r5, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800688e:	2a00      	cmp	r2, #0
 8006890:	f000 8099 	beq.w	80069c6 <find_volume+0x23a>
 8006894:	f108 32ff 	add.w	r2, r8, #4294967295
 8006898:	ea12 0f08 	tst.w	r2, r8
 800689c:	f040 8093 	bne.w	80069c6 <find_volume+0x23a>
	rv = ptr[1];
 80068a0:	f8b5 e045 	ldrh.w	lr, [r5, #69]	; 0x45
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80068a4:	f8a5 e008 	strh.w	lr, [r5, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80068a8:	0942      	lsrs	r2, r0, #5
 80068aa:	fbbe faf2 	udiv	sl, lr, r2
 80068ae:	fb02 e21a 	mls	r2, r2, sl, lr
 80068b2:	b292      	uxth	r2, r2
 80068b4:	2a00      	cmp	r2, #0
 80068b6:	f040 8086 	bne.w	80069c6 <find_volume+0x23a>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80068ba:	f8b5 9047 	ldrh.w	r9, [r5, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80068be:	f1b9 0f00 	cmp.w	r9, #0
 80068c2:	d101      	bne.n	80068c8 <find_volume+0x13c>
	rv = rv << 8 | ptr[0];
 80068c4:	f8d5 9054 	ldr.w	r9, [r5, #84]	; 0x54
	rv = ptr[1];
 80068c8:	f8b5 1042 	ldrh.w	r1, [r5, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80068cc:	2900      	cmp	r1, #0
 80068ce:	d07a      	beq.n	80069c6 <find_volume+0x23a>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80068d0:	fb0c f703 	mul.w	r7, ip, r3
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80068d4:	eb0a 0201 	add.w	r2, sl, r1
 80068d8:	443a      	add	r2, r7
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80068da:	4591      	cmp	r9, r2
 80068dc:	d373      	bcc.n	80069c6 <find_volume+0x23a>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80068de:	eba9 0902 	sub.w	r9, r9, r2
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80068e2:	45c1      	cmp	r9, r8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80068e4:	fbb9 f3f8 	udiv	r3, r9, r8
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80068e8:	d36d      	bcc.n	80069c6 <find_volume+0x23a>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80068ea:	f64f 78f5 	movw	r8, #65525	; 0xfff5
 80068ee:	4543      	cmp	r3, r8
 80068f0:	f200 8087 	bhi.w	8006a02 <find_volume+0x276>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80068f4:	f640 78f5 	movw	r8, #4085	; 0xff5
 80068f8:	4543      	cmp	r3, r8
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80068fa:	4431      	add	r1, r6
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80068fc:	f103 0302 	add.w	r3, r3, #2
		fs->database = bsect + sysect;					/* Data start sector */
 8006900:	4432      	add	r2, r6
		fs->volbase = bsect;							/* Volume start sector */
 8006902:	622e      	str	r6, [r5, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8006904:	62ea      	str	r2, [r5, #44]	; 0x2c
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006906:	61ab      	str	r3, [r5, #24]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006908:	6269      	str	r1, [r5, #36]	; 0x24
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800690a:	f200 809b 	bhi.w	8006a44 <find_volume+0x2b8>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800690e:	f1be 0f00 	cmp.w	lr, #0
 8006912:	d058      	beq.n	80069c6 <find_volume+0x23a>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006914:	4439      	add	r1, r7
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006916:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800691a:	f003 0301 	and.w	r3, r3, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800691e:	62a9      	str	r1, [r5, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006920:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8006924:	2101      	movs	r1, #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006926:	1e42      	subs	r2, r0, #1
 8006928:	4413      	add	r3, r2
 800692a:	fbb3 f0f0 	udiv	r0, r3, r0
 800692e:	4584      	cmp	ip, r0
 8006930:	d349      	bcc.n	80069c6 <find_volume+0x23a>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006932:	f04f 33ff 	mov.w	r3, #4294967295
 8006936:	e9c5 3304 	strd	r3, r3, [r5, #16]
		fs->fsi_flag = 0x80;
 800693a:	2280      	movs	r2, #128	; 0x80
 800693c:	712a      	strb	r2, [r5, #4]
	fs->id = ++Fsid;		/* File system mount ID */
 800693e:	4859      	ldr	r0, [pc, #356]	; (8006aa4 <find_volume+0x318>)
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006940:	4a59      	ldr	r2, [pc, #356]	; (8006aa8 <find_volume+0x31c>)
	fs->id = ++Fsid;		/* File system mount ID */
 8006942:	8803      	ldrh	r3, [r0, #0]
	fs->fs_type = fmt;		/* FAT sub-type */
 8006944:	7029      	strb	r1, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006946:	3301      	adds	r3, #1
 8006948:	b29b      	uxth	r3, r3
 800694a:	8003      	strh	r3, [r0, #0]
 800694c:	80eb      	strh	r3, [r5, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800694e:	6813      	ldr	r3, [r2, #0]
 8006950:	42ab      	cmp	r3, r5
 8006952:	bf04      	itt	eq
 8006954:	2300      	moveq	r3, #0
 8006956:	6013      	streq	r3, [r2, #0]
 8006958:	6913      	ldr	r3, [r2, #16]
 800695a:	429d      	cmp	r5, r3
 800695c:	d12a      	bne.n	80069b4 <find_volume+0x228>
 800695e:	2300      	movs	r3, #0
 8006960:	6113      	str	r3, [r2, #16]
 8006962:	e027      	b.n	80069b4 <find_volume+0x228>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006964:	f895 31f6 	ldrb.w	r3, [r5, #502]	; 0x1f6
 8006968:	2b00      	cmp	r3, #0
 800696a:	d048      	beq.n	80069fe <find_volume+0x272>
	rv = rv << 8 | ptr[0];
 800696c:	f8d5 91fa 	ldr.w	r9, [r5, #506]	; 0x1fa
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006970:	f895 3206 	ldrb.w	r3, [r5, #518]	; 0x206
 8006974:	2b00      	cmp	r3, #0
 8006976:	d040      	beq.n	80069fa <find_volume+0x26e>
	rv = rv << 8 | ptr[0];
 8006978:	f8d5 820a 	ldr.w	r8, [r5, #522]	; 0x20a
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800697c:	f895 7216 	ldrb.w	r7, [r5, #534]	; 0x216
 8006980:	b10f      	cbz	r7, 8006986 <find_volume+0x1fa>
	rv = rv << 8 | ptr[0];
 8006982:	f8d5 721a 	ldr.w	r7, [r5, #538]	; 0x21a
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006986:	f895 6226 	ldrb.w	r6, [r5, #550]	; 0x226
 800698a:	b10e      	cbz	r6, 8006990 <find_volume+0x204>
	rv = rv << 8 | ptr[0];
 800698c:	f8d5 622a 	ldr.w	r6, [r5, #554]	; 0x22a
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006990:	f1b9 0f00 	cmp.w	r9, #0
 8006994:	d121      	bne.n	80069da <find_volume+0x24e>
 8006996:	f1b8 0f00 	cmp.w	r8, #0
 800699a:	d116      	bne.n	80069ca <find_volume+0x23e>
 800699c:	bb2f      	cbnz	r7, 80069ea <find_volume+0x25e>
 800699e:	b196      	cbz	r6, 80069c6 <find_volume+0x23a>
 80069a0:	4631      	mov	r1, r6
 80069a2:	4628      	mov	r0, r5
 80069a4:	f7ff fe76 	bl	8006694 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80069a8:	2801      	cmp	r0, #1
 80069aa:	f67f af55 	bls.w	8006858 <find_volume+0xcc>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80069ae:	2804      	cmp	r0, #4
 80069b0:	d109      	bne.n	80069c6 <find_volume+0x23a>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80069b2:	2401      	movs	r4, #1
}
 80069b4:	4620      	mov	r0, r4
 80069b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80069ba:	2403      	movs	r4, #3
}
 80069bc:	4620      	mov	r0, r4
 80069be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80069c2:	240c      	movs	r4, #12
 80069c4:	e7f6      	b.n	80069b4 <find_volume+0x228>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80069c6:	240d      	movs	r4, #13
 80069c8:	e7f4      	b.n	80069b4 <find_volume+0x228>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80069ca:	4641      	mov	r1, r8
 80069cc:	4628      	mov	r0, r5
 80069ce:	f7ff fe61 	bl	8006694 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80069d2:	2801      	cmp	r0, #1
 80069d4:	d8e2      	bhi.n	800699c <find_volume+0x210>
 80069d6:	4646      	mov	r6, r8
 80069d8:	e73e      	b.n	8006858 <find_volume+0xcc>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80069da:	4649      	mov	r1, r9
 80069dc:	4628      	mov	r0, r5
 80069de:	f7ff fe59 	bl	8006694 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80069e2:	2801      	cmp	r0, #1
 80069e4:	d8d7      	bhi.n	8006996 <find_volume+0x20a>
 80069e6:	464e      	mov	r6, r9
 80069e8:	e736      	b.n	8006858 <find_volume+0xcc>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80069ea:	4639      	mov	r1, r7
 80069ec:	4628      	mov	r0, r5
 80069ee:	f7ff fe51 	bl	8006694 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80069f2:	2801      	cmp	r0, #1
 80069f4:	d8d3      	bhi.n	800699e <find_volume+0x212>
 80069f6:	463e      	mov	r6, r7
 80069f8:	e72e      	b.n	8006858 <find_volume+0xcc>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80069fa:	4698      	mov	r8, r3
 80069fc:	e7be      	b.n	800697c <find_volume+0x1f0>
 80069fe:	46a1      	mov	r9, r4
 8006a00:	e7b6      	b.n	8006970 <find_volume+0x1e4>
		fs->database = bsect + sysect;					/* Data start sector */
 8006a02:	4432      	add	r2, r6
 8006a04:	62ea      	str	r2, [r5, #44]	; 0x2c
	rv = rv << 8 | ptr[0];
 8006a06:	f8b5 205e 	ldrh.w	r2, [r5, #94]	; 0x5e
		fs->volbase = bsect;							/* Volume start sector */
 8006a0a:	622e      	str	r6, [r5, #32]
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006a0c:	3302      	adds	r3, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006a0e:	4431      	add	r1, r6
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006a10:	ea52 020e 	orrs.w	r2, r2, lr
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006a14:	6269      	str	r1, [r5, #36]	; 0x24
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006a16:	61ab      	str	r3, [r5, #24]
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006a18:	d1d5      	bne.n	80069c6 <find_volume+0x23a>
	rv = rv << 8 | ptr[0];
 8006a1a:	6e2a      	ldr	r2, [r5, #96]	; 0x60
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006a1c:	62aa      	str	r2, [r5, #40]	; 0x28
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006a1e:	1e42      	subs	r2, r0, #1
 8006a20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006a24:	fbb3 f0f0 	udiv	r0, r3, r0
 8006a28:	4584      	cmp	ip, r0
 8006a2a:	d3cc      	bcc.n	80069c6 <find_volume+0x23a>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8006a30:	e9c5 3304 	strd	r3, r3, [r5, #16]
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006a34:	f8b5 3064 	ldrh.w	r3, [r5, #100]	; 0x64
		fs->fsi_flag = 0x80;
 8006a38:	2280      	movs	r2, #128	; 0x80
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006a3a:	2b01      	cmp	r3, #1
		fs->fsi_flag = 0x80;
 8006a3c:	712a      	strb	r2, [r5, #4]
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006a3e:	d009      	beq.n	8006a54 <find_volume+0x2c8>
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006a40:	2103      	movs	r1, #3
 8006a42:	e77c      	b.n	800693e <find_volume+0x1b2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006a44:	f1be 0f00 	cmp.w	lr, #0
 8006a48:	d0bd      	beq.n	80069c6 <find_volume+0x23a>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006a4a:	4439      	add	r1, r7
 8006a4c:	62a9      	str	r1, [r5, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006a4e:	005b      	lsls	r3, r3, #1
 8006a50:	2102      	movs	r1, #2
 8006a52:	e768      	b.n	8006926 <find_volume+0x19a>
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006a54:	6b2b      	ldr	r3, [r5, #48]	; 0x30
			&& move_window(fs, bsect + 1) == FR_OK)
 8006a56:	1c71      	adds	r1, r6, #1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006a58:	4299      	cmp	r1, r3
 8006a5a:	d004      	beq.n	8006a66 <find_volume+0x2da>
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	f7ff fe5b 	bl	8006718 <move_window.part.0>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006a62:	2800      	cmp	r0, #0
 8006a64:	d1ec      	bne.n	8006a40 <find_volume+0x2b4>
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006a66:	f8b5 2232 	ldrh.w	r2, [r5, #562]	; 0x232
 8006a6a:	f64a 2355 	movw	r3, #43605	; 0xaa55
			fs->fsi_flag = 0;
 8006a6e:	2100      	movs	r1, #0
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006a70:	429a      	cmp	r2, r3
			fs->fsi_flag = 0;
 8006a72:	7129      	strb	r1, [r5, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006a74:	d1e4      	bne.n	8006a40 <find_volume+0x2b4>
	rv = rv << 8 | ptr[0];
 8006a76:	6b6a      	ldr	r2, [r5, #52]	; 0x34
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006a78:	4b0c      	ldr	r3, [pc, #48]	; (8006aac <find_volume+0x320>)
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d1e0      	bne.n	8006a40 <find_volume+0x2b4>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006a7e:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
	rv = rv << 8 | ptr[0];
 8006a82:	f8d5 2218 	ldr.w	r2, [r5, #536]	; 0x218
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006a86:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006a8a:	3320      	adds	r3, #32
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d1d7      	bne.n	8006a40 <find_volume+0x2b4>
	rv = rv << 8 | ptr[0];
 8006a90:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006a94:	f8d5 2220 	ldr.w	r2, [r5, #544]	; 0x220
 8006a98:	e9c5 2304 	strd	r2, r3, [r5, #16]
 8006a9c:	e7d0      	b.n	8006a40 <find_volume+0x2b4>
 8006a9e:	bf00      	nop
 8006aa0:	2000313c 	.word	0x2000313c
 8006aa4:	20003160 	.word	0x20003160
 8006aa8:	20003140 	.word	0x20003140
 8006aac:	41615252 	.word	0x41615252

08006ab0 <put_fat.part.0>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 8006ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		switch (fs->fs_type) {
 8006ab4:	7803      	ldrb	r3, [r0, #0]
 8006ab6:	2b02      	cmp	r3, #2
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 8006ab8:	4604      	mov	r4, r0
 8006aba:	460d      	mov	r5, r1
 8006abc:	4616      	mov	r6, r2
		switch (fs->fs_type) {
 8006abe:	d006      	beq.n	8006ace <put_fat.part.0+0x1e>
 8006ac0:	2b03      	cmp	r3, #3
 8006ac2:	d05f      	beq.n	8006b84 <put_fat.part.0+0xd4>
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d021      	beq.n	8006b0c <put_fat.part.0+0x5c>
 8006ac8:	2002      	movs	r0, #2
}
 8006aca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006ace:	8987      	ldrh	r7, [r0, #12]
 8006ad0:	6a42      	ldr	r2, [r0, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006ad2:	6b03      	ldr	r3, [r0, #48]	; 0x30
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006ad4:	0879      	lsrs	r1, r7, #1
 8006ad6:	fbb5 f1f1 	udiv	r1, r5, r1
 8006ada:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006adc:	4299      	cmp	r1, r3
 8006ade:	d004      	beq.n	8006aea <put_fat.part.0+0x3a>
 8006ae0:	f7ff fe1a 	bl	8006718 <move_window.part.0>
			if (res != FR_OK) break;
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d1f0      	bne.n	8006aca <put_fat.part.0+0x1a>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006ae8:	89a7      	ldrh	r7, [r4, #12]
 8006aea:	006d      	lsls	r5, r5, #1
 8006aec:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8006af0:	fbb5 f2f7 	udiv	r2, r5, r7
 8006af4:	fb07 5512 	mls	r5, r7, r2, r5
 8006af8:	1959      	adds	r1, r3, r5
	*ptr++ = (BYTE)val; val >>= 8;
 8006afa:	555e      	strb	r6, [r3, r5]
 8006afc:	f3c6 2607 	ubfx	r6, r6, #8, #8
			fs->wflag = 1;
 8006b00:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 8006b02:	704e      	strb	r6, [r1, #1]
			fs->wflag = 1;
 8006b04:	70e3      	strb	r3, [r4, #3]
			break;
 8006b06:	2000      	movs	r0, #0
}
 8006b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			bc = (UINT)clst; bc += bc / 2;
 8006b0c:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006b10:	6a41      	ldr	r1, [r0, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006b12:	6b02      	ldr	r2, [r0, #48]	; 0x30
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006b14:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8006b18:	fbb7 f3fc 	udiv	r3, r7, ip
 8006b1c:	4419      	add	r1, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006b1e:	4291      	cmp	r1, r2
 8006b20:	d007      	beq.n	8006b32 <put_fat.part.0+0x82>
 8006b22:	f7ff fdf9 	bl	8006718 <move_window.part.0>
			if (res != FR_OK) break;
 8006b26:	2800      	cmp	r0, #0
 8006b28:	d1cf      	bne.n	8006aca <put_fat.part.0+0x1a>
			p = fs->win + bc++ % SS(fs);
 8006b2a:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 8006b2e:	fbb7 f3fc 	udiv	r3, r7, ip
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006b32:	07ea      	lsls	r2, r5, #31
			p = fs->win + bc++ % SS(fs);
 8006b34:	fb0c 7313 	mls	r3, ip, r3, r7
 8006b38:	f104 0834 	add.w	r8, r4, #52	; 0x34
 8006b3c:	f107 0701 	add.w	r7, r7, #1
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006b40:	d548      	bpl.n	8006bd4 <put_fat.part.0+0x124>
 8006b42:	f818 2003 	ldrb.w	r2, [r8, r3]
 8006b46:	f002 020f 	and.w	r2, r2, #15
 8006b4a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
 8006b4e:	f808 2003 	strb.w	r2, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006b52:	6a61      	ldr	r1, [r4, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006b54:	6b22      	ldr	r2, [r4, #48]	; 0x30
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006b56:	89a0      	ldrh	r0, [r4, #12]
			fs->wflag = 1;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	70e3      	strb	r3, [r4, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006b5c:	fbb7 f3f0 	udiv	r3, r7, r0
 8006b60:	4419      	add	r1, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006b62:	4291      	cmp	r1, r2
 8006b64:	d05b      	beq.n	8006c1e <put_fat.part.0+0x16e>
 8006b66:	4620      	mov	r0, r4
 8006b68:	f7ff fdd6 	bl	8006718 <move_window.part.0>
			if (res != FR_OK) break;
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d1ac      	bne.n	8006aca <put_fat.part.0+0x1a>
			p = fs->win + bc % SS(fs);
 8006b70:	89a2      	ldrh	r2, [r4, #12]
 8006b72:	fbb7 f3f2 	udiv	r3, r7, r2
 8006b76:	fb02 7713 	mls	r7, r2, r3, r7
 8006b7a:	eb08 0307 	add.w	r3, r8, r7
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006b7e:	f3c6 1607 	ubfx	r6, r6, #4, #8
 8006b82:	e046      	b.n	8006c12 <put_fat.part.0+0x162>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006b84:	8987      	ldrh	r7, [r0, #12]
 8006b86:	6a42      	ldr	r2, [r0, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006b88:	6b03      	ldr	r3, [r0, #48]	; 0x30
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006b8a:	08b9      	lsrs	r1, r7, #2
 8006b8c:	fbb5 f1f1 	udiv	r1, r5, r1
 8006b90:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006b92:	4299      	cmp	r1, r3
 8006b94:	d004      	beq.n	8006ba0 <put_fat.part.0+0xf0>
 8006b96:	f7ff fdbf 	bl	8006718 <move_window.part.0>
			if (res != FR_OK) break;
 8006b9a:	2800      	cmp	r0, #0
 8006b9c:	d195      	bne.n	8006aca <put_fat.part.0+0x1a>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006b9e:	89a7      	ldrh	r7, [r4, #12]
 8006ba0:	00ad      	lsls	r5, r5, #2
 8006ba2:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8006ba6:	fbb5 f3f7 	udiv	r3, r5, r7
 8006baa:	fb07 5513 	mls	r5, r7, r3, r5
 8006bae:	f026 4670 	bic.w	r6, r6, #4026531840	; 0xf0000000
	rv = rv << 8 | ptr[0];
 8006bb2:	5943      	ldr	r3, [r0, r5]
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006bb4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006bb8:	1941      	adds	r1, r0, r5
 8006bba:	431e      	orrs	r6, r3
	*ptr++ = (BYTE)val; val >>= 8;
 8006bbc:	0c33      	lsrs	r3, r6, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8006bbe:	5546      	strb	r6, [r0, r5]
 8006bc0:	0a32      	lsrs	r2, r6, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8006bc2:	708b      	strb	r3, [r1, #2]
 8006bc4:	0e36      	lsrs	r6, r6, #24
			fs->wflag = 1;
 8006bc6:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 8006bc8:	704a      	strb	r2, [r1, #1]
	*ptr++ = (BYTE)val;
 8006bca:	70ce      	strb	r6, [r1, #3]
			fs->wflag = 1;
 8006bcc:	70e3      	strb	r3, [r4, #3]
			break;
 8006bce:	2000      	movs	r0, #0
}
 8006bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006bd4:	f808 6003 	strb.w	r6, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006bd8:	6a61      	ldr	r1, [r4, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006bda:	6b20      	ldr	r0, [r4, #48]	; 0x30
			fs->wflag = 1;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	70e3      	strb	r3, [r4, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006be0:	89a3      	ldrh	r3, [r4, #12]
 8006be2:	fbb7 f2f3 	udiv	r2, r7, r3
 8006be6:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006be8:	4288      	cmp	r0, r1
 8006bea:	d008      	beq.n	8006bfe <put_fat.part.0+0x14e>
 8006bec:	4620      	mov	r0, r4
 8006bee:	f7ff fd93 	bl	8006718 <move_window.part.0>
			if (res != FR_OK) break;
 8006bf2:	2800      	cmp	r0, #0
 8006bf4:	f47f af69 	bne.w	8006aca <put_fat.part.0+0x1a>
			p = fs->win + bc % SS(fs);
 8006bf8:	89a2      	ldrh	r2, [r4, #12]
 8006bfa:	fbb7 f3f2 	udiv	r3, r7, r2
 8006bfe:	fb02 7713 	mls	r7, r2, r3, r7
 8006c02:	eb08 0307 	add.w	r3, r8, r7
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006c06:	f3c6 2203 	ubfx	r2, r6, #8, #4
 8006c0a:	7819      	ldrb	r1, [r3, #0]
 8006c0c:	f021 060f 	bic.w	r6, r1, #15
 8006c10:	4316      	orrs	r6, r2
			fs->wflag = 1;
 8006c12:	2201      	movs	r2, #1
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006c14:	701e      	strb	r6, [r3, #0]
			fs->wflag = 1;
 8006c16:	70e2      	strb	r2, [r4, #3]
			break;
 8006c18:	2000      	movs	r0, #0
}
 8006c1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			p = fs->win + bc % SS(fs);
 8006c1e:	fb00 7313 	mls	r3, r0, r3, r7
 8006c22:	4443      	add	r3, r8
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006c24:	e7ab      	b.n	8006b7e <put_fat.part.0+0xce>
 8006c26:	bf00      	nop

08006c28 <get_fat.isra.0>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006c28:	2901      	cmp	r1, #1
 8006c2a:	d90e      	bls.n	8006c4a <get_fat.isra.0+0x22>
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 8006c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006c2e:	6983      	ldr	r3, [r0, #24]
 8006c30:	4299      	cmp	r1, r3
 8006c32:	460c      	mov	r4, r1
 8006c34:	4605      	mov	r5, r0
 8006c36:	d206      	bcs.n	8006c46 <get_fat.isra.0+0x1e>
		switch (fs->fs_type) {
 8006c38:	7803      	ldrb	r3, [r0, #0]
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	d056      	beq.n	8006cec <get_fat.isra.0+0xc4>
 8006c3e:	2b03      	cmp	r3, #3
 8006c40:	d03d      	beq.n	8006cbe <get_fat.isra.0+0x96>
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d003      	beq.n	8006c4e <get_fat.isra.0+0x26>
 8006c46:	2001      	movs	r0, #1
}
 8006c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 8006c4a:	2001      	movs	r0, #1
}
 8006c4c:	4770      	bx	lr
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c4e:	6a42      	ldr	r2, [r0, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006c50:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c54:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
			bc = (UINT)clst; bc += bc / 2;
 8006c58:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c5c:	fbb7 f3fc 	udiv	r3, r7, ip
 8006c60:	1899      	adds	r1, r3, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006c62:	4571      	cmp	r1, lr
 8006c64:	d00a      	beq.n	8006c7c <get_fat.isra.0+0x54>
 8006c66:	f7ff fd57 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	d153      	bne.n	8006d16 <get_fat.isra.0+0xee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c6e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006c70:	f8d5 e030 	ldr.w	lr, [r5, #48]	; 0x30
			wc = fs->win[bc++ % SS(fs)];
 8006c74:	f8b5 c00c 	ldrh.w	ip, [r5, #12]
 8006c78:	fbb7 f3fc 	udiv	r3, r7, ip
 8006c7c:	fb0c 7313 	mls	r3, ip, r3, r7
 8006c80:	442b      	add	r3, r5
 8006c82:	3701      	adds	r7, #1
 8006c84:	f893 6034 	ldrb.w	r6, [r3, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c88:	fbb7 f3fc 	udiv	r3, r7, ip
 8006c8c:	1899      	adds	r1, r3, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006c8e:	4571      	cmp	r1, lr
 8006c90:	d008      	beq.n	8006ca4 <get_fat.isra.0+0x7c>
 8006c92:	4628      	mov	r0, r5
 8006c94:	f7ff fd40 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	d13c      	bne.n	8006d16 <get_fat.isra.0+0xee>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006c9c:	f8b5 c00c 	ldrh.w	ip, [r5, #12]
 8006ca0:	fbb7 f3fc 	udiv	r3, r7, ip
 8006ca4:	fb0c 7713 	mls	r7, ip, r3, r7
 8006ca8:	443d      	add	r5, r7
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006caa:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8006cac:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 8006cb0:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006cb4:	bf4c      	ite	mi
 8006cb6:	0900      	lsrmi	r0, r0, #4
 8006cb8:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
}
 8006cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006cbe:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006cc0:	8983      	ldrh	r3, [r0, #12]
 8006cc2:	0899      	lsrs	r1, r3, #2
 8006cc4:	fbb4 f1f1 	udiv	r1, r4, r1
 8006cc8:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006cca:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006ccc:	4291      	cmp	r1, r2
 8006cce:	d003      	beq.n	8006cd8 <get_fat.isra.0+0xb0>
 8006cd0:	f7ff fd22 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006cd4:	b9f8      	cbnz	r0, 8006d16 <get_fat.isra.0+0xee>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006cd6:	89ab      	ldrh	r3, [r5, #12]
 8006cd8:	00a4      	lsls	r4, r4, #2
 8006cda:	fbb4 f2f3 	udiv	r2, r4, r3
 8006cde:	fb03 4412 	mls	r4, r3, r2, r4
	rv = rv << 8 | ptr[0];
 8006ce2:	442c      	add	r4, r5
 8006ce4:	6b60      	ldr	r0, [r4, #52]	; 0x34
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006ce6:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
}
 8006cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006cec:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006cee:	8983      	ldrh	r3, [r0, #12]
 8006cf0:	0859      	lsrs	r1, r3, #1
 8006cf2:	fbb4 f1f1 	udiv	r1, r4, r1
 8006cf6:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006cf8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006cfa:	4291      	cmp	r1, r2
 8006cfc:	d003      	beq.n	8006d06 <get_fat.isra.0+0xde>
 8006cfe:	f7ff fd0b 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006d02:	b940      	cbnz	r0, 8006d16 <get_fat.isra.0+0xee>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006d04:	89ab      	ldrh	r3, [r5, #12]
 8006d06:	0064      	lsls	r4, r4, #1
 8006d08:	fbb4 f2f3 	udiv	r2, r4, r3
 8006d0c:	fb03 4412 	mls	r4, r3, r2, r4
 8006d10:	4425      	add	r5, r4
 8006d12:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
}
 8006d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006d16:	f04f 30ff 	mov.w	r0, #4294967295
}
 8006d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d1c <sync_fs>:
{
 8006d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006d1e:	78c3      	ldrb	r3, [r0, #3]
{
 8006d20:	4604      	mov	r4, r0
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006d22:	b95b      	cbnz	r3, 8006d3c <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006d24:	7823      	ldrb	r3, [r4, #0]
 8006d26:	2b03      	cmp	r3, #3
 8006d28:	d029      	beq.n	8006d7e <sync_fs+0x62>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	7860      	ldrb	r0, [r4, #1]
 8006d2e:	4611      	mov	r1, r2
 8006d30:	f7ff fc4c 	bl	80065cc <disk_ioctl>
			res = FR_DISK_ERR;
 8006d34:	3800      	subs	r0, #0
 8006d36:	bf18      	it	ne
 8006d38:	2001      	movne	r0, #1
}
 8006d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wsect = fs->winsect;	/* Current sector number */
 8006d3c:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006d3e:	f100 0734 	add.w	r7, r0, #52	; 0x34
 8006d42:	2301      	movs	r3, #1
 8006d44:	7840      	ldrb	r0, [r0, #1]
 8006d46:	462a      	mov	r2, r5
 8006d48:	4639      	mov	r1, r7
 8006d4a:	f7ff fc31 	bl	80065b0 <disk_write>
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	d14f      	bne.n	8006df2 <sync_fs+0xd6>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006d52:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006d54:	69e3      	ldr	r3, [r4, #28]
			fs->wflag = 0;
 8006d56:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006d58:	1aaa      	subs	r2, r5, r2
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d2e2      	bcs.n	8006d24 <sync_fs+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d5e:	78a6      	ldrb	r6, [r4, #2]
 8006d60:	2e01      	cmp	r6, #1
 8006d62:	d801      	bhi.n	8006d68 <sync_fs+0x4c>
 8006d64:	e7de      	b.n	8006d24 <sync_fs+0x8>
					wsect += fs->fsize;
 8006d66:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006d68:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8006d6a:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8006d6c:	462a      	mov	r2, r5
 8006d6e:	2301      	movs	r3, #1
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d70:	3e01      	subs	r6, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 8006d72:	4639      	mov	r1, r7
 8006d74:	f7ff fc1c 	bl	80065b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d78:	2e01      	cmp	r6, #1
 8006d7a:	d1f4      	bne.n	8006d66 <sync_fs+0x4a>
 8006d7c:	e7d2      	b.n	8006d24 <sync_fs+0x8>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006d7e:	7926      	ldrb	r6, [r4, #4]
 8006d80:	2e01      	cmp	r6, #1
 8006d82:	d1d2      	bne.n	8006d2a <sync_fs+0xe>
			mem_set(fs->win, 0, SS(fs));
 8006d84:	f104 0734 	add.w	r7, r4, #52	; 0x34
		*d++ = (BYTE)val;
 8006d88:	89a2      	ldrh	r2, [r4, #12]
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	4638      	mov	r0, r7
 8006d8e:	f001 fb4d 	bl	800842c <memset>
	*ptr++ = (BYTE)val; val >>= 8;
 8006d92:	4b19      	ldr	r3, [pc, #100]	; (8006df8 <sync_fs+0xdc>)
 8006d94:	6363      	str	r3, [r4, #52]	; 0x34
 8006d96:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006d9a:	6962      	ldr	r2, [r4, #20]
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006d9c:	6925      	ldr	r5, [r4, #16]
	*ptr++ = (BYTE)val; val >>= 8;
 8006d9e:	f884 221c 	strb.w	r2, [r4, #540]	; 0x21c
 8006da2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006da6:	3320      	adds	r3, #32
 8006da8:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
 8006dac:	0a13      	lsrs	r3, r2, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8006dae:	f884 321d 	strb.w	r3, [r4, #541]	; 0x21d
 8006db2:	0c13      	lsrs	r3, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8006db4:	0e12      	lsrs	r2, r2, #24
	*ptr++ = (BYTE)val;
 8006db6:	f884 221f 	strb.w	r2, [r4, #543]	; 0x21f
			fs->winsect = fs->volbase + 1;
 8006dba:	6a22      	ldr	r2, [r4, #32]
	*ptr++ = (BYTE)val; val >>= 8;
 8006dbc:	f884 5220 	strb.w	r5, [r4, #544]	; 0x220
 8006dc0:	0a28      	lsrs	r0, r5, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8006dc2:	f64a 2155 	movw	r1, #43605	; 0xaa55
			fs->winsect = fs->volbase + 1;
 8006dc6:	3201      	adds	r2, #1
	*ptr++ = (BYTE)val; val >>= 8;
 8006dc8:	f884 0221 	strb.w	r0, [r4, #545]	; 0x221
 8006dcc:	0c28      	lsrs	r0, r5, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8006dce:	0e2d      	lsrs	r5, r5, #24
	*ptr++ = (BYTE)val; val >>= 8;
 8006dd0:	f8a4 1232 	strh.w	r1, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val; val >>= 8;
 8006dd4:	f884 321e 	strb.w	r3, [r4, #542]	; 0x21e
 8006dd8:	f884 0222 	strb.w	r0, [r4, #546]	; 0x222
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006ddc:	4633      	mov	r3, r6
 8006dde:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 8006de0:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006de2:	4639      	mov	r1, r7
	*ptr++ = (BYTE)val;
 8006de4:	f884 5223 	strb.w	r5, [r4, #547]	; 0x223
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006de8:	f7ff fbe2 	bl	80065b0 <disk_write>
			fs->fsi_flag = 0;
 8006dec:	2300      	movs	r3, #0
 8006dee:	7123      	strb	r3, [r4, #4]
 8006df0:	e79b      	b.n	8006d2a <sync_fs+0xe>
			res = FR_DISK_ERR;
 8006df2:	2001      	movs	r0, #1
}
 8006df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006df6:	bf00      	nop
 8006df8:	41615252 	.word	0x41615252

08006dfc <create_chain>:
{
 8006dfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs = obj->fs;
 8006e00:	f8d0 8000 	ldr.w	r8, [r0]
{
 8006e04:	4607      	mov	r7, r0
	if (clst == 0) {	/* Create a new chain */
 8006e06:	4689      	mov	r9, r1
 8006e08:	2900      	cmp	r1, #0
 8006e0a:	f040 80a5 	bne.w	8006f58 <create_chain+0x15c>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006e0e:	f8d8 6010 	ldr.w	r6, [r8, #16]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006e12:	f8d8 3018 	ldr.w	r3, [r8, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006e16:	b9be      	cbnz	r6, 8006e48 <create_chain+0x4c>
 8006e18:	2601      	movs	r6, #1
		ncl = scl;	/* Start cluster */
 8006e1a:	4634      	mov	r4, r6
			ncl++;							/* Next cluster */
 8006e1c:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006e1e:	429c      	cmp	r4, r3
 8006e20:	d316      	bcc.n	8006e50 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 8006e22:	2e01      	cmp	r6, #1
 8006e24:	f000 80a8 	beq.w	8006f78 <create_chain+0x17c>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006e28:	683d      	ldr	r5, [r7, #0]
				ncl = 2;
 8006e2a:	2402      	movs	r4, #2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006e2c:	69ab      	ldr	r3, [r5, #24]
 8006e2e:	42a3      	cmp	r3, r4
 8006e30:	d906      	bls.n	8006e40 <create_chain+0x44>
		switch (fs->fs_type) {
 8006e32:	782b      	ldrb	r3, [r5, #0]
 8006e34:	2b02      	cmp	r3, #2
 8006e36:	d078      	beq.n	8006f2a <create_chain+0x12e>
 8006e38:	2b03      	cmp	r3, #3
 8006e3a:	d05d      	beq.n	8006ef8 <create_chain+0xfc>
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d00b      	beq.n	8006e58 <create_chain+0x5c>
 8006e40:	2401      	movs	r4, #1
}
 8006e42:	4620      	mov	r0, r4
 8006e44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006e48:	42b3      	cmp	r3, r6
 8006e4a:	bf98      	it	ls
 8006e4c:	2601      	movls	r6, #1
 8006e4e:	e7e4      	b.n	8006e1a <create_chain+0x1e>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006e50:	2c01      	cmp	r4, #1
 8006e52:	683d      	ldr	r5, [r7, #0]
 8006e54:	d9f4      	bls.n	8006e40 <create_chain+0x44>
 8006e56:	e7e9      	b.n	8006e2c <create_chain+0x30>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e58:	6a68      	ldr	r0, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006e5a:	f8d5 c030 	ldr.w	ip, [r5, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e5e:	89aa      	ldrh	r2, [r5, #12]
			bc = (UINT)clst; bc += bc / 2;
 8006e60:	eb04 0b54 	add.w	fp, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e64:	fbbb f3f2 	udiv	r3, fp, r2
 8006e68:	1819      	adds	r1, r3, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006e6a:	4561      	cmp	r1, ip
 8006e6c:	d00a      	beq.n	8006e84 <create_chain+0x88>
 8006e6e:	4628      	mov	r0, r5
 8006e70:	f7ff fc52 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e74:	2800      	cmp	r0, #0
 8006e76:	d13a      	bne.n	8006eee <create_chain+0xf2>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e78:	6a68      	ldr	r0, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006e7a:	f8d5 c030 	ldr.w	ip, [r5, #48]	; 0x30
			wc = fs->win[bc++ % SS(fs)];
 8006e7e:	89aa      	ldrh	r2, [r5, #12]
 8006e80:	fbbb f3f2 	udiv	r3, fp, r2
 8006e84:	fb02 b313 	mls	r3, r2, r3, fp
 8006e88:	442b      	add	r3, r5
 8006e8a:	f10b 0b01 	add.w	fp, fp, #1
 8006e8e:	f893 a034 	ldrb.w	sl, [r3, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e92:	fbbb f3f2 	udiv	r3, fp, r2
 8006e96:	1819      	adds	r1, r3, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006e98:	4561      	cmp	r1, ip
 8006e9a:	d006      	beq.n	8006eaa <create_chain+0xae>
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	f7ff fc3b 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ea2:	bb20      	cbnz	r0, 8006eee <create_chain+0xf2>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006ea4:	89aa      	ldrh	r2, [r5, #12]
 8006ea6:	fbbb f3f2 	udiv	r3, fp, r2
 8006eaa:	fb02 b213 	mls	r2, r2, r3, fp
 8006eae:	4415      	add	r5, r2
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006eb0:	07e2      	lsls	r2, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8006eb2:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 8006eb6:	ea4a 2303 	orr.w	r3, sl, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006eba:	bf4c      	ite	mi
 8006ebc:	091b      	lsrmi	r3, r3, #4
 8006ebe:	f3c3 030b 	ubfxpl	r3, r3, #0, #12
			if (cs == 0) break;				/* Found a free cluster */
 8006ec2:	b133      	cbz	r3, 8006ed2 <create_chain+0xd6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d0bb      	beq.n	8006e40 <create_chain+0x44>
			if (ncl == scl) return 0;		/* No free cluster */
 8006ec8:	42a6      	cmp	r6, r4
 8006eca:	d055      	beq.n	8006f78 <create_chain+0x17c>
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006ecc:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8006ed0:	e7a4      	b.n	8006e1c <create_chain+0x20>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006ed2:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8006ed6:	42a3      	cmp	r3, r4
 8006ed8:	d9b2      	bls.n	8006e40 <create_chain+0x44>
 8006eda:	f04f 32ff 	mov.w	r2, #4294967295
 8006ede:	4621      	mov	r1, r4
 8006ee0:	4640      	mov	r0, r8
 8006ee2:	f7ff fde5 	bl	8006ab0 <put_fat.part.0>
		if (res == FR_OK && clst != 0) {
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	d04a      	beq.n	8006f80 <create_chain+0x184>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006eea:	2801      	cmp	r0, #1
 8006eec:	d1a8      	bne.n	8006e40 <create_chain+0x44>
 8006eee:	f04f 34ff 	mov.w	r4, #4294967295
}
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006ef8:	89a8      	ldrh	r0, [r5, #12]
 8006efa:	6a6a      	ldr	r2, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006efc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006efe:	0881      	lsrs	r1, r0, #2
 8006f00:	fbb4 f1f1 	udiv	r1, r4, r1
 8006f04:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006f06:	4299      	cmp	r1, r3
 8006f08:	d005      	beq.n	8006f16 <create_chain+0x11a>
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	f7ff fc04 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006f10:	2800      	cmp	r0, #0
 8006f12:	d1ec      	bne.n	8006eee <create_chain+0xf2>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006f14:	89a8      	ldrh	r0, [r5, #12]
 8006f16:	00a3      	lsls	r3, r4, #2
 8006f18:	fbb3 f2f0 	udiv	r2, r3, r0
 8006f1c:	fb00 3312 	mls	r3, r0, r2, r3
	rv = rv << 8 | ptr[0];
 8006f20:	441d      	add	r5, r3
 8006f22:	6b6b      	ldr	r3, [r5, #52]	; 0x34
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006f24:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
			break;
 8006f28:	e7cb      	b.n	8006ec2 <create_chain+0xc6>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f2a:	89a8      	ldrh	r0, [r5, #12]
 8006f2c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006f2e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f30:	0841      	lsrs	r1, r0, #1
 8006f32:	fbb4 f1f1 	udiv	r1, r4, r1
 8006f36:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 8006f38:	4299      	cmp	r1, r3
 8006f3a:	d005      	beq.n	8006f48 <create_chain+0x14c>
 8006f3c:	4628      	mov	r0, r5
 8006f3e:	f7ff fbeb 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f42:	2800      	cmp	r0, #0
 8006f44:	d1d3      	bne.n	8006eee <create_chain+0xf2>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006f46:	89a8      	ldrh	r0, [r5, #12]
 8006f48:	0063      	lsls	r3, r4, #1
 8006f4a:	fbb3 f2f0 	udiv	r2, r3, r0
 8006f4e:	fb00 3312 	mls	r3, r0, r2, r3
 8006f52:	441d      	add	r5, r3
 8006f54:	8eab      	ldrh	r3, [r5, #52]	; 0x34
			break;
 8006f56:	e7b4      	b.n	8006ec2 <create_chain+0xc6>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006f58:	4640      	mov	r0, r8
 8006f5a:	f7ff fe65 	bl	8006c28 <get_fat.isra.0>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006f5e:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006f60:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006f62:	f67f af6d 	bls.w	8006e40 <create_chain+0x44>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006f66:	1c41      	adds	r1, r0, #1
 8006f68:	d0c1      	beq.n	8006eee <create_chain+0xf2>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006f6a:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8006f6e:	4283      	cmp	r3, r0
 8006f70:	f63f af67 	bhi.w	8006e42 <create_chain+0x46>
 8006f74:	464e      	mov	r6, r9
 8006f76:	e750      	b.n	8006e1a <create_chain+0x1e>
				if (ncl > scl) return 0;	/* No free cluster */
 8006f78:	2400      	movs	r4, #0
}
 8006f7a:	4620      	mov	r0, r4
 8006f7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (res == FR_OK && clst != 0) {
 8006f80:	f1b9 0f00 	cmp.w	r9, #0
 8006f84:	d00f      	beq.n	8006fa6 <create_chain+0x1aa>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006f86:	f1b9 0f01 	cmp.w	r9, #1
 8006f8a:	f43f af59 	beq.w	8006e40 <create_chain+0x44>
 8006f8e:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8006f92:	4599      	cmp	r9, r3
 8006f94:	f4bf af54 	bcs.w	8006e40 <create_chain+0x44>
 8006f98:	4622      	mov	r2, r4
 8006f9a:	4649      	mov	r1, r9
 8006f9c:	4640      	mov	r0, r8
 8006f9e:	f7ff fd87 	bl	8006ab0 <put_fat.part.0>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	d1a1      	bne.n	8006eea <create_chain+0xee>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006fa6:	e9d8 2305 	ldrd	r2, r3, [r8, #20]
 8006faa:	3b02      	subs	r3, #2
 8006fac:	429a      	cmp	r2, r3
		fs->last_clst = ncl;
 8006fae:	f8c8 4010 	str.w	r4, [r8, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006fb2:	d802      	bhi.n	8006fba <create_chain+0x1be>
 8006fb4:	3a01      	subs	r2, #1
 8006fb6:	f8c8 2014 	str.w	r2, [r8, #20]
		fs->fsi_flag |= 1;
 8006fba:	f898 3004 	ldrb.w	r3, [r8, #4]
 8006fbe:	f043 0301 	orr.w	r3, r3, #1
 8006fc2:	f888 3004 	strb.w	r3, [r8, #4]
 8006fc6:	e73c      	b.n	8006e42 <create_chain+0x46>

08006fc8 <dir_sdi.constprop.0>:
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8006fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006fcc:	6884      	ldr	r4, [r0, #8]
	FATFS *fs = dp->obj.fs;
 8006fce:	6807      	ldr	r7, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 8006fd0:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8006fd2:	4606      	mov	r6, r0
	dp->dptr = ofs;				/* Set current offset */
 8006fd4:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006fd6:	b9bc      	cbnz	r4, 8007008 <dir_sdi.constprop.0+0x40>
 8006fd8:	783b      	ldrb	r3, [r7, #0]
 8006fda:	2b02      	cmp	r3, #2
 8006fdc:	d810      	bhi.n	8007000 <dir_sdi.constprop.0+0x38>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006fde:	893b      	ldrh	r3, [r7, #8]
 8006fe0:	b15b      	cbz	r3, 8006ffa <dir_sdi.constprop.0+0x32>
		dp->sect = fs->dirbase;
 8006fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe4:	61f3      	str	r3, [r6, #28]
	dp->clust = clst;					/* Current cluster# */
 8006fe6:	61b4      	str	r4, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006fe8:	b13b      	cbz	r3, 8006ffa <dir_sdi.constprop.0+0x32>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006fea:	3734      	adds	r7, #52	; 0x34
 8006fec:	6237      	str	r7, [r6, #32]
	return FR_OK;
 8006fee:	2000      	movs	r0, #0
}
 8006ff0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		dp->sect = clust2sect(fs, clst);
 8006ff4:	2300      	movs	r3, #0
	dp->clust = clst;					/* Current cluster# */
 8006ff6:	e9c6 4306 	strd	r4, r3, [r6, #24]
		switch (fs->fs_type) {
 8006ffa:	2002      	movs	r0, #2
}
 8006ffc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		clst = fs->dirbase;
 8007000:	6abb      	ldr	r3, [r7, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007002:	2b00      	cmp	r3, #0
 8007004:	d0eb      	beq.n	8006fde <dir_sdi.constprop.0+0x16>
 8007006:	461c      	mov	r4, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007008:	897a      	ldrh	r2, [r7, #10]
 800700a:	89bb      	ldrh	r3, [r7, #12]
 800700c:	fb02 f303 	mul.w	r3, r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 8007010:	2b00      	cmp	r3, #0
 8007012:	d179      	bne.n	8007108 <dir_sdi.constprop.0+0x140>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007014:	2c01      	cmp	r4, #1
 8007016:	d9f0      	bls.n	8006ffa <dir_sdi.constprop.0+0x32>
 8007018:	6835      	ldr	r5, [r6, #0]
 800701a:	69ab      	ldr	r3, [r5, #24]
 800701c:	429c      	cmp	r4, r3
 800701e:	d2ec      	bcs.n	8006ffa <dir_sdi.constprop.0+0x32>
		switch (fs->fs_type) {
 8007020:	782b      	ldrb	r3, [r5, #0]
 8007022:	2b02      	cmp	r3, #2
 8007024:	d058      	beq.n	80070d8 <dir_sdi.constprop.0+0x110>
 8007026:	2b03      	cmp	r3, #3
 8007028:	d039      	beq.n	800709e <dir_sdi.constprop.0+0xd6>
 800702a:	2b01      	cmp	r3, #1
 800702c:	d1e5      	bne.n	8006ffa <dir_sdi.constprop.0+0x32>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800702e:	6a68      	ldr	r0, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007030:	f8d5 c030 	ldr.w	ip, [r5, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007034:	89aa      	ldrh	r2, [r5, #12]
			bc = (UINT)clst; bc += bc / 2;
 8007036:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800703a:	fbb8 f3f2 	udiv	r3, r8, r2
 800703e:	1819      	adds	r1, r3, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007040:	4561      	cmp	r1, ip
 8007042:	d00a      	beq.n	800705a <dir_sdi.constprop.0+0x92>
 8007044:	4628      	mov	r0, r5
 8007046:	f7ff fb67 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800704a:	2800      	cmp	r0, #0
 800704c:	d15a      	bne.n	8007104 <dir_sdi.constprop.0+0x13c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800704e:	6a68      	ldr	r0, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007050:	f8d5 c030 	ldr.w	ip, [r5, #48]	; 0x30
			wc = fs->win[bc++ % SS(fs)];
 8007054:	89aa      	ldrh	r2, [r5, #12]
 8007056:	fbb8 f3f2 	udiv	r3, r8, r2
 800705a:	fb02 8313 	mls	r3, r2, r3, r8
 800705e:	442b      	add	r3, r5
 8007060:	f108 0801 	add.w	r8, r8, #1
 8007064:	f893 9034 	ldrb.w	r9, [r3, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007068:	fbb8 f3f2 	udiv	r3, r8, r2
 800706c:	1819      	adds	r1, r3, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 800706e:	4561      	cmp	r1, ip
 8007070:	d007      	beq.n	8007082 <dir_sdi.constprop.0+0xba>
 8007072:	4628      	mov	r0, r5
 8007074:	f7ff fb50 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007078:	2800      	cmp	r0, #0
 800707a:	d143      	bne.n	8007104 <dir_sdi.constprop.0+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800707c:	89aa      	ldrh	r2, [r5, #12]
 800707e:	fbb8 f3f2 	udiv	r3, r8, r2
 8007082:	fb02 8813 	mls	r8, r2, r3, r8
 8007086:	4445      	add	r5, r8
 8007088:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 800708c:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007090:	07e3      	lsls	r3, r4, #31
 8007092:	bf4c      	ite	mi
 8007094:	ea4f 1419 	movmi.w	r4, r9, lsr #4
 8007098:	f3c9 040b 	ubfxpl	r4, r9, #0, #12
 800709c:	e016      	b.n	80070cc <dir_sdi.constprop.0+0x104>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800709e:	89a8      	ldrh	r0, [r5, #12]
 80070a0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 80070a2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80070a4:	0881      	lsrs	r1, r0, #2
 80070a6:	fbb4 f1f1 	udiv	r1, r4, r1
 80070aa:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 80070ac:	4299      	cmp	r1, r3
 80070ae:	d004      	beq.n	80070ba <dir_sdi.constprop.0+0xf2>
 80070b0:	4628      	mov	r0, r5
 80070b2:	f7ff fb31 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80070b6:	bb28      	cbnz	r0, 8007104 <dir_sdi.constprop.0+0x13c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80070b8:	89a8      	ldrh	r0, [r5, #12]
 80070ba:	00a4      	lsls	r4, r4, #2
 80070bc:	fbb4 f3f0 	udiv	r3, r4, r0
 80070c0:	fb00 4413 	mls	r4, r0, r3, r4
	rv = rv << 8 | ptr[0];
 80070c4:	4425      	add	r5, r4
 80070c6:	6b6c      	ldr	r4, [r5, #52]	; 0x34
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80070c8:	f024 4470 	bic.w	r4, r4, #4026531840	; 0xf0000000
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80070cc:	2c01      	cmp	r4, #1
 80070ce:	d994      	bls.n	8006ffa <dir_sdi.constprop.0+0x32>
 80070d0:	69bb      	ldr	r3, [r7, #24]
 80070d2:	42a3      	cmp	r3, r4
 80070d4:	d89e      	bhi.n	8007014 <dir_sdi.constprop.0+0x4c>
 80070d6:	e790      	b.n	8006ffa <dir_sdi.constprop.0+0x32>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80070d8:	89a8      	ldrh	r0, [r5, #12]
 80070da:	6a6a      	ldr	r2, [r5, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 80070dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80070de:	0841      	lsrs	r1, r0, #1
 80070e0:	fbb4 f1f1 	udiv	r1, r4, r1
 80070e4:	4411      	add	r1, r2
	if (sector != fs->winsect) {	/* Window offset changed? */
 80070e6:	4299      	cmp	r1, r3
 80070e8:	d004      	beq.n	80070f4 <dir_sdi.constprop.0+0x12c>
 80070ea:	4628      	mov	r0, r5
 80070ec:	f7ff fb14 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80070f0:	b940      	cbnz	r0, 8007104 <dir_sdi.constprop.0+0x13c>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80070f2:	89a8      	ldrh	r0, [r5, #12]
 80070f4:	0064      	lsls	r4, r4, #1
 80070f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80070fa:	fb00 4413 	mls	r4, r0, r3, r4
 80070fe:	4425      	add	r5, r4
 8007100:	8eac      	ldrh	r4, [r5, #52]	; 0x34
			break;
 8007102:	e7e3      	b.n	80070cc <dir_sdi.constprop.0+0x104>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007104:	2001      	movs	r0, #1
 8007106:	e773      	b.n	8006ff0 <dir_sdi.constprop.0+0x28>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007108:	69b9      	ldr	r1, [r7, #24]
	clst -= 2;
 800710a:	1ea0      	subs	r0, r4, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800710c:	3902      	subs	r1, #2
 800710e:	4288      	cmp	r0, r1
 8007110:	f4bf af70 	bcs.w	8006ff4 <dir_sdi.constprop.0+0x2c>
	return clst * fs->csize + fs->database;
 8007114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007116:	fb00 3302 	mla	r3, r0, r2, r3
		dp->sect = clust2sect(fs, clst);
 800711a:	61f3      	str	r3, [r6, #28]
 800711c:	e763      	b.n	8006fe6 <dir_sdi.constprop.0+0x1e>
 800711e:	bf00      	nop

08007120 <follow_path>:
{
 8007120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs = obj->fs;
 8007124:	f8d0 a000 	ldr.w	sl, [r0]
{
 8007128:	b083      	sub	sp, #12
 800712a:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800712c:	780b      	ldrb	r3, [r1, #0]
 800712e:	2b2f      	cmp	r3, #47	; 0x2f
 8007130:	4689      	mov	r9, r1
 8007132:	f101 0101 	add.w	r1, r1, #1
 8007136:	d0f9      	beq.n	800712c <follow_path+0xc>
 8007138:	2b5c      	cmp	r3, #92	; 0x5c
 800713a:	d0f7      	beq.n	800712c <follow_path+0xc>
		obj->sclust = 0;					/* Start from root directory */
 800713c:	2300      	movs	r3, #0
 800713e:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007140:	f899 3000 	ldrb.w	r3, [r9]
 8007144:	2b1f      	cmp	r3, #31
 8007146:	f240 8172 	bls.w	800742e <follow_path+0x30e>
	p = *path; sfn = dp->fn;
 800714a:	f104 0324 	add.w	r3, r4, #36	; 0x24
 800714e:	9301      	str	r3, [sp, #4]
		*d++ = (BYTE)val;
 8007150:	2320      	movs	r3, #32
 8007152:	f04f 3220 	mov.w	r2, #538976288	; 0x20202020
 8007156:	6262      	str	r2, [r4, #36]	; 0x24
 8007158:	62a2      	str	r2, [r4, #40]	; 0x28
 800715a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 800715e:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8007162:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
		c = (BYTE)p[si++];
 8007166:	f899 3000 	ldrb.w	r3, [r9]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800716a:	2b20      	cmp	r3, #32
 800716c:	d90b      	bls.n	8007186 <follow_path+0x66>
 800716e:	464f      	mov	r7, r9
	si = i = 0; ni = 8;
 8007170:	2500      	movs	r5, #0
 8007172:	2608      	movs	r6, #8
		c = (BYTE)p[si++];
 8007174:	2101      	movs	r1, #1
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007176:	2b2f      	cmp	r3, #47	; 0x2f
 8007178:	d03e      	beq.n	80071f8 <follow_path+0xd8>
 800717a:	2b5c      	cmp	r3, #92	; 0x5c
 800717c:	d03c      	beq.n	80071f8 <follow_path+0xd8>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800717e:	2b2e      	cmp	r3, #46	; 0x2e
 8007180:	d005      	beq.n	800718e <follow_path+0x6e>
 8007182:	42b5      	cmp	r5, r6
 8007184:	d321      	bcc.n	80071ca <follow_path+0xaa>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8007186:	2006      	movs	r0, #6
}
 8007188:	b003      	add	sp, #12
 800718a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800718e:	2e0b      	cmp	r6, #11
 8007190:	d0f9      	beq.n	8007186 <follow_path+0x66>
			i = 8; ni = 11;				/* Goto extension */
 8007192:	2508      	movs	r5, #8
 8007194:	260b      	movs	r6, #11
		c = (BYTE)p[si++];
 8007196:	f817 3f01 	ldrb.w	r3, [r7, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 800719a:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 800719c:	f101 0101 	add.w	r1, r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 80071a0:	d8e9      	bhi.n	8007176 <follow_path+0x56>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80071a2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80071a6:	2be5      	cmp	r3, #229	; 0xe5
	*path = p + si;						/* Return pointer to the next segment */
 80071a8:	4489      	add	r9, r1
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80071aa:	f000 814b 	beq.w	8007444 <follow_path+0x324>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80071ae:	2304      	movs	r3, #4
 80071b0:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80071b4:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 80071b6:	6827      	ldr	r7, [r4, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80071b8:	f7ff ff06 	bl	8006fc8 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 80071bc:	2800      	cmp	r0, #0
 80071be:	d035      	beq.n	800722c <follow_path+0x10c>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80071c0:	2804      	cmp	r0, #4
			ns = dp->fn[NSFLAG];
 80071c2:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
				if (res == FR_NO_FILE) {	/* Object is not found */
 80071c6:	d1df      	bne.n	8007188 <follow_path+0x68>
 80071c8:	e0d2      	b.n	8007370 <follow_path+0x250>
		if (c >= 0x80) {				/* Extended character? */
 80071ca:	061a      	lsls	r2, r3, #24
 80071cc:	d502      	bpl.n	80071d4 <follow_path+0xb4>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80071ce:	4aa2      	ldr	r2, [pc, #648]	; (8007458 <follow_path+0x338>)
 80071d0:	3b80      	subs	r3, #128	; 0x80
 80071d2:	5cd3      	ldrb	r3, [r2, r3]
	while (*str && *str != chr) str++;
 80071d4:	48a1      	ldr	r0, [pc, #644]	; (800745c <follow_path+0x33c>)
 80071d6:	2222      	movs	r2, #34	; 0x22
 80071d8:	4293      	cmp	r3, r2
 80071da:	d0d4      	beq.n	8007186 <follow_path+0x66>
 80071dc:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80071e0:	2a00      	cmp	r2, #0
 80071e2:	d1f9      	bne.n	80071d8 <follow_path+0xb8>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80071e4:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80071e8:	2a19      	cmp	r2, #25
 80071ea:	d801      	bhi.n	80071f0 <follow_path+0xd0>
 80071ec:	3b20      	subs	r3, #32
 80071ee:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 80071f0:	9a01      	ldr	r2, [sp, #4]
 80071f2:	5553      	strb	r3, [r2, r5]
 80071f4:	3501      	adds	r5, #1
 80071f6:	e7ce      	b.n	8007196 <follow_path+0x76>
 80071f8:	eb09 0301 	add.w	r3, r9, r1
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80071fc:	781a      	ldrb	r2, [r3, #0]
 80071fe:	2a2f      	cmp	r2, #47	; 0x2f
 8007200:	4699      	mov	r9, r3
 8007202:	f103 0301 	add.w	r3, r3, #1
 8007206:	d0f9      	beq.n	80071fc <follow_path+0xdc>
 8007208:	2a5c      	cmp	r2, #92	; 0x5c
 800720a:	d0f7      	beq.n	80071fc <follow_path+0xdc>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800720c:	2d00      	cmp	r5, #0
 800720e:	d0ba      	beq.n	8007186 <follow_path+0x66>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007210:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8007214:	2be5      	cmp	r3, #229	; 0xe5
 8007216:	f000 8119 	beq.w	800744c <follow_path+0x32c>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800721a:	2300      	movs	r3, #0
 800721c:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007220:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 8007222:	6827      	ldr	r7, [r4, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007224:	f7ff fed0 	bl	8006fc8 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 8007228:	2800      	cmp	r0, #0
 800722a:	d1c9      	bne.n	80071c0 <follow_path+0xa0>
		res = move_window(fs, dp->sect);
 800722c:	f8d4 b01c 	ldr.w	fp, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007230:	465b      	mov	r3, fp
 8007232:	f107 0634 	add.w	r6, r7, #52	; 0x34
 8007236:	46bb      	mov	fp, r7
 8007238:	461f      	mov	r7, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 800723a:	f8db 5030 	ldr.w	r5, [fp, #48]	; 0x30
 800723e:	42bd      	cmp	r5, r7
 8007240:	d016      	beq.n	8007270 <follow_path+0x150>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007242:	f89b 3003 	ldrb.w	r3, [fp, #3]
 8007246:	2b00      	cmp	r3, #0
 8007248:	f040 8096 	bne.w	8007378 <follow_path+0x258>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800724c:	f89b 0001 	ldrb.w	r0, [fp, #1]
 8007250:	2301      	movs	r3, #1
 8007252:	463a      	mov	r2, r7
 8007254:	4631      	mov	r1, r6
 8007256:	f7ff f99d 	bl	8006594 <disk_read>
 800725a:	b138      	cbz	r0, 800726c <follow_path+0x14c>
			fs->winsect = sector;
 800725c:	f04f 33ff 	mov.w	r3, #4294967295
				res = FR_DISK_ERR;
 8007260:	2001      	movs	r0, #1
			fs->winsect = sector;
 8007262:	f8cb 3030 	str.w	r3, [fp, #48]	; 0x30
}
 8007266:	b003      	add	sp, #12
 8007268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			fs->winsect = sector;
 800726c:	f8cb 7030 	str.w	r7, [fp, #48]	; 0x30
		c = dp->dir[DIR_Name];
 8007270:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007272:	781a      	ldrb	r2, [r3, #0]
 8007274:	2a00      	cmp	r2, #0
 8007276:	d079      	beq.n	800736c <follow_path+0x24c>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007278:	7ad9      	ldrb	r1, [r3, #11]
 800727a:	f001 023f 	and.w	r2, r1, #63	; 0x3f
 800727e:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007280:	7ada      	ldrb	r2, [r3, #11]
 8007282:	f012 0208 	ands.w	r2, r2, #8
 8007286:	d01e      	beq.n	80072c6 <follow_path+0x1a6>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007288:	6965      	ldr	r5, [r4, #20]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800728a:	69e7      	ldr	r7, [r4, #28]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800728c:	3520      	adds	r5, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800728e:	2f00      	cmp	r7, #0
 8007290:	d06c      	beq.n	800736c <follow_path+0x24c>
 8007292:	f5b5 1f00 	cmp.w	r5, #2097152	; 0x200000
 8007296:	d269      	bcs.n	800736c <follow_path+0x24c>
	FATFS *fs = dp->obj.fs;
 8007298:	6823      	ldr	r3, [r4, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800729a:	899a      	ldrh	r2, [r3, #12]
 800729c:	fbb5 f0f2 	udiv	r0, r5, r2
 80072a0:	fb02 5210 	mls	r2, r2, r0, r5
 80072a4:	b952      	cbnz	r2, 80072bc <follow_path+0x19c>
		if (!dp->clust) {		/* Static table */
 80072a6:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 80072a8:	3701      	adds	r7, #1
 80072aa:	61e7      	str	r7, [r4, #28]
		if (!dp->clust) {		/* Static table */
 80072ac:	2900      	cmp	r1, #0
 80072ae:	f040 808b 	bne.w	80073c8 <follow_path+0x2a8>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80072b2:	8918      	ldrh	r0, [r3, #8]
 80072b4:	ebb0 1f55 	cmp.w	r0, r5, lsr #5
 80072b8:	f240 80a1 	bls.w	80073fe <follow_path+0x2de>
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80072bc:	3334      	adds	r3, #52	; 0x34
 80072be:	4413      	add	r3, r2
	dp->dptr = ofs;						/* Current entry */
 80072c0:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80072c2:	6223      	str	r3, [r4, #32]
	} while (res == FR_OK);
 80072c4:	e7b9      	b.n	800723a <follow_path+0x11a>
	} while (--cnt && r == 0);
 80072c6:	f894 5024 	ldrb.w	r5, [r4, #36]	; 0x24
 80072ca:	7818      	ldrb	r0, [r3, #0]
 80072cc:	4285      	cmp	r5, r0
 80072ce:	d1db      	bne.n	8007288 <follow_path+0x168>
 80072d0:	f894 5025 	ldrb.w	r5, [r4, #37]	; 0x25
 80072d4:	7858      	ldrb	r0, [r3, #1]
 80072d6:	4285      	cmp	r5, r0
 80072d8:	d1d6      	bne.n	8007288 <follow_path+0x168>
 80072da:	789d      	ldrb	r5, [r3, #2]
 80072dc:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
 80072e0:	4285      	cmp	r5, r0
 80072e2:	d1d1      	bne.n	8007288 <follow_path+0x168>
 80072e4:	f894 5027 	ldrb.w	r5, [r4, #39]	; 0x27
 80072e8:	78d8      	ldrb	r0, [r3, #3]
 80072ea:	4285      	cmp	r5, r0
 80072ec:	d1cc      	bne.n	8007288 <follow_path+0x168>
 80072ee:	791d      	ldrb	r5, [r3, #4]
 80072f0:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 80072f4:	4285      	cmp	r5, r0
 80072f6:	d1c7      	bne.n	8007288 <follow_path+0x168>
 80072f8:	795d      	ldrb	r5, [r3, #5]
 80072fa:	f894 0029 	ldrb.w	r0, [r4, #41]	; 0x29
 80072fe:	4285      	cmp	r5, r0
 8007300:	d1c2      	bne.n	8007288 <follow_path+0x168>
 8007302:	799d      	ldrb	r5, [r3, #6]
 8007304:	f894 002a 	ldrb.w	r0, [r4, #42]	; 0x2a
 8007308:	4285      	cmp	r5, r0
 800730a:	d1bd      	bne.n	8007288 <follow_path+0x168>
 800730c:	79dd      	ldrb	r5, [r3, #7]
 800730e:	f894 002b 	ldrb.w	r0, [r4, #43]	; 0x2b
 8007312:	4285      	cmp	r5, r0
 8007314:	d1b8      	bne.n	8007288 <follow_path+0x168>
 8007316:	7a1d      	ldrb	r5, [r3, #8]
 8007318:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 800731c:	4285      	cmp	r5, r0
 800731e:	d1b3      	bne.n	8007288 <follow_path+0x168>
 8007320:	7a5d      	ldrb	r5, [r3, #9]
 8007322:	f894 002d 	ldrb.w	r0, [r4, #45]	; 0x2d
 8007326:	4285      	cmp	r5, r0
 8007328:	d1ae      	bne.n	8007288 <follow_path+0x168>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800732a:	7a98      	ldrb	r0, [r3, #10]
 800732c:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8007330:	4298      	cmp	r0, r3
 8007332:	d1a9      	bne.n	8007288 <follow_path+0x168>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007334:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 8007338:	075b      	lsls	r3, r3, #29
 800733a:	4610      	mov	r0, r2
 800733c:	f53f af24 	bmi.w	8007188 <follow_path+0x68>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007340:	06ca      	lsls	r2, r1, #27
 8007342:	d517      	bpl.n	8007374 <follow_path+0x254>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007344:	f8ba 100c 	ldrh.w	r1, [sl, #12]
 8007348:	6962      	ldr	r2, [r4, #20]
 800734a:	fbb2 f0f1 	udiv	r0, r2, r1
 800734e:	f10a 0334 	add.w	r3, sl, #52	; 0x34
 8007352:	fb01 2210 	mls	r2, r1, r0, r2
	if (fs->fs_type == FS_FAT32) {
 8007356:	f89a 1000 	ldrb.w	r1, [sl]
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800735a:	4413      	add	r3, r2
	if (fs->fs_type == FS_FAT32) {
 800735c:	2903      	cmp	r1, #3
	cl = ld_word(dir + DIR_FstClusLO);
 800735e:	8b5a      	ldrh	r2, [r3, #26]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007360:	bf04      	itt	eq
 8007362:	8a9b      	ldrheq	r3, [r3, #20]
 8007364:	ea42 4203 	orreq.w	r2, r2, r3, lsl #16
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007368:	60a2      	str	r2, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800736a:	e6f1      	b.n	8007150 <follow_path+0x30>
			ns = dp->fn[NSFLAG];
 800736c:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007370:	0759      	lsls	r1, r3, #29
 8007372:	d465      	bmi.n	8007440 <follow_path+0x320>
 8007374:	2005      	movs	r0, #5
 8007376:	e707      	b.n	8007188 <follow_path+0x68>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007378:	f89b 0001 	ldrb.w	r0, [fp, #1]
 800737c:	2301      	movs	r3, #1
 800737e:	462a      	mov	r2, r5
 8007380:	4631      	mov	r1, r6
 8007382:	f7ff f915 	bl	80065b0 <disk_write>
 8007386:	bbc0      	cbnz	r0, 80073fa <follow_path+0x2da>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007388:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 800738c:	f8db 301c 	ldr.w	r3, [fp, #28]
			fs->wflag = 0;
 8007390:	f88b 0003 	strb.w	r0, [fp, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007394:	1aaa      	subs	r2, r5, r2
 8007396:	429a      	cmp	r2, r3
 8007398:	f4bf af58 	bcs.w	800724c <follow_path+0x12c>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800739c:	f89b 8002 	ldrb.w	r8, [fp, #2]
 80073a0:	f1b8 0f01 	cmp.w	r8, #1
 80073a4:	d802      	bhi.n	80073ac <follow_path+0x28c>
 80073a6:	e751      	b.n	800724c <follow_path+0x12c>
					wsect += fs->fsize;
 80073a8:	f8db 301c 	ldr.w	r3, [fp, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 80073ac:	f89b 0001 	ldrb.w	r0, [fp, #1]
					wsect += fs->fsize;
 80073b0:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 80073b2:	462a      	mov	r2, r5
 80073b4:	2301      	movs	r3, #1
 80073b6:	4631      	mov	r1, r6
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80073b8:	f108 38ff 	add.w	r8, r8, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 80073bc:	f7ff f8f8 	bl	80065b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80073c0:	f1b8 0f01 	cmp.w	r8, #1
 80073c4:	d1f0      	bne.n	80073a8 <follow_path+0x288>
 80073c6:	e741      	b.n	800724c <follow_path+0x12c>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80073c8:	f8b3 c00a 	ldrh.w	ip, [r3, #10]
 80073cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80073d0:	ea1c 0800 	ands.w	r8, ip, r0
 80073d4:	f47f af72 	bne.w	80072bc <follow_path+0x19c>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80073d8:	4618      	mov	r0, r3
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	f7ff fc24 	bl	8006c28 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80073e0:	2801      	cmp	r0, #1
 80073e2:	d922      	bls.n	800742a <follow_path+0x30a>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80073e4:	1c47      	adds	r7, r0, #1
 80073e6:	d008      	beq.n	80073fa <follow_path+0x2da>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80073e8:	9b00      	ldr	r3, [sp, #0]
 80073ea:	699a      	ldr	r2, [r3, #24]
 80073ec:	4290      	cmp	r0, r2
 80073ee:	d30a      	bcc.n	8007406 <follow_path+0x2e6>
			ns = dp->fn[NSFLAG];
 80073f0:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
						dp->sect = 0; return FR_NO_FILE;
 80073f4:	f8c4 801c 	str.w	r8, [r4, #28]
				if (res == FR_NO_FILE) {	/* Object is not found */
 80073f8:	e7ba      	b.n	8007370 <follow_path+0x250>
			res = FR_DISK_ERR;
 80073fa:	2001      	movs	r0, #1
 80073fc:	e6c4      	b.n	8007188 <follow_path+0x68>
			ns = dp->fn[NSFLAG];
 80073fe:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
				dp->sect = 0; return FR_NO_FILE;
 8007402:	61e1      	str	r1, [r4, #28]
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007404:	e7b4      	b.n	8007370 <follow_path+0x250>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007406:	3a02      	subs	r2, #2
				dp->clust = clst;		/* Initialize data for new cluster */
 8007408:	61a0      	str	r0, [r4, #24]
	clst -= 2;
 800740a:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800740c:	4290      	cmp	r0, r2
	return clst * fs->csize + fs->database;
 800740e:	bf3e      	ittt	cc
 8007410:	895a      	ldrhcc	r2, [r3, #10]
 8007412:	6adf      	ldrcc	r7, [r3, #44]	; 0x2c
 8007414:	fb00 7702 	mlacc	r7, r0, r2, r7
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007418:	899a      	ldrh	r2, [r3, #12]
 800741a:	fbb5 f1f2 	udiv	r1, r5, r2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800741e:	bf28      	it	cs
 8007420:	4647      	movcs	r7, r8
				dp->sect = clust2sect(fs, clst);
 8007422:	61e7      	str	r7, [r4, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007424:	fb02 5211 	mls	r2, r2, r1, r5
 8007428:	e748      	b.n	80072bc <follow_path+0x19c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800742a:	2002      	movs	r0, #2
	return res;
 800742c:	e6ac      	b.n	8007188 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800742e:	2380      	movs	r3, #128	; 0x80
		res = dir_sdi(dp, 0);
 8007430:	4620      	mov	r0, r4
		dp->fn[NSFLAG] = NS_NONAME;
 8007432:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
}
 8007436:	b003      	add	sp, #12
 8007438:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 800743c:	f7ff bdc4 	b.w	8006fc8 <dir_sdi.constprop.0>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007440:	2004      	movs	r0, #4
 8007442:	e6a1      	b.n	8007188 <follow_path+0x68>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007444:	2305      	movs	r3, #5
 8007446:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800744a:	e6b0      	b.n	80071ae <follow_path+0x8e>
 800744c:	2305      	movs	r3, #5
 800744e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007452:	2300      	movs	r3, #0
 8007454:	e6e2      	b.n	800721c <follow_path+0xfc>
 8007456:	bf00      	nop
 8007458:	0800b244 	.word	0x0800b244
 800745c:	0800b234 	.word	0x0800b234

08007460 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007460:	2901      	cmp	r1, #1
{
 8007462:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8007466:	6806      	ldr	r6, [r0, #0]
{
 8007468:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800746a:	d910      	bls.n	800748e <remove_chain+0x2e>
 800746c:	69b3      	ldr	r3, [r6, #24]
 800746e:	428b      	cmp	r3, r1
 8007470:	d90d      	bls.n	800748e <remove_chain+0x2e>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007472:	4605      	mov	r5, r0
 8007474:	4611      	mov	r1, r2
 8007476:	b96a      	cbnz	r2, 8007494 <remove_chain+0x34>
 8007478:	4637      	mov	r7, r6
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800747a:	429c      	cmp	r4, r3
 800747c:	d207      	bcs.n	800748e <remove_chain+0x2e>
		switch (fs->fs_type) {
 800747e:	783b      	ldrb	r3, [r7, #0]
 8007480:	2b02      	cmp	r3, #2
 8007482:	f000 8089 	beq.w	8007598 <remove_chain+0x138>
 8007486:	2b03      	cmp	r3, #3
 8007488:	d06a      	beq.n	8007560 <remove_chain+0x100>
 800748a:	2b01      	cmp	r3, #1
 800748c:	d010      	beq.n	80074b0 <remove_chain+0x50>
 800748e:	2002      	movs	r0, #2
}
 8007490:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007494:	2a01      	cmp	r2, #1
 8007496:	d0fa      	beq.n	800748e <remove_chain+0x2e>
 8007498:	4293      	cmp	r3, r2
 800749a:	d9f8      	bls.n	800748e <remove_chain+0x2e>
 800749c:	f04f 32ff 	mov.w	r2, #4294967295
 80074a0:	4630      	mov	r0, r6
 80074a2:	f7ff fb05 	bl	8006ab0 <put_fat.part.0>
		if (res != FR_OK) return res;
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d1f2      	bne.n	8007490 <remove_chain+0x30>
 80074aa:	682f      	ldr	r7, [r5, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	e7e4      	b.n	800747a <remove_chain+0x1a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 80074b2:	f8d7 c030 	ldr.w	ip, [r7, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074b6:	89ba      	ldrh	r2, [r7, #12]
			bc = (UINT)clst; bc += bc / 2;
 80074b8:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074bc:	fbb8 f3f2 	udiv	r3, r8, r2
 80074c0:	1819      	adds	r1, r3, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 80074c2:	4561      	cmp	r1, ip
 80074c4:	d00a      	beq.n	80074dc <remove_chain+0x7c>
 80074c6:	4638      	mov	r0, r7
 80074c8:	f7ff f926 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074cc:	2800      	cmp	r0, #0
 80074ce:	d17d      	bne.n	80075cc <remove_chain+0x16c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 80074d2:	f8d7 c030 	ldr.w	ip, [r7, #48]	; 0x30
			wc = fs->win[bc++ % SS(fs)];
 80074d6:	89ba      	ldrh	r2, [r7, #12]
 80074d8:	fbb8 f3f2 	udiv	r3, r8, r2
 80074dc:	fb02 8313 	mls	r3, r2, r3, r8
 80074e0:	443b      	add	r3, r7
 80074e2:	f108 0801 	add.w	r8, r8, #1
 80074e6:	f893 9034 	ldrb.w	r9, [r3, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074ea:	fbb8 f3f2 	udiv	r3, r8, r2
 80074ee:	1819      	adds	r1, r3, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 80074f0:	4561      	cmp	r1, ip
 80074f2:	d007      	beq.n	8007504 <remove_chain+0xa4>
 80074f4:	4638      	mov	r0, r7
 80074f6:	f7ff f90f 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80074fa:	2800      	cmp	r0, #0
 80074fc:	d166      	bne.n	80075cc <remove_chain+0x16c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80074fe:	89ba      	ldrh	r2, [r7, #12]
 8007500:	fbb8 f3f2 	udiv	r3, r8, r2
 8007504:	fb02 8813 	mls	r8, r2, r3, r8
 8007508:	4447      	add	r7, r8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800750a:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800750c:	f897 8034 	ldrb.w	r8, [r7, #52]	; 0x34
 8007510:	ea49 2808 	orr.w	r8, r9, r8, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007514:	bf4c      	ite	mi
 8007516:	ea4f 1818 	movmi.w	r8, r8, lsr #4
 800751a:	f3c8 080b 	ubfxpl	r8, r8, #0, #12
		if (nxt == 0) break;				/* Empty cluster? */
 800751e:	f1b8 0f00 	cmp.w	r8, #0
 8007522:	d055      	beq.n	80075d0 <remove_chain+0x170>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007524:	f1b8 0f01 	cmp.w	r8, #1
 8007528:	d0b1      	beq.n	800748e <remove_chain+0x2e>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800752a:	69b3      	ldr	r3, [r6, #24]
 800752c:	42a3      	cmp	r3, r4
 800752e:	d9ae      	bls.n	800748e <remove_chain+0x2e>
 8007530:	2200      	movs	r2, #0
 8007532:	4621      	mov	r1, r4
 8007534:	4630      	mov	r0, r6
 8007536:	f7ff fabb 	bl	8006ab0 <put_fat.part.0>
			if (res != FR_OK) return res;
 800753a:	2800      	cmp	r0, #0
 800753c:	d1a8      	bne.n	8007490 <remove_chain+0x30>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800753e:	e9d6 3205 	ldrd	r3, r2, [r6, #20]
 8007542:	1e91      	subs	r1, r2, #2
 8007544:	428b      	cmp	r3, r1
 8007546:	d205      	bcs.n	8007554 <remove_chain+0xf4>
			fs->free_clst++;
 8007548:	3301      	adds	r3, #1
 800754a:	6173      	str	r3, [r6, #20]
			fs->fsi_flag |= 1;
 800754c:	7933      	ldrb	r3, [r6, #4]
 800754e:	f043 0301 	orr.w	r3, r3, #1
 8007552:	7133      	strb	r3, [r6, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007554:	4542      	cmp	r2, r8
 8007556:	d93b      	bls.n	80075d0 <remove_chain+0x170>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007558:	682f      	ldr	r7, [r5, #0]
 800755a:	4644      	mov	r4, r8
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	e78c      	b.n	800747a <remove_chain+0x1a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007560:	f8b7 c00c 	ldrh.w	ip, [r7, #12]
 8007564:	6a78      	ldr	r0, [r7, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007566:	6b3a      	ldr	r2, [r7, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007568:	ea4f 019c 	mov.w	r1, ip, lsr #2
 800756c:	fbb4 f1f1 	udiv	r1, r4, r1
 8007570:	4401      	add	r1, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007572:	4291      	cmp	r1, r2
 8007574:	d005      	beq.n	8007582 <remove_chain+0x122>
 8007576:	4638      	mov	r0, r7
 8007578:	f7ff f8ce 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800757c:	bb30      	cbnz	r0, 80075cc <remove_chain+0x16c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800757e:	f8b7 c00c 	ldrh.w	ip, [r7, #12]
 8007582:	00a3      	lsls	r3, r4, #2
 8007584:	fbb3 f2fc 	udiv	r2, r3, ip
 8007588:	fb0c 3312 	mls	r3, ip, r2, r3
	rv = rv << 8 | ptr[0];
 800758c:	441f      	add	r7, r3
 800758e:	f8d7 8034 	ldr.w	r8, [r7, #52]	; 0x34
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007592:	f028 4870 	bic.w	r8, r8, #4026531840	; 0xf0000000
			break;
 8007596:	e7c2      	b.n	800751e <remove_chain+0xbe>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007598:	f8b7 c00c 	ldrh.w	ip, [r7, #12]
 800759c:	6a78      	ldr	r0, [r7, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 800759e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80075a0:	ea4f 015c 	mov.w	r1, ip, lsr #1
 80075a4:	fbb4 f1f1 	udiv	r1, r4, r1
 80075a8:	4401      	add	r1, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 80075aa:	4291      	cmp	r1, r2
 80075ac:	d005      	beq.n	80075ba <remove_chain+0x15a>
 80075ae:	4638      	mov	r0, r7
 80075b0:	f7ff f8b2 	bl	8006718 <move_window.part.0>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80075b4:	b950      	cbnz	r0, 80075cc <remove_chain+0x16c>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80075b6:	f8b7 c00c 	ldrh.w	ip, [r7, #12]
 80075ba:	0063      	lsls	r3, r4, #1
 80075bc:	fbb3 f2fc 	udiv	r2, r3, ip
 80075c0:	fb0c 3312 	mls	r3, ip, r2, r3
 80075c4:	441f      	add	r7, r3
 80075c6:	f8b7 8034 	ldrh.w	r8, [r7, #52]	; 0x34
			break;
 80075ca:	e7a8      	b.n	800751e <remove_chain+0xbe>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80075cc:	2001      	movs	r0, #1
 80075ce:	e75f      	b.n	8007490 <remove_chain+0x30>
	return FR_OK;
 80075d0:	2000      	movs	r0, #0
 80075d2:	e75d      	b.n	8007490 <remove_chain+0x30>

080075d4 <dir_register>:
{
 80075d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d8:	ed2d 8b02 	vpush	{d8}
 80075dc:	b085      	sub	sp, #20
	FATFS *fs = dp->obj.fs;
 80075de:	6806      	ldr	r6, [r0, #0]
{
 80075e0:	4604      	mov	r4, r0
	res = dir_sdi(dp, 0);
 80075e2:	f7ff fcf1 	bl	8006fc8 <dir_sdi.constprop.0>
	if (res == FR_OK) {
 80075e6:	9001      	str	r0, [sp, #4]
 80075e8:	b310      	cbz	r0, 8007630 <dir_register+0x5c>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80075ea:	9b01      	ldr	r3, [sp, #4]
 80075ec:	2b04      	cmp	r3, #4
 80075ee:	d119      	bne.n	8007624 <dir_register+0x50>
 80075f0:	2307      	movs	r3, #7
 80075f2:	9301      	str	r3, [sp, #4]
 80075f4:	4618      	mov	r0, r3
}
 80075f6:	b005      	add	sp, #20
 80075f8:	ecbd 8b02 	vpop	{d8}
 80075fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007600:	f8b8 700a 	ldrh.w	r7, [r8, #10]
 8007604:	3f01      	subs	r7, #1
 8007606:	4217      	tst	r7, r2
 8007608:	f040 8084 	bne.w	8007714 <dir_register+0x140>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800760c:	4640      	mov	r0, r8
 800760e:	f7ff fb0b 	bl	8006c28 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007612:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007614:	9002      	str	r0, [sp, #8]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007616:	f240 8150 	bls.w	80078ba <dir_register+0x2e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800761a:	1c43      	adds	r3, r0, #1
 800761c:	f040 809f 	bne.w	800775e <dir_register+0x18a>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007620:	2301      	movs	r3, #1
 8007622:	9301      	str	r3, [sp, #4]
 8007624:	4618      	mov	r0, r3
}
 8007626:	b005      	add	sp, #20
 8007628:	ecbd 8b02 	vpop	{d8}
 800762c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			res = move_window(fs, dp->sect);
 8007630:	f8d4 901c 	ldr.w	r9, [r4, #28]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007634:	f8d6 a030 	ldr.w	sl, [r6, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007638:	f106 0b34 	add.w	fp, r6, #52	; 0x34
	if (sector != fs->winsect) {	/* Window offset changed? */
 800763c:	45d1      	cmp	r9, sl
 800763e:	d018      	beq.n	8007672 <dir_register+0x9e>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007640:	78f3      	ldrb	r3, [r6, #3]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d16b      	bne.n	800771e <dir_register+0x14a>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007646:	7870      	ldrb	r0, [r6, #1]
 8007648:	2301      	movs	r3, #1
 800764a:	464a      	mov	r2, r9
 800764c:	4659      	mov	r1, fp
 800764e:	f7fe ffa1 	bl	8006594 <disk_read>
 8007652:	b150      	cbz	r0, 800766a <dir_register+0x96>
			fs->winsect = sector;
 8007654:	f04f 33ff 	mov.w	r3, #4294967295
 8007658:	6333      	str	r3, [r6, #48]	; 0x30
				res = FR_DISK_ERR;
 800765a:	2301      	movs	r3, #1
 800765c:	4618      	mov	r0, r3
 800765e:	9301      	str	r3, [sp, #4]
}
 8007660:	b005      	add	sp, #20
 8007662:	ecbd 8b02 	vpop	{d8}
 8007666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800766a:	f8d4 a01c 	ldr.w	sl, [r4, #28]
			fs->winsect = sector;
 800766e:	f8c6 9030 	str.w	r9, [r6, #48]	; 0x30
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007672:	6a20      	ldr	r0, [r4, #32]
 8007674:	7803      	ldrb	r3, [r0, #0]
 8007676:	2be5      	cmp	r3, #229	; 0xe5
 8007678:	d000      	beq.n	800767c <dir_register+0xa8>
 800767a:	bb2b      	cbnz	r3, 80076c8 <dir_register+0xf4>
	if (sector != fs->winsect) {	/* Window offset changed? */
 800767c:	45d1      	cmp	r9, sl
 800767e:	d007      	beq.n	8007690 <dir_register+0xbc>
 8007680:	4651      	mov	r1, sl
 8007682:	4630      	mov	r0, r6
 8007684:	f7ff f848 	bl	8006718 <move_window.part.0>
		if (res == FR_OK) {
 8007688:	2800      	cmp	r0, #0
 800768a:	f040 808a 	bne.w	80077a2 <dir_register+0x1ce>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800768e:	6a20      	ldr	r0, [r4, #32]
		*d++ = (BYTE)val;
 8007690:	2220      	movs	r2, #32
 8007692:	2100      	movs	r1, #0
 8007694:	f000 feca 	bl	800842c <memset>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007698:	6a23      	ldr	r3, [r4, #32]
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800769a:	f104 0225 	add.w	r2, r4, #37	; 0x25
 800769e:	1a9a      	subs	r2, r3, r2
 80076a0:	2a02      	cmp	r2, #2
 80076a2:	f240 80f1 	bls.w	8007888 <dir_register+0x2b4>
			*d++ = *s++;
 80076a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80076ac:	605a      	str	r2, [r3, #4]
 80076ae:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 80076b2:	721a      	strb	r2, [r3, #8]
 80076b4:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 80076b8:	725a      	strb	r2, [r3, #9]
 80076ba:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
 80076be:	729a      	strb	r2, [r3, #10]
			fs->wflag = 1;
 80076c0:	2301      	movs	r3, #1
 80076c2:	9801      	ldr	r0, [sp, #4]
 80076c4:	70f3      	strb	r3, [r6, #3]
 80076c6:	e796      	b.n	80075f6 <dir_register+0x22>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80076c8:	6965      	ldr	r5, [r4, #20]
 80076ca:	3520      	adds	r5, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80076cc:	f1ba 0f00 	cmp.w	sl, #0
 80076d0:	d08e      	beq.n	80075f0 <dir_register+0x1c>
 80076d2:	f5b5 1f00 	cmp.w	r5, #2097152	; 0x200000
 80076d6:	d28b      	bcs.n	80075f0 <dir_register+0x1c>
	FATFS *fs = dp->obj.fs;
 80076d8:	f8d4 8000 	ldr.w	r8, [r4]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80076dc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80076e0:	fbb5 f2f3 	udiv	r2, r5, r3
 80076e4:	fb03 5312 	mls	r3, r3, r2, r5
 80076e8:	b143      	cbz	r3, 80076fc <dir_register+0x128>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80076ea:	464a      	mov	r2, r9
 80076ec:	f108 0734 	add.w	r7, r8, #52	; 0x34
 80076f0:	46d1      	mov	r9, sl
 80076f2:	4692      	mov	sl, r2
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80076f4:	443b      	add	r3, r7
	dp->dptr = ofs;						/* Current entry */
 80076f6:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80076f8:	6223      	str	r3, [r4, #32]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80076fa:	e79f      	b.n	800763c <dir_register+0x68>
		if (!dp->clust) {		/* Static table */
 80076fc:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 80076fe:	f10a 0001 	add.w	r0, sl, #1
 8007702:	61e0      	str	r0, [r4, #28]
		if (!dp->clust) {		/* Static table */
 8007704:	2900      	cmp	r1, #0
 8007706:	f47f af7b 	bne.w	8007600 <dir_register+0x2c>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800770a:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 800770e:	ebb2 1f55 	cmp.w	r2, r5, lsr #5
 8007712:	d948      	bls.n	80077a6 <dir_register+0x1d2>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007714:	46ca      	mov	sl, r9
 8007716:	f108 0734 	add.w	r7, r8, #52	; 0x34
 800771a:	4681      	mov	r9, r0
 800771c:	e7ea      	b.n	80076f4 <dir_register+0x120>
 800771e:	7870      	ldrb	r0, [r6, #1]
 8007720:	2301      	movs	r3, #1
 8007722:	4652      	mov	r2, sl
 8007724:	4659      	mov	r1, fp
 8007726:	f7fe ff43 	bl	80065b0 <disk_write>
 800772a:	2800      	cmp	r0, #0
 800772c:	f47f af78 	bne.w	8007620 <dir_register+0x4c>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007730:	6a73      	ldr	r3, [r6, #36]	; 0x24
			fs->wflag = 0;
 8007732:	70f0      	strb	r0, [r6, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007734:	ebaa 0203 	sub.w	r2, sl, r3
 8007738:	69f3      	ldr	r3, [r6, #28]
 800773a:	429a      	cmp	r2, r3
 800773c:	d283      	bcs.n	8007646 <dir_register+0x72>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800773e:	78b5      	ldrb	r5, [r6, #2]
 8007740:	2d01      	cmp	r5, #1
 8007742:	d801      	bhi.n	8007748 <dir_register+0x174>
 8007744:	e77f      	b.n	8007646 <dir_register+0x72>
					wsect += fs->fsize;
 8007746:	69f3      	ldr	r3, [r6, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007748:	7870      	ldrb	r0, [r6, #1]
					wsect += fs->fsize;
 800774a:	449a      	add	sl, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800774c:	4652      	mov	r2, sl
 800774e:	2301      	movs	r3, #1
 8007750:	4659      	mov	r1, fp
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007752:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 8007754:	f7fe ff2c 	bl	80065b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007758:	2d01      	cmp	r5, #1
 800775a:	d1f4      	bne.n	8007746 <dir_register+0x172>
 800775c:	e773      	b.n	8007646 <dir_register+0x72>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800775e:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8007762:	4298      	cmp	r0, r3
 8007764:	d221      	bcs.n	80077aa <dir_register+0x1d6>
	clst -= 2;
 8007766:	1e82      	subs	r2, r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007768:	3b02      	subs	r3, #2
	clst -= 2;
 800776a:	9203      	str	r2, [sp, #12]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800776c:	f108 0734 	add.w	r7, r8, #52	; 0x34
				dp->clust = clst;		/* Initialize data for new cluster */
 8007770:	9a02      	ldr	r2, [sp, #8]
 8007772:	61a2      	str	r2, [r4, #24]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007774:	9a03      	ldr	r2, [sp, #12]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007776:	f8d6 a030 	ldr.w	sl, [r6, #48]	; 0x30
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800777a:	4293      	cmp	r3, r2
	return clst * fs->csize + fs->database;
 800777c:	bf82      	ittt	hi
 800777e:	f8d8 302c 	ldrhi.w	r3, [r8, #44]	; 0x2c
 8007782:	f8b8 900a 	ldrhhi.w	r9, [r8, #10]
 8007786:	fb02 3909 	mlahi	r9, r2, r9, r3
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800778a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800778e:	fbb5 f2f3 	udiv	r2, r5, r3
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007792:	bf98      	it	ls
 8007794:	f04f 0900 	movls.w	r9, #0
				dp->sect = clust2sect(fs, clst);
 8007798:	f8c4 901c 	str.w	r9, [r4, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800779c:	fb03 5312 	mls	r3, r3, r2, r5
 80077a0:	e7a8      	b.n	80076f4 <dir_register+0x120>
 80077a2:	9001      	str	r0, [sp, #4]
 80077a4:	e727      	b.n	80075f6 <dir_register+0x22>
				dp->sect = 0; return FR_NO_FILE;
 80077a6:	61e1      	str	r1, [r4, #28]
 80077a8:	e722      	b.n	80075f0 <dir_register+0x1c>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80077aa:	69a1      	ldr	r1, [r4, #24]
 80077ac:	4620      	mov	r0, r4
 80077ae:	f7ff fb25 	bl	8006dfc <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80077b2:	4603      	mov	r3, r0
 80077b4:	9002      	str	r0, [sp, #8]
 80077b6:	2800      	cmp	r0, #0
 80077b8:	f43f af1a 	beq.w	80075f0 <dir_register+0x1c>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80077bc:	2801      	cmp	r0, #1
 80077be:	d07c      	beq.n	80078ba <dir_register+0x2e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80077c0:	3301      	adds	r3, #1
 80077c2:	f43f af2d 	beq.w	8007620 <dir_register+0x4c>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80077c6:	f898 3003 	ldrb.w	r3, [r8, #3]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d179      	bne.n	80078c2 <dir_register+0x2ee>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80077ce:	f108 0734 	add.w	r7, r8, #52	; 0x34
		*d++ = (BYTE)val;
 80077d2:	f8b8 200c 	ldrh.w	r2, [r8, #12]
 80077d6:	2100      	movs	r1, #0
 80077d8:	4638      	mov	r0, r7
 80077da:	f000 fe27 	bl	800842c <memset>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80077de:	f8d8 3018 	ldr.w	r3, [r8, #24]
	clst -= 2;
 80077e2:	9a02      	ldr	r2, [sp, #8]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80077e4:	3b02      	subs	r3, #2
	clst -= 2;
 80077e6:	3a02      	subs	r2, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80077e8:	429a      	cmp	r2, r3
	clst -= 2;
 80077ea:	9203      	str	r2, [sp, #12]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80077ec:	f080 80a4 	bcs.w	8007938 <dir_register+0x364>
	return clst * fs->csize + fs->database;
 80077f0:	4610      	mov	r0, r2
 80077f2:	f8b8 100a 	ldrh.w	r1, [r8, #10]
 80077f6:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
 80077fa:	fb00 2a01 	mla	sl, r0, r1, r2
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80077fe:	f8c8 a030 	str.w	sl, [r8, #48]	; 0x30
 8007802:	2900      	cmp	r1, #0
 8007804:	f000 8095 	beq.w	8007932 <dir_register+0x35e>
 8007808:	2300      	movs	r3, #0
 800780a:	ee08 ba10 	vmov	s16, fp
 800780e:	46bb      	mov	fp, r7
 8007810:	4627      	mov	r7, r4
 8007812:	4654      	mov	r4, sl
 8007814:	469a      	mov	sl, r3
						fs->wflag = 1;
 8007816:	f04f 0301 	mov.w	r3, #1
 800781a:	f888 3003 	strb.w	r3, [r8, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800781e:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007822:	2301      	movs	r3, #1
 8007824:	4622      	mov	r2, r4
 8007826:	4659      	mov	r1, fp
 8007828:	f7fe fec2 	bl	80065b0 <disk_write>
 800782c:	2800      	cmp	r0, #0
 800782e:	f47f aef7 	bne.w	8007620 <dir_register+0x4c>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007832:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
			fs->wflag = 0;
 8007836:	f888 0003 	strb.w	r0, [r8, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800783a:	1ae2      	subs	r2, r4, r3
 800783c:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8007840:	429a      	cmp	r2, r3
 8007842:	d214      	bcs.n	800786e <dir_register+0x29a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007844:	f898 9002 	ldrb.w	r9, [r8, #2]
 8007848:	f1b9 0f01 	cmp.w	r9, #1
 800784c:	d802      	bhi.n	8007854 <dir_register+0x280>
 800784e:	e00e      	b.n	800786e <dir_register+0x29a>
					wsect += fs->fsize;
 8007850:	f8d8 301c 	ldr.w	r3, [r8, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007854:	f898 0001 	ldrb.w	r0, [r8, #1]
					wsect += fs->fsize;
 8007858:	441c      	add	r4, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800785a:	4622      	mov	r2, r4
 800785c:	2301      	movs	r3, #1
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800785e:	f109 39ff 	add.w	r9, r9, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 8007862:	4659      	mov	r1, fp
 8007864:	f7fe fea4 	bl	80065b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007868:	f1b9 0f01 	cmp.w	r9, #1
 800786c:	d1f0      	bne.n	8007850 <dir_register+0x27c>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800786e:	f8d8 1030 	ldr.w	r1, [r8, #48]	; 0x30
 8007872:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 8007876:	f10a 0301 	add.w	r3, sl, #1
 800787a:	1c4c      	adds	r4, r1, #1
 800787c:	4293      	cmp	r3, r2
 800787e:	f8c8 4030 	str.w	r4, [r8, #48]	; 0x30
 8007882:	d24d      	bcs.n	8007920 <dir_register+0x34c>
 8007884:	469a      	mov	sl, r3
 8007886:	e7c6      	b.n	8007816 <dir_register+0x242>
			*d++ = *s++;
 8007888:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 800788c:	701a      	strb	r2, [r3, #0]
 800788e:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
 8007892:	705a      	strb	r2, [r3, #1]
 8007894:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 8007898:	709a      	strb	r2, [r3, #2]
 800789a:	f894 2027 	ldrb.w	r2, [r4, #39]	; 0x27
 800789e:	70da      	strb	r2, [r3, #3]
 80078a0:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80078a4:	711a      	strb	r2, [r3, #4]
 80078a6:	f894 2029 	ldrb.w	r2, [r4, #41]	; 0x29
 80078aa:	715a      	strb	r2, [r3, #5]
 80078ac:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 80078b0:	719a      	strb	r2, [r3, #6]
 80078b2:	f894 202b 	ldrb.w	r2, [r4, #43]	; 0x2b
 80078b6:	71da      	strb	r2, [r3, #7]
 80078b8:	e6f9      	b.n	80076ae <dir_register+0xda>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80078ba:	2302      	movs	r3, #2
 80078bc:	9301      	str	r3, [sp, #4]
 80078be:	4618      	mov	r0, r3
 80078c0:	e699      	b.n	80075f6 <dir_register+0x22>
		wsect = fs->winsect;	/* Current sector number */
 80078c2:	f8d8 a030 	ldr.w	sl, [r8, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80078c6:	f898 0001 	ldrb.w	r0, [r8, #1]
 80078ca:	f108 0734 	add.w	r7, r8, #52	; 0x34
 80078ce:	2301      	movs	r3, #1
 80078d0:	4652      	mov	r2, sl
 80078d2:	4639      	mov	r1, r7
 80078d4:	f7fe fe6c 	bl	80065b0 <disk_write>
 80078d8:	2800      	cmp	r0, #0
 80078da:	f47f aea1 	bne.w	8007620 <dir_register+0x4c>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80078de:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
			fs->wflag = 0;
 80078e2:	f888 0003 	strb.w	r0, [r8, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80078e6:	ebaa 0103 	sub.w	r1, sl, r3
 80078ea:	f8d8 301c 	ldr.w	r3, [r8, #28]
 80078ee:	4299      	cmp	r1, r3
 80078f0:	f4bf af6f 	bcs.w	80077d2 <dir_register+0x1fe>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80078f4:	f898 9002 	ldrb.w	r9, [r8, #2]
 80078f8:	f1b9 0f01 	cmp.w	r9, #1
 80078fc:	d802      	bhi.n	8007904 <dir_register+0x330>
 80078fe:	e768      	b.n	80077d2 <dir_register+0x1fe>
					wsect += fs->fsize;
 8007900:	f8d8 301c 	ldr.w	r3, [r8, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007904:	f898 0001 	ldrb.w	r0, [r8, #1]
					wsect += fs->fsize;
 8007908:	449a      	add	sl, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800790a:	4652      	mov	r2, sl
 800790c:	2301      	movs	r3, #1
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800790e:	f109 39ff 	add.w	r9, r9, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 8007912:	4639      	mov	r1, r7
 8007914:	f7fe fe4c 	bl	80065b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007918:	f1b9 0f01 	cmp.w	r9, #1
 800791c:	d1f0      	bne.n	8007900 <dir_register+0x32c>
 800791e:	e758      	b.n	80077d2 <dir_register+0x1fe>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007920:	f8d8 3018 	ldr.w	r3, [r8, #24]
					fs->winsect -= n;							/* Restore window offset */
 8007924:	463c      	mov	r4, r7
 8007926:	465f      	mov	r7, fp
 8007928:	ee18 ba10 	vmov	fp, s16
 800792c:	eba1 0a0a 	sub.w	sl, r1, sl
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007930:	3b02      	subs	r3, #2
					fs->winsect -= n;							/* Restore window offset */
 8007932:	f8c8 a030 	str.w	sl, [r8, #48]	; 0x30
 8007936:	e71b      	b.n	8007770 <dir_register+0x19c>
	return clst * fs->csize + fs->database;
 8007938:	f8b8 100a 	ldrh.w	r1, [r8, #10]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800793c:	f04f 0a00 	mov.w	sl, #0
 8007940:	e75d      	b.n	80077fe <dir_register+0x22a>
 8007942:	bf00      	nop

08007944 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007948:	b090      	sub	sp, #64	; 0x40
 800794a:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800794c:	2800      	cmp	r0, #0
 800794e:	f000 809c 	beq.w	8007a8a <f_open+0x146>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007952:	f002 073f 	and.w	r7, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8007956:	4616      	mov	r6, r2
 8007958:	4604      	mov	r4, r0
 800795a:	463a      	mov	r2, r7
 800795c:	a903      	add	r1, sp, #12
 800795e:	a801      	add	r0, sp, #4
 8007960:	f7fe ff14 	bl	800678c <find_volume>
	if (res == FR_OK) {
 8007964:	4605      	mov	r5, r0
 8007966:	b128      	cbz	r0, 8007974 <f_open+0x30>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007968:	2300      	movs	r3, #0
 800796a:	6023      	str	r3, [r4, #0]

	LEAVE_FF(fs, res);
}
 800796c:	4628      	mov	r0, r5
 800796e:	b010      	add	sp, #64	; 0x40
 8007970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		dj.obj.fs = fs;
 8007974:	9b03      	ldr	r3, [sp, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8007976:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 8007978:	9304      	str	r3, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800797a:	a804      	add	r0, sp, #16
 800797c:	f7ff fbd0 	bl	8007120 <follow_path>
		if (res == FR_OK) {
 8007980:	bb00      	cbnz	r0, 80079c4 <f_open+0x80>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007982:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 8007986:	2b00      	cmp	r3, #0
 8007988:	f2c0 8086 	blt.w	8007a98 <f_open+0x154>
		if (Files[i].fs) {	/* Existing entry */
 800798c:	4baa      	ldr	r3, [pc, #680]	; (8007c38 <f_open+0x2f4>)
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800798e:	9804      	ldr	r0, [sp, #16]
		if (Files[i].fs) {	/* Existing entry */
 8007990:	f8d3 8000 	ldr.w	r8, [r3]
				Files[i].clu == dp->obj.sclust &&
 8007994:	f8dd c018 	ldr.w	ip, [sp, #24]
				Files[i].ofs == dp->dptr) break;
 8007998:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800799c:	f027 0201 	bic.w	r2, r7, #1
 80079a0:	4611      	mov	r1, r2
		if (Files[i].fs) {	/* Existing entry */
 80079a2:	f1b8 0f00 	cmp.w	r8, #0
 80079a6:	f000 80fb 	beq.w	8007ba0 <f_open+0x25c>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079aa:	4580      	cmp	r8, r0
 80079ac:	d076      	beq.n	8007a9c <f_open+0x158>
		if (Files[i].fs) {	/* Existing entry */
 80079ae:	f8d3 8010 	ldr.w	r8, [r3, #16]
 80079b2:	f1b8 0f00 	cmp.w	r8, #0
 80079b6:	f000 8088 	beq.w	8007aca <f_open+0x186>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079ba:	4580      	cmp	r8, r0
 80079bc:	f000 8129 	beq.w	8007c12 <f_open+0x2ce>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80079c0:	2512      	movs	r5, #18
 80079c2:	e7d1      	b.n	8007968 <f_open+0x24>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80079c4:	f016 0f1c 	tst.w	r6, #28
 80079c8:	d064      	beq.n	8007a94 <f_open+0x150>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80079ca:	2804      	cmp	r0, #4
 80079cc:	d162      	bne.n	8007a94 <f_open+0x150>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80079ce:	4b9a      	ldr	r3, [pc, #616]	; (8007c38 <f_open+0x2f4>)
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	b112      	cbz	r2, 80079da <f_open+0x96>
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d1f2      	bne.n	80079c0 <f_open+0x7c>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80079da:	a804      	add	r0, sp, #16
 80079dc:	f7ff fdfa 	bl	80075d4 <dir_register>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80079e0:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80079e4:	2800      	cmp	r0, #0
 80079e6:	d155      	bne.n	8007a94 <f_open+0x150>
				dw = GET_FATTIME();
 80079e8:	f7fe fdae 	bl	8006548 <get_fattime>
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80079ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 80079ee:	b2c6      	uxtb	r6, r0
	*ptr++ = (BYTE)val; val >>= 8;
 80079f0:	f3c0 2107 	ubfx	r1, r0, #8, #8
	*ptr++ = (BYTE)val; val >>= 8;
 80079f4:	f3c0 4207 	ubfx	r2, r0, #16, #8
	*ptr++ = (BYTE)val;
 80079f8:	0e00      	lsrs	r0, r0, #24
	*ptr++ = (BYTE)val; val >>= 8;
 80079fa:	73d9      	strb	r1, [r3, #15]
	*ptr++ = (BYTE)val;
 80079fc:	7458      	strb	r0, [r3, #17]
	*ptr++ = (BYTE)val; val >>= 8;
 80079fe:	739e      	strb	r6, [r3, #14]
	*ptr++ = (BYTE)val; val >>= 8;
 8007a00:	741a      	strb	r2, [r3, #16]
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007a02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8007a04:	75d9      	strb	r1, [r3, #23]
	*ptr++ = (BYTE)val;
 8007a06:	7658      	strb	r0, [r3, #25]
	*ptr++ = (BYTE)val; val >>= 8;
 8007a08:	759e      	strb	r6, [r3, #22]
	*ptr++ = (BYTE)val; val >>= 8;
 8007a0a:	761a      	strb	r2, [r3, #24]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007a0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007a0e:	9b03      	ldr	r3, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007a10:	2120      	movs	r1, #32
 8007a12:	72d1      	strb	r1, [r2, #11]
	if (fs->fs_type == FS_FAT32) {
 8007a14:	7819      	ldrb	r1, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007a16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	if (fs->fs_type == FS_FAT32) {
 8007a18:	2903      	cmp	r1, #3
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007a1a:	bf08      	it	eq
 8007a1c:	8a91      	ldrheq	r1, [r2, #20]
	cl = ld_word(dir + DIR_FstClusLO);
 8007a1e:	8b56      	ldrh	r6, [r2, #26]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007a20:	bf08      	it	eq
 8007a22:	ea46 4601 	orreq.w	r6, r6, r1, lsl #16
	*ptr++ = (BYTE)val; val >>= 8;
 8007a26:	2100      	movs	r1, #0
 8007a28:	8351      	strh	r1, [r2, #26]
	if (fs->fs_type == FS_FAT32) {
 8007a2a:	7818      	ldrb	r0, [r3, #0]
 8007a2c:	2803      	cmp	r0, #3
 8007a2e:	d100      	bne.n	8007a32 <f_open+0xee>
	*ptr++ = (BYTE)val; val >>= 8;
 8007a30:	8291      	strh	r1, [r2, #20]
					st_dword(dj.dir + DIR_FileSize, 0);
 8007a32:	990c      	ldr	r1, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8007a34:	2200      	movs	r2, #0
 8007a36:	61ca      	str	r2, [r1, #28]
					fs->wflag = 1;
 8007a38:	2101      	movs	r1, #1
 8007a3a:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8007a3c:	b19e      	cbz	r6, 8007a66 <f_open+0x122>
						res = remove_chain(&dj.obj, cl, 0);
 8007a3e:	4631      	mov	r1, r6
 8007a40:	a804      	add	r0, sp, #16
						dw = fs->winsect;
 8007a42:	f8d3 8030 	ldr.w	r8, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 8007a46:	f7ff fd0b 	bl	8007460 <remove_chain>
						if (res == FR_OK) {
 8007a4a:	bb18      	cbnz	r0, 8007a94 <f_open+0x150>
							res = move_window(fs, dw);
 8007a4c:	9b03      	ldr	r3, [sp, #12]
	if (sector != fs->winsect) {	/* Window offset changed? */
 8007a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a50:	4590      	cmp	r8, r2
 8007a52:	f000 80eb 	beq.w	8007c2c <f_open+0x2e8>
 8007a56:	4618      	mov	r0, r3
 8007a58:	4641      	mov	r1, r8
 8007a5a:	f7fe fe5d 	bl	8006718 <move_window.part.0>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007a5e:	9b03      	ldr	r3, [sp, #12]
 8007a60:	3e01      	subs	r6, #1
 8007a62:	611e      	str	r6, [r3, #16]
		if (res == FR_OK) {
 8007a64:	b9b0      	cbnz	r0, 8007a94 <f_open+0x150>
				mode |= FA_MODIFIED;
 8007a66:	f047 0740 	orr.w	r7, r7, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007a6a:	f027 0101 	bic.w	r1, r7, #1
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a70:	6263      	str	r3, [r4, #36]	; 0x24
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007a72:	3900      	subs	r1, #0
			fp->dir_ptr = dj.dir;
 8007a74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a76:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007a78:	bf18      	it	ne
 8007a7a:	2101      	movne	r1, #1
 8007a7c:	a804      	add	r0, sp, #16
 8007a7e:	f7fe fdb1 	bl	80065e4 <inc_lock>
 8007a82:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007a84:	bb68      	cbnz	r0, 8007ae2 <f_open+0x19e>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007a86:	2502      	movs	r5, #2
 8007a88:	e76e      	b.n	8007968 <f_open+0x24>
	if (!fp) return FR_INVALID_OBJECT;
 8007a8a:	2509      	movs	r5, #9
}
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	b010      	add	sp, #64	; 0x40
 8007a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a94:	4605      	mov	r5, r0
 8007a96:	e767      	b.n	8007968 <f_open+0x24>
				res = FR_INVALID_NAME;
 8007a98:	2506      	movs	r5, #6
 8007a9a:	e765      	b.n	8007968 <f_open+0x24>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007a9c:	6858      	ldr	r0, [r3, #4]
 8007a9e:	4560      	cmp	r0, ip
 8007aa0:	f000 80bc 	beq.w	8007c1c <f_open+0x2d8>
		if (Files[i].fs) {	/* Existing entry */
 8007aa4:	6918      	ldr	r0, [r3, #16]
 8007aa6:	b180      	cbz	r0, 8007aca <f_open+0x186>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007aa8:	4540      	cmp	r0, r8
 8007aaa:	d189      	bne.n	80079c0 <f_open+0x7c>
 8007aac:	6958      	ldr	r0, [r3, #20]
 8007aae:	4584      	cmp	ip, r0
 8007ab0:	d186      	bne.n	80079c0 <f_open+0x7c>
				Files[i].clu == dp->obj.sclust &&
 8007ab2:	6998      	ldr	r0, [r3, #24]
 8007ab4:	4570      	cmp	r0, lr
 8007ab6:	d183      	bne.n	80079c0 <f_open+0x7c>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007ab8:	2001      	movs	r0, #1
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007aba:	2a00      	cmp	r2, #0
 8007abc:	d167      	bne.n	8007b8e <f_open+0x24a>
 8007abe:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8007ac2:	899b      	ldrh	r3, [r3, #12]
 8007ac4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ac8:	d061      	beq.n	8007b8e <f_open+0x24a>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007aca:	f016 0f1c 	tst.w	r6, #28
 8007ace:	d04c      	beq.n	8007b6a <f_open+0x226>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007ad0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8007ad4:	f013 0f11 	tst.w	r3, #17
 8007ad8:	d160      	bne.n	8007b9c <f_open+0x258>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007ada:	0773      	lsls	r3, r6, #29
 8007adc:	d559      	bpl.n	8007b92 <f_open+0x24e>
 8007ade:	2508      	movs	r5, #8
 8007ae0:	e742      	b.n	8007968 <f_open+0x24>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007ae2:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007ae6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	if (fs->fs_type == FS_FAT32) {
 8007ae8:	f899 2000 	ldrb.w	r2, [r9]
	cl = ld_word(dir + DIR_FstClusLO);
 8007aec:	8b5e      	ldrh	r6, [r3, #26]
	if (fs->fs_type == FS_FAT32) {
 8007aee:	2a03      	cmp	r2, #3
 8007af0:	d102      	bne.n	8007af8 <f_open+0x1b4>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007af2:	8a9a      	ldrh	r2, [r3, #20]
 8007af4:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007af8:	60a6      	str	r6, [r4, #8]
	rv = rv << 8 | ptr[0];
 8007afa:	f8d3 801c 	ldr.w	r8, [r3, #28]
			fp->obj.id = fs->id;
 8007afe:	f8b9 3006 	ldrh.w	r3, [r9, #6]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007b02:	f8c4 800c 	str.w	r8, [r4, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007b06:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007b08:	f104 0a30 	add.w	sl, r4, #48	; 0x30
			fp->flag = mode;		/* Set file access mode */
 8007b0c:	7527      	strb	r7, [r4, #20]
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007b0e:	f8c4 9000 	str.w	r9, [r4]
			fp->obj.id = fs->id;
 8007b12:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007b14:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->err = 0;			/* Clear error flag */
 8007b16:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007b18:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007b1a:	61a1      	str	r1, [r4, #24]
		*d++ = (BYTE)val;
 8007b1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007b20:	4650      	mov	r0, sl
 8007b22:	f000 fc83 	bl	800842c <memset>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007b26:	06bf      	lsls	r7, r7, #26
 8007b28:	f57f af20 	bpl.w	800796c <f_open+0x28>
 8007b2c:	f1b8 0f00 	cmp.w	r8, #0
 8007b30:	f43f af1c 	beq.w	800796c <f_open+0x28>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007b34:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007b38:	f8b9 700a 	ldrh.w	r7, [r9, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007b3c:	f8c4 8018 	str.w	r8, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007b40:	fb03 f707 	mul.w	r7, r3, r7
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007b44:	4547      	cmp	r7, r8
 8007b46:	d306      	bcc.n	8007b56 <f_open+0x212>
 8007b48:	e03e      	b.n	8007bc8 <f_open+0x284>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007b4a:	1c70      	adds	r0, r6, #1
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007b4c:	eba8 0807 	sub.w	r8, r8, r7
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007b50:	d01b      	beq.n	8007b8a <f_open+0x246>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007b52:	4547      	cmp	r7, r8
 8007b54:	d234      	bcs.n	8007bc0 <f_open+0x27c>
					clst = get_fat(&fp->obj, clst);
 8007b56:	4631      	mov	r1, r6
 8007b58:	6820      	ldr	r0, [r4, #0]
 8007b5a:	f7ff f865 	bl	8006c28 <get_fat.isra.0>
					if (clst <= 1) res = FR_INT_ERR;
 8007b5e:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 8007b60:	4606      	mov	r6, r0
					if (clst <= 1) res = FR_INT_ERR;
 8007b62:	d8f2      	bhi.n	8007b4a <f_open+0x206>
 8007b64:	2502      	movs	r5, #2
				fp->clust = clst;
 8007b66:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007b68:	e6fe      	b.n	8007968 <f_open+0x24>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007b6a:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8007b6e:	06d9      	lsls	r1, r3, #27
 8007b70:	d424      	bmi.n	8007bbc <f_open+0x278>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007b72:	07b1      	lsls	r1, r6, #30
 8007b74:	d501      	bpl.n	8007b7a <f_open+0x236>
 8007b76:	07db      	lsls	r3, r3, #31
 8007b78:	d410      	bmi.n	8007b9c <f_open+0x258>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007b7a:	f006 0608 	and.w	r6, r6, #8
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007b7e:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007b80:	2e00      	cmp	r6, #0
 8007b82:	f47f af70 	bne.w	8007a66 <f_open+0x122>
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007b86:	4611      	mov	r1, r2
 8007b88:	e771      	b.n	8007a6e <f_open+0x12a>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007b8a:	2501      	movs	r5, #1
 8007b8c:	e7eb      	b.n	8007b66 <f_open+0x222>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007b8e:	2510      	movs	r5, #16
 8007b90:	e6ea      	b.n	8007968 <f_open+0x24>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007b92:	0730      	lsls	r0, r6, #28
 8007b94:	f53f af28 	bmi.w	80079e8 <f_open+0xa4>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007b98:	9b03      	ldr	r3, [sp, #12]
 8007b9a:	e768      	b.n	8007a6e <f_open+0x12a>
						res = FR_DENIED;
 8007b9c:	2507      	movs	r5, #7
 8007b9e:	e6e3      	b.n	8007968 <f_open+0x24>
		if (Files[i].fs) {	/* Existing entry */
 8007ba0:	f8d3 8010 	ldr.w	r8, [r3, #16]
 8007ba4:	f1b8 0f00 	cmp.w	r8, #0
 8007ba8:	d08f      	beq.n	8007aca <f_open+0x186>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007baa:	4540      	cmp	r0, r8
 8007bac:	d18d      	bne.n	8007aca <f_open+0x186>
 8007bae:	6958      	ldr	r0, [r3, #20]
 8007bb0:	4560      	cmp	r0, ip
 8007bb2:	d18a      	bne.n	8007aca <f_open+0x186>
				Files[i].clu == dp->obj.sclust &&
 8007bb4:	6998      	ldr	r0, [r3, #24]
 8007bb6:	4570      	cmp	r0, lr
 8007bb8:	d187      	bne.n	8007aca <f_open+0x186>
 8007bba:	e77d      	b.n	8007ab8 <f_open+0x174>
					res = FR_NO_FILE;
 8007bbc:	2504      	movs	r5, #4
 8007bbe:	e6d3      	b.n	8007968 <f_open+0x24>
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007bc0:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007bc4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007bc8:	fbb8 f2f3 	udiv	r2, r8, r3
 8007bcc:	fb03 8312 	mls	r3, r3, r2, r8
				fp->clust = clst;
 8007bd0:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f43f aeca 	beq.w	800796c <f_open+0x28>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007bd8:	f8d9 3018 	ldr.w	r3, [r9, #24]
	clst -= 2;
 8007bdc:	3e02      	subs	r6, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007bde:	3b02      	subs	r3, #2
 8007be0:	429e      	cmp	r6, r3
 8007be2:	f4bf af50 	bcs.w	8007a86 <f_open+0x142>
	return clst * fs->csize + fs->database;
 8007be6:	f8b9 100a 	ldrh.w	r1, [r9, #10]
 8007bea:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 8007bee:	fb06 3301 	mla	r3, r6, r1, r3
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f43f af47 	beq.w	8007a86 <f_open+0x142>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007bf8:	441a      	add	r2, r3
 8007bfa:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007bfc:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007c00:	4651      	mov	r1, sl
 8007c02:	2301      	movs	r3, #1
 8007c04:	f7fe fcc6 	bl	8006594 <disk_read>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	f43f aeaf 	beq.w	800796c <f_open+0x28>
 8007c0e:	2501      	movs	r5, #1
 8007c10:	e6aa      	b.n	8007968 <f_open+0x24>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007c12:	6958      	ldr	r0, [r3, #20]
 8007c14:	4560      	cmp	r0, ip
 8007c16:	f47f aed3 	bne.w	80079c0 <f_open+0x7c>
 8007c1a:	e74a      	b.n	8007ab2 <f_open+0x16e>
				Files[i].clu == dp->obj.sclust &&
 8007c1c:	6898      	ldr	r0, [r3, #8]
 8007c1e:	4570      	cmp	r0, lr
 8007c20:	d007      	beq.n	8007c32 <f_open+0x2ee>
		if (Files[i].fs) {	/* Existing entry */
 8007c22:	6918      	ldr	r0, [r3, #16]
 8007c24:	2800      	cmp	r0, #0
 8007c26:	f47f aec8 	bne.w	80079ba <f_open+0x76>
 8007c2a:	e74e      	b.n	8007aca <f_open+0x186>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007c2c:	3e01      	subs	r6, #1
 8007c2e:	611e      	str	r6, [r3, #16]
		if (res == FR_OK) {
 8007c30:	e719      	b.n	8007a66 <f_open+0x122>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007c32:	4628      	mov	r0, r5
 8007c34:	e741      	b.n	8007aba <f_open+0x176>
 8007c36:	bf00      	nop
 8007c38:	20003140 	.word	0x20003140

08007c3c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c40:	461f      	mov	r7, r3
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8007c42:	2300      	movs	r3, #0
{
 8007c44:	b085      	sub	sp, #20
	*br = 0;	/* Clear read byte counter */
 8007c46:	603b      	str	r3, [r7, #0]
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007c48:	b150      	cbz	r0, 8007c60 <f_read+0x24>
 8007c4a:	6803      	ldr	r3, [r0, #0]
 8007c4c:	4604      	mov	r4, r0
 8007c4e:	b13b      	cbz	r3, 8007c60 <f_read+0x24>
 8007c50:	4690      	mov	r8, r2
 8007c52:	781a      	ldrb	r2, [r3, #0]
 8007c54:	b122      	cbz	r2, 8007c60 <f_read+0x24>
 8007c56:	88da      	ldrh	r2, [r3, #6]
 8007c58:	460e      	mov	r6, r1
 8007c5a:	8881      	ldrh	r1, [r0, #4]
 8007c5c:	4291      	cmp	r1, r2
 8007c5e:	d005      	beq.n	8007c6c <f_read+0x30>
	FRESULT res = FR_INVALID_OBJECT;
 8007c60:	f04f 0909 	mov.w	r9, #9
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 8007c64:	4648      	mov	r0, r9
 8007c66:	b005      	add	sp, #20
 8007c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007c6c:	7858      	ldrb	r0, [r3, #1]
 8007c6e:	f7fe fc77 	bl	8006560 <disk_status>
 8007c72:	07c2      	lsls	r2, r0, #31
 8007c74:	d4f4      	bmi.n	8007c60 <f_read+0x24>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007c76:	f894 9015 	ldrb.w	r9, [r4, #21]
 8007c7a:	f1b9 0f00 	cmp.w	r9, #0
 8007c7e:	d1f1      	bne.n	8007c64 <f_read+0x28>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007c80:	7d23      	ldrb	r3, [r4, #20]
 8007c82:	f013 0301 	ands.w	r3, r3, #1
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	f000 80f1 	beq.w	8007e6e <f_read+0x232>
	remain = fp->obj.objsize - fp->fptr;
 8007c8c:	69a1      	ldr	r1, [r4, #24]
 8007c8e:	68e3      	ldr	r3, [r4, #12]
 8007c90:	1a5b      	subs	r3, r3, r1
 8007c92:	4598      	cmp	r8, r3
 8007c94:	bf28      	it	cs
 8007c96:	4698      	movcs	r8, r3
	for ( ;  btr;								/* Repeat until all data read */
 8007c98:	f1b8 0f00 	cmp.w	r8, #0
 8007c9c:	d0e2      	beq.n	8007c64 <f_read+0x28>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007c9e:	46a3      	mov	fp, r4
 8007ca0:	f104 0331 	add.w	r3, r4, #49	; 0x31
 8007ca4:	f85b ab30 	ldr.w	sl, [fp], #48
 8007ca8:	9301      	str	r3, [sp, #4]
 8007caa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007cae:	4618      	mov	r0, r3
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8007cb0:	fbb1 f3f0 	udiv	r3, r1, r0
 8007cb4:	fb00 1513 	mls	r5, r0, r3, r1
 8007cb8:	2d00      	cmp	r5, #0
 8007cba:	d147      	bne.n	8007d4c <f_read+0x110>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8007cbc:	f8ba 200a 	ldrh.w	r2, [sl, #10]
 8007cc0:	3a01      	subs	r2, #1
			if (csect == 0) {					/* On the cluster boundary? */
 8007cc2:	401a      	ands	r2, r3
 8007cc4:	d07a      	beq.n	8007dbc <f_read+0x180>
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007cc6:	69e0      	ldr	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007cc8:	f8da 3018 	ldr.w	r3, [sl, #24]
	clst -= 2;
 8007ccc:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007cce:	3b02      	subs	r3, #2
 8007cd0:	4298      	cmp	r0, r3
 8007cd2:	f080 8081 	bcs.w	8007dd8 <f_read+0x19c>
	return clst * fs->csize + fs->database;
 8007cd6:	f8ba 100a 	ldrh.w	r1, [sl, #10]
 8007cda:	f8da 502c 	ldr.w	r5, [sl, #44]	; 0x2c
 8007cde:	fb01 5500 	mla	r5, r1, r0, r5
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007ce2:	2d00      	cmp	r5, #0
 8007ce4:	d078      	beq.n	8007dd8 <f_read+0x19c>
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007ce6:	f8ba 000c 	ldrh.w	r0, [sl, #12]
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007cea:	4540      	cmp	r0, r8
			sect += csect;
 8007cec:	4415      	add	r5, r2
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007cee:	d87b      	bhi.n	8007de8 <f_read+0x1ac>
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007cf0:	fbb8 f3f0 	udiv	r3, r8, r0
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007cf4:	18d0      	adds	r0, r2, r3
 8007cf6:	4288      	cmp	r0, r1
					cc = fs->csize - csect;
 8007cf8:	bf88      	it	hi
 8007cfa:	1a8b      	subhi	r3, r1, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007cfc:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8007d00:	9302      	str	r3, [sp, #8]
 8007d02:	462a      	mov	r2, r5
 8007d04:	4631      	mov	r1, r6
 8007d06:	f7fe fc45 	bl	8006594 <disk_read>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	f040 80a7 	bne.w	8007e5e <f_read+0x222>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007d10:	f994 2014 	ldrsb.w	r2, [r4, #20]
 8007d14:	9b02      	ldr	r3, [sp, #8]
 8007d16:	2a00      	cmp	r2, #0
 8007d18:	f2c0 80c1 	blt.w	8007e9e <f_read+0x262>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007d1c:	f8ba 000c 	ldrh.w	r0, [sl, #12]
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007d20:	69a1      	ldr	r1, [r4, #24]
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007d22:	fb00 f303 	mul.w	r3, r0, r3
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007d26:	441e      	add	r6, r3
 8007d28:	eba8 0803 	sub.w	r8, r8, r3
 8007d2c:	4419      	add	r1, r3
 8007d2e:	683a      	ldr	r2, [r7, #0]
 8007d30:	61a1      	str	r1, [r4, #24]
 8007d32:	4413      	add	r3, r2
 8007d34:	603b      	str	r3, [r7, #0]
	for ( ;  btr;								/* Repeat until all data read */
 8007d36:	f1b8 0f00 	cmp.w	r8, #0
 8007d3a:	d093      	beq.n	8007c64 <f_read+0x28>
 8007d3c:	f8ba 000c 	ldrh.w	r0, [sl, #12]
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8007d40:	fbb1 f3f0 	udiv	r3, r1, r0
 8007d44:	fb00 1513 	mls	r5, r0, r3, r1
 8007d48:	2d00      	cmp	r5, #0
 8007d4a:	d0b7      	beq.n	8007cbc <f_read+0x80>
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007d4c:	1b43      	subs	r3, r0, r5
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007d4e:	4543      	cmp	r3, r8
 8007d50:	bf28      	it	cs
 8007d52:	4643      	movcs	r3, r8
	if (cnt) {
 8007d54:	b383      	cbz	r3, 8007db8 <f_read+0x17c>
 8007d56:	1c6a      	adds	r2, r5, #1
 8007d58:	445a      	add	r2, fp
 8007d5a:	1ab2      	subs	r2, r6, r2
 8007d5c:	2a02      	cmp	r2, #2
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007d5e:	445d      	add	r5, fp
 8007d60:	f103 3eff 	add.w	lr, r3, #4294967295
 8007d64:	f240 8086 	bls.w	8007e74 <f_read+0x238>
 8007d68:	f1be 0f07 	cmp.w	lr, #7
 8007d6c:	f240 8082 	bls.w	8007e74 <f_read+0x238>
 8007d70:	f023 0c03 	bic.w	ip, r3, #3
 8007d74:	44ac      	add	ip, r5
 8007d76:	462a      	mov	r2, r5
 8007d78:	4631      	mov	r1, r6
			*d++ = *s++;
 8007d7a:	f852 0b04 	ldr.w	r0, [r2], #4
 8007d7e:	f841 0b04 	str.w	r0, [r1], #4
		} while (--cnt);
 8007d82:	4562      	cmp	r2, ip
 8007d84:	d1f9      	bne.n	8007d7a <f_read+0x13e>
 8007d86:	f023 0203 	bic.w	r2, r3, #3
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	eb06 0102 	add.w	r1, r6, r2
 8007d90:	eb05 0002 	add.w	r0, r5, r2
 8007d94:	d00a      	beq.n	8007dac <f_read+0x170>
			*d++ = *s++;
 8007d96:	5cad      	ldrb	r5, [r5, r2]
 8007d98:	54b5      	strb	r5, [r6, r2]
		} while (--cnt);
 8007d9a:	ebbe 0202 	subs.w	r2, lr, r2
 8007d9e:	d005      	beq.n	8007dac <f_read+0x170>
			*d++ = *s++;
 8007da0:	7845      	ldrb	r5, [r0, #1]
 8007da2:	704d      	strb	r5, [r1, #1]
		} while (--cnt);
 8007da4:	2a01      	cmp	r2, #1
 8007da6:	d001      	beq.n	8007dac <f_read+0x170>
			*d++ = *s++;
 8007da8:	7882      	ldrb	r2, [r0, #2]
 8007daa:	708a      	strb	r2, [r1, #2]
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007dac:	69a1      	ldr	r1, [r4, #24]
 8007dae:	441e      	add	r6, r3
 8007db0:	eba8 0803 	sub.w	r8, r8, r3
 8007db4:	4419      	add	r1, r3
 8007db6:	e7ba      	b.n	8007d2e <f_read+0xf2>
 8007db8:	61a1      	str	r1, [r4, #24]
	for ( ;  btr;								/* Repeat until all data read */
 8007dba:	e779      	b.n	8007cb0 <f_read+0x74>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007dbc:	bb61      	cbnz	r1, 8007e18 <f_read+0x1dc>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007dbe:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007dc0:	2801      	cmp	r0, #1
 8007dc2:	d909      	bls.n	8007dd8 <f_read+0x19c>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007dc4:	1c43      	adds	r3, r0, #1
 8007dc6:	d04a      	beq.n	8007e5e <f_read+0x222>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007dc8:	f8da 3018 	ldr.w	r3, [sl, #24]
				fp->clust = clst;				/* Update current cluster */
 8007dcc:	61e0      	str	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007dce:	3b02      	subs	r3, #2
	clst -= 2;
 8007dd0:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007dd2:	4298      	cmp	r0, r3
 8007dd4:	f4ff af7f 	bcc.w	8007cd6 <f_read+0x9a>
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007dd8:	f04f 0902 	mov.w	r9, #2
}
 8007ddc:	4648      	mov	r0, r9
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007dde:	f884 9015 	strb.w	r9, [r4, #21]
}
 8007de2:	b005      	add	sp, #20
 8007de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8007de8:	6a22      	ldr	r2, [r4, #32]
 8007dea:	42aa      	cmp	r2, r5
 8007dec:	d00d      	beq.n	8007e0a <f_read+0x1ce>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007dee:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	db2c      	blt.n	8007e50 <f_read+0x214>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007df6:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	462a      	mov	r2, r5
 8007dfe:	4659      	mov	r1, fp
 8007e00:	f7fe fbc8 	bl	8006594 <disk_read>
 8007e04:	bb58      	cbnz	r0, 8007e5e <f_read+0x222>
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007e06:	f8ba 000c 	ldrh.w	r0, [sl, #12]
 8007e0a:	69a1      	ldr	r1, [r4, #24]
			fp->sect = sect;
 8007e0c:	6225      	str	r5, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007e0e:	fbb1 f5f0 	udiv	r5, r1, r0
 8007e12:	fb00 1515 	mls	r5, r0, r5, r1
 8007e16:	e799      	b.n	8007d4c <f_read+0x110>
					if (fp->cltbl) {
 8007e18:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8007e1a:	b3a5      	cbz	r5, 8007e86 <f_read+0x24a>
	FATFS *fs = fp->obj.fs;
 8007e1c:	f8d4 c000 	ldr.w	ip, [r4]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007e20:	6868      	ldr	r0, [r5, #4]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007e22:	f8bc 300c 	ldrh.w	r3, [ip, #12]
 8007e26:	fbb1 f3f3 	udiv	r3, r1, r3
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007e2a:	3504      	adds	r5, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007e2c:	f8bc 100a 	ldrh.w	r1, [ip, #10]
 8007e30:	fbb3 f3f1 	udiv	r3, r3, r1
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007e34:	2800      	cmp	r0, #0
 8007e36:	d0cf      	beq.n	8007dd8 <f_read+0x19c>
 8007e38:	4629      	mov	r1, r5
 8007e3a:	e004      	b.n	8007e46 <f_read+0x20a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007e3c:	1a1b      	subs	r3, r3, r0
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007e3e:	f851 0f08 	ldr.w	r0, [r1, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007e42:	2800      	cmp	r0, #0
 8007e44:	d0c8      	beq.n	8007dd8 <f_read+0x19c>
		if (cl < ncl) break;	/* In this fragment? */
 8007e46:	4283      	cmp	r3, r0
 8007e48:	d2f8      	bcs.n	8007e3c <f_read+0x200>
	return cl + *tbl;	/* Return the cluster number */
 8007e4a:	6848      	ldr	r0, [r1, #4]
 8007e4c:	4418      	add	r0, r3
 8007e4e:	e7b7      	b.n	8007dc0 <f_read+0x184>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007e50:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8007e54:	2301      	movs	r3, #1
 8007e56:	4659      	mov	r1, fp
 8007e58:	f7fe fbaa 	bl	80065b0 <disk_write>
 8007e5c:	b1d0      	cbz	r0, 8007e94 <f_read+0x258>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007e5e:	f8dd 9000 	ldr.w	r9, [sp]
 8007e62:	2301      	movs	r3, #1
}
 8007e64:	4648      	mov	r0, r9
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007e66:	7563      	strb	r3, [r4, #21]
}
 8007e68:	b005      	add	sp, #20
 8007e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007e6e:	f04f 0907 	mov.w	r9, #7
 8007e72:	e6f7      	b.n	8007c64 <f_read+0x28>
 8007e74:	1e72      	subs	r2, r6, #1
 8007e76:	18e8      	adds	r0, r5, r3
			*d++ = *s++;
 8007e78:	f815 1b01 	ldrb.w	r1, [r5], #1
 8007e7c:	f802 1f01 	strb.w	r1, [r2, #1]!
		} while (--cnt);
 8007e80:	4285      	cmp	r5, r0
 8007e82:	d1f9      	bne.n	8007e78 <f_read+0x23c>
 8007e84:	e792      	b.n	8007dac <f_read+0x170>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007e86:	69e1      	ldr	r1, [r4, #28]
 8007e88:	6820      	ldr	r0, [r4, #0]
 8007e8a:	9202      	str	r2, [sp, #8]
 8007e8c:	f7fe fecc 	bl	8006c28 <get_fat.isra.0>
 8007e90:	9a02      	ldr	r2, [sp, #8]
 8007e92:	e795      	b.n	8007dc0 <f_read+0x184>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007e94:	7d23      	ldrb	r3, [r4, #20]
 8007e96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e9a:	7523      	strb	r3, [r4, #20]
 8007e9c:	e7ab      	b.n	8007df6 <f_read+0x1ba>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007e9e:	6a22      	ldr	r2, [r4, #32]
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007ea0:	f8ba 000c 	ldrh.w	r0, [sl, #12]
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007ea4:	1b55      	subs	r5, r2, r5
 8007ea6:	429d      	cmp	r5, r3
 8007ea8:	f4bf af3a 	bcs.w	8007d20 <f_read+0xe4>
	if (cnt) {
 8007eac:	2800      	cmp	r0, #0
 8007eae:	f43f af37 	beq.w	8007d20 <f_read+0xe4>
 8007eb2:	9a01      	ldr	r2, [sp, #4]
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007eb4:	fb00 6105 	mla	r1, r0, r5, r6
 8007eb8:	1a8a      	subs	r2, r1, r2
 8007eba:	1e45      	subs	r5, r0, #1
 8007ebc:	2a02      	cmp	r2, #2
 8007ebe:	9102      	str	r1, [sp, #8]
 8007ec0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8007ec4:	9503      	str	r5, [sp, #12]
 8007ec6:	d928      	bls.n	8007f1a <f_read+0x2de>
 8007ec8:	2d07      	cmp	r5, #7
 8007eca:	d926      	bls.n	8007f1a <f_read+0x2de>
 8007ecc:	ea4f 0c90 	mov.w	ip, r0, lsr #2
 8007ed0:	460a      	mov	r2, r1
 8007ed2:	eb01 0c8c 	add.w	ip, r1, ip, lsl #2
 8007ed6:	4671      	mov	r1, lr
			*d++ = *s++;
 8007ed8:	f851 5b04 	ldr.w	r5, [r1], #4
 8007edc:	f842 5b04 	str.w	r5, [r2], #4
		} while (--cnt);
 8007ee0:	4562      	cmp	r2, ip
 8007ee2:	d1f9      	bne.n	8007ed8 <f_read+0x29c>
 8007ee4:	f020 0203 	bic.w	r2, r0, #3
 8007ee8:	9902      	ldr	r1, [sp, #8]
 8007eea:	4290      	cmp	r0, r2
 8007eec:	eb01 0c02 	add.w	ip, r1, r2
 8007ef0:	eb0e 0502 	add.w	r5, lr, r2
 8007ef4:	f43f af12 	beq.w	8007d1c <f_read+0xe0>
			*d++ = *s++;
 8007ef8:	f81e 0002 	ldrb.w	r0, [lr, r2]
 8007efc:	5488      	strb	r0, [r1, r2]
		} while (--cnt);
 8007efe:	9903      	ldr	r1, [sp, #12]
 8007f00:	1a8a      	subs	r2, r1, r2
 8007f02:	f43f af0b 	beq.w	8007d1c <f_read+0xe0>
			*d++ = *s++;
 8007f06:	7868      	ldrb	r0, [r5, #1]
 8007f08:	f88c 0001 	strb.w	r0, [ip, #1]
		} while (--cnt);
 8007f0c:	2a01      	cmp	r2, #1
 8007f0e:	f43f af05 	beq.w	8007d1c <f_read+0xe0>
			*d++ = *s++;
 8007f12:	78aa      	ldrb	r2, [r5, #2]
 8007f14:	f88c 2002 	strb.w	r2, [ip, #2]
		} while (--cnt);
 8007f18:	e700      	b.n	8007d1c <f_read+0xe0>
 8007f1a:	9a02      	ldr	r2, [sp, #8]
 8007f1c:	4410      	add	r0, r2
			*d++ = *s++;
 8007f1e:	f81e 1b01 	ldrb.w	r1, [lr], #1
 8007f22:	f802 1b01 	strb.w	r1, [r2], #1
		} while (--cnt);
 8007f26:	4290      	cmp	r0, r2
 8007f28:	d1f9      	bne.n	8007f1e <f_read+0x2e2>
 8007f2a:	e6f7      	b.n	8007d1c <f_read+0xe0>

08007f2c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f30:	461f      	mov	r7, r3
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 8007f32:	2300      	movs	r3, #0
{
 8007f34:	b083      	sub	sp, #12
	*bw = 0;	/* Clear write byte counter */
 8007f36:	603b      	str	r3, [r7, #0]
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007f38:	b150      	cbz	r0, 8007f50 <f_write+0x24>
 8007f3a:	6803      	ldr	r3, [r0, #0]
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	b13b      	cbz	r3, 8007f50 <f_write+0x24>
 8007f40:	4616      	mov	r6, r2
 8007f42:	781a      	ldrb	r2, [r3, #0]
 8007f44:	b122      	cbz	r2, 8007f50 <f_write+0x24>
 8007f46:	88da      	ldrh	r2, [r3, #6]
 8007f48:	460d      	mov	r5, r1
 8007f4a:	8881      	ldrh	r1, [r0, #4]
 8007f4c:	4291      	cmp	r1, r2
 8007f4e:	d005      	beq.n	8007f5c <f_write+0x30>
	FRESULT res = FR_INVALID_OBJECT;
 8007f50:	f04f 0809 	mov.w	r8, #9
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 8007f54:	4640      	mov	r0, r8
 8007f56:	b003      	add	sp, #12
 8007f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007f5c:	7858      	ldrb	r0, [r3, #1]
 8007f5e:	f7fe faff 	bl	8006560 <disk_status>
 8007f62:	07c1      	lsls	r1, r0, #31
 8007f64:	d4f4      	bmi.n	8007f50 <f_write+0x24>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007f66:	f894 8015 	ldrb.w	r8, [r4, #21]
 8007f6a:	f1b8 0f00 	cmp.w	r8, #0
 8007f6e:	d1f1      	bne.n	8007f54 <f_write+0x28>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007f70:	7d23      	ldrb	r3, [r4, #20]
 8007f72:	079a      	lsls	r2, r3, #30
 8007f74:	f140 8138 	bpl.w	80081e8 <f_write+0x2bc>
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007f78:	69a1      	ldr	r1, [r4, #24]
 8007f7a:	42f1      	cmn	r1, r6
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007f7c:	bf28      	it	cs
 8007f7e:	43ce      	mvncs	r6, r1
	for ( ;  btw;							/* Repeat until all data written */
 8007f80:	2e00      	cmp	r6, #0
 8007f82:	f000 80a8 	beq.w	80080d6 <f_write+0x1aa>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007f86:	46a3      	mov	fp, r4
 8007f88:	f85b 9b30 	ldr.w	r9, [fp], #48
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007f8c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007f90:	fbb1 f0f3 	udiv	r0, r1, r3
 8007f94:	fb03 1210 	mls	r2, r3, r0, r1
 8007f98:	2a00      	cmp	r2, #0
 8007f9a:	f040 80ad 	bne.w	80080f8 <f_write+0x1cc>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007f9e:	f8b9 a00a 	ldrh.w	sl, [r9, #10]
 8007fa2:	f10a 3aff 	add.w	sl, sl, #4294967295
			if (csect == 0) {				/* On the cluster boundary? */
 8007fa6:	ea1a 0a00 	ands.w	sl, sl, r0
 8007faa:	d110      	bne.n	8007fce <f_write+0xa2>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007fac:	2900      	cmp	r1, #0
 8007fae:	f040 80e6 	bne.w	800817e <f_write+0x252>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007fb2:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	f000 812b 	beq.w	8008210 <f_write+0x2e4>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007fba:	2801      	cmp	r0, #1
 8007fbc:	f000 80d7 	beq.w	800816e <f_write+0x242>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007fc0:	1c43      	adds	r3, r0, #1
 8007fc2:	f000 8109 	beq.w	80081d8 <f_write+0x2ac>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007fc6:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 8007fc8:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007fca:	b903      	cbnz	r3, 8007fce <f_write+0xa2>
 8007fcc:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007fce:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f2c0 80f3 	blt.w	80081be <f_write+0x292>
	clst -= 2;
 8007fd8:	69e2      	ldr	r2, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007fda:	f8d9 3018 	ldr.w	r3, [r9, #24]
	clst -= 2;
 8007fde:	3a02      	subs	r2, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007fe0:	3b02      	subs	r3, #2
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	f080 80c3 	bcs.w	800816e <f_write+0x242>
	return clst * fs->csize + fs->database;
 8007fe8:	f8b9 100a 	ldrh.w	r1, [r9, #10]
 8007fec:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 8007ff0:	fb01 3202 	mla	r2, r1, r2, r3
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007ff4:	2a00      	cmp	r2, #0
 8007ff6:	f000 80ba 	beq.w	800816e <f_write+0x242>
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007ffa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007ffe:	42b3      	cmp	r3, r6
			sect += csect;
 8008000:	4452      	add	r2, sl
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008002:	d86c      	bhi.n	80080de <f_write+0x1b2>
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008004:	fbb6 f3f3 	udiv	r3, r6, r3
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008008:	eb0a 0003 	add.w	r0, sl, r3
 800800c:	4288      	cmp	r0, r1
					cc = fs->csize - csect;
 800800e:	bf88      	it	hi
 8008010:	eba1 030a 	subhi.w	r3, r1, sl
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008014:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008018:	4629      	mov	r1, r5
 800801a:	e9cd 2300 	strd	r2, r3, [sp]
 800801e:	f7fe fac7 	bl	80065b0 <disk_write>
 8008022:	2800      	cmp	r0, #0
 8008024:	f040 80d8 	bne.w	80081d8 <f_write+0x2ac>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008028:	6a21      	ldr	r1, [r4, #32]
 800802a:	9a00      	ldr	r2, [sp, #0]
 800802c:	9b01      	ldr	r3, [sp, #4]
 800802e:	1a8a      	subs	r2, r1, r2
 8008030:	429a      	cmp	r2, r3
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8008032:	f8b9 100c 	ldrh.w	r1, [r9, #12]
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008036:	d23b      	bcs.n	80080b0 <f_write+0x184>
	if (cnt) {
 8008038:	b3b1      	cbz	r1, 80080a8 <f_write+0x17c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800803a:	fb01 f202 	mul.w	r2, r1, r2
 800803e:	1c50      	adds	r0, r2, #1
 8008040:	4428      	add	r0, r5
 8008042:	ebab 0c00 	sub.w	ip, fp, r0
 8008046:	f1bc 0f02 	cmp.w	ip, #2
 800804a:	f101 30ff 	add.w	r0, r1, #4294967295
 800804e:	442a      	add	r2, r5
 8008050:	9000      	str	r0, [sp, #0]
 8008052:	f240 80f3 	bls.w	800823c <f_write+0x310>
 8008056:	2807      	cmp	r0, #7
 8008058:	f240 80f0 	bls.w	800823c <f_write+0x310>
 800805c:	ea4f 0a91 	mov.w	sl, r1, lsr #2
 8008060:	eb0b 0a8a 	add.w	sl, fp, sl, lsl #2
 8008064:	4658      	mov	r0, fp
 8008066:	4694      	mov	ip, r2
			*d++ = *s++;
 8008068:	f85c eb04 	ldr.w	lr, [ip], #4
 800806c:	f840 eb04 	str.w	lr, [r0], #4
		} while (--cnt);
 8008070:	4582      	cmp	sl, r0
 8008072:	d1f9      	bne.n	8008068 <f_write+0x13c>
 8008074:	f021 0003 	bic.w	r0, r1, #3
 8008078:	4281      	cmp	r1, r0
 800807a:	eb0b 0c00 	add.w	ip, fp, r0
 800807e:	eb02 0e00 	add.w	lr, r2, r0
 8008082:	d00f      	beq.n	80080a4 <f_write+0x178>
			*d++ = *s++;
 8008084:	5c12      	ldrb	r2, [r2, r0]
 8008086:	f80b 2000 	strb.w	r2, [fp, r0]
		} while (--cnt);
 800808a:	9a00      	ldr	r2, [sp, #0]
 800808c:	1a10      	subs	r0, r2, r0
 800808e:	d009      	beq.n	80080a4 <f_write+0x178>
			*d++ = *s++;
 8008090:	f89e 2001 	ldrb.w	r2, [lr, #1]
 8008094:	f88c 2001 	strb.w	r2, [ip, #1]
		} while (--cnt);
 8008098:	2801      	cmp	r0, #1
 800809a:	d003      	beq.n	80080a4 <f_write+0x178>
			*d++ = *s++;
 800809c:	f89e 2002 	ldrb.w	r2, [lr, #2]
 80080a0:	f88c 2002 	strb.w	r2, [ip, #2]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80080a4:	f8b9 100c 	ldrh.w	r1, [r9, #12]
					fp->flag &= (BYTE)~FA_DIRTY;
 80080a8:	7d22      	ldrb	r2, [r4, #20]
 80080aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80080ae:	7522      	strb	r2, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80080b0:	fb01 f303 	mul.w	r3, r1, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80080b4:	69a1      	ldr	r1, [r4, #24]
 80080b6:	18e8      	adds	r0, r5, r3
 80080b8:	68e2      	ldr	r2, [r4, #12]
 80080ba:	4419      	add	r1, r3
 80080bc:	428a      	cmp	r2, r1
 80080be:	bf38      	it	cc
 80080c0:	460a      	movcc	r2, r1
 80080c2:	60e2      	str	r2, [r4, #12]
 80080c4:	683a      	ldr	r2, [r7, #0]
 80080c6:	61a1      	str	r1, [r4, #24]
 80080c8:	441a      	add	r2, r3
	for ( ;  btw;							/* Repeat until all data written */
 80080ca:	1af6      	subs	r6, r6, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80080cc:	4605      	mov	r5, r0
 80080ce:	603a      	str	r2, [r7, #0]
	for ( ;  btw;							/* Repeat until all data written */
 80080d0:	f47f af5c 	bne.w	8007f8c <f_write+0x60>
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80080d4:	7d23      	ldrb	r3, [r4, #20]
 80080d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080da:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 80080dc:	e73a      	b.n	8007f54 <f_write+0x28>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80080de:	6a21      	ldr	r1, [r4, #32]
 80080e0:	4291      	cmp	r1, r2
				fp->fptr < fp->obj.objsize &&
 80080e2:	69a1      	ldr	r1, [r4, #24]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80080e4:	d003      	beq.n	80080ee <f_write+0x1c2>
 80080e6:	68e0      	ldr	r0, [r4, #12]
 80080e8:	4281      	cmp	r1, r0
 80080ea:	f0c0 8099 	bcc.w	8008220 <f_write+0x2f4>
			fp->sect = sect;
 80080ee:	6222      	str	r2, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80080f0:	fbb1 f2f3 	udiv	r2, r1, r3
 80080f4:	fb03 1212 	mls	r2, r3, r2, r1
 80080f8:	1a9b      	subs	r3, r3, r2
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80080fa:	42b3      	cmp	r3, r6
 80080fc:	bf28      	it	cs
 80080fe:	4633      	movcs	r3, r6
	if (cnt) {
 8008100:	b92b      	cbnz	r3, 800810e <f_write+0x1e2>
 8008102:	4628      	mov	r0, r5
		fp->flag |= FA_DIRTY;
 8008104:	7d22      	ldrb	r2, [r4, #20]
 8008106:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800810a:	7522      	strb	r2, [r4, #20]
 800810c:	e7d4      	b.n	80080b8 <f_write+0x18c>
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800810e:	eb0b 0102 	add.w	r1, fp, r2
 8008112:	1c6a      	adds	r2, r5, #1
 8008114:	1a8a      	subs	r2, r1, r2
 8008116:	2a02      	cmp	r2, #2
 8008118:	f103 3aff 	add.w	sl, r3, #4294967295
 800811c:	d967      	bls.n	80081ee <f_write+0x2c2>
 800811e:	f1ba 0f07 	cmp.w	sl, #7
 8008122:	d964      	bls.n	80081ee <f_write+0x2c2>
 8008124:	f023 0e03 	bic.w	lr, r3, #3
 8008128:	448e      	add	lr, r1
 800812a:	460a      	mov	r2, r1
 800812c:	4628      	mov	r0, r5
			*d++ = *s++;
 800812e:	f850 cb04 	ldr.w	ip, [r0], #4
 8008132:	f842 cb04 	str.w	ip, [r2], #4
		} while (--cnt);
 8008136:	4572      	cmp	r2, lr
 8008138:	d1f9      	bne.n	800812e <f_write+0x202>
 800813a:	f023 0203 	bic.w	r2, r3, #3
 800813e:	4293      	cmp	r3, r2
 8008140:	eb01 0c02 	add.w	ip, r1, r2
 8008144:	eb05 0002 	add.w	r0, r5, r2
 8008148:	d00f      	beq.n	800816a <f_write+0x23e>
			*d++ = *s++;
 800814a:	f815 e002 	ldrb.w	lr, [r5, r2]
 800814e:	f801 e002 	strb.w	lr, [r1, r2]
		} while (--cnt);
 8008152:	ebba 0202 	subs.w	r2, sl, r2
 8008156:	d007      	beq.n	8008168 <f_write+0x23c>
			*d++ = *s++;
 8008158:	7841      	ldrb	r1, [r0, #1]
 800815a:	f88c 1001 	strb.w	r1, [ip, #1]
		} while (--cnt);
 800815e:	2a01      	cmp	r2, #1
			*d++ = *s++;
 8008160:	bf1c      	itt	ne
 8008162:	7882      	ldrbne	r2, [r0, #2]
 8008164:	f88c 2002 	strbne.w	r2, [ip, #2]
		} while (--cnt);
 8008168:	18e8      	adds	r0, r5, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800816a:	69a1      	ldr	r1, [r4, #24]
 800816c:	e7ca      	b.n	8008104 <f_write+0x1d8>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800816e:	f04f 0802 	mov.w	r8, #2
}
 8008172:	4640      	mov	r0, r8
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008174:	f884 8015 	strb.w	r8, [r4, #21]
}
 8008178:	b003      	add	sp, #12
 800817a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl) {
 800817e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008180:	2800      	cmp	r0, #0
 8008182:	d03d      	beq.n	8008200 <f_write+0x2d4>
	FATFS *fs = fp->obj.fs;
 8008184:	f8d4 c000 	ldr.w	ip, [r4]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008188:	6842      	ldr	r2, [r0, #4]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800818a:	f8bc 300c 	ldrh.w	r3, [ip, #12]
 800818e:	fbb1 f1f3 	udiv	r1, r1, r3
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008192:	3004      	adds	r0, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008194:	f8bc 300a 	ldrh.w	r3, [ip, #10]
 8008198:	fbb1 f1f3 	udiv	r1, r1, r3
		if (ncl == 0) return 0;	/* End of table? (error) */
 800819c:	2a00      	cmp	r2, #0
 800819e:	d099      	beq.n	80080d4 <f_write+0x1a8>
 80081a0:	4603      	mov	r3, r0
 80081a2:	e004      	b.n	80081ae <f_write+0x282>
		cl -= ncl; tbl++;		/* Next fragment */
 80081a4:	1a89      	subs	r1, r1, r2
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80081a6:	f853 2f08 	ldr.w	r2, [r3, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 80081aa:	2a00      	cmp	r2, #0
 80081ac:	d092      	beq.n	80080d4 <f_write+0x1a8>
		if (cl < ncl) break;	/* In this fragment? */
 80081ae:	4291      	cmp	r1, r2
 80081b0:	d2f8      	bcs.n	80081a4 <f_write+0x278>
	return cl + *tbl;	/* Return the cluster number */
 80081b2:	6858      	ldr	r0, [r3, #4]
 80081b4:	4408      	add	r0, r1
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80081b6:	2800      	cmp	r0, #0
 80081b8:	f47f aeff 	bne.w	8007fba <f_write+0x8e>
 80081bc:	e78a      	b.n	80080d4 <f_write+0x1a8>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80081be:	6a22      	ldr	r2, [r4, #32]
 80081c0:	f899 0001 	ldrb.w	r0, [r9, #1]
 80081c4:	2301      	movs	r3, #1
 80081c6:	4659      	mov	r1, fp
 80081c8:	f7fe f9f2 	bl	80065b0 <disk_write>
 80081cc:	b920      	cbnz	r0, 80081d8 <f_write+0x2ac>
				fp->flag &= (BYTE)~FA_DIRTY;
 80081ce:	7d23      	ldrb	r3, [r4, #20]
 80081d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081d4:	7523      	strb	r3, [r4, #20]
 80081d6:	e6ff      	b.n	8007fd8 <f_write+0xac>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80081d8:	f04f 0801 	mov.w	r8, #1
}
 80081dc:	4640      	mov	r0, r8
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80081de:	f884 8015 	strb.w	r8, [r4, #21]
}
 80081e2:	b003      	add	sp, #12
 80081e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80081e8:	f04f 0807 	mov.w	r8, #7
 80081ec:	e6b2      	b.n	8007f54 <f_write+0x28>
 80081ee:	1e4a      	subs	r2, r1, #1
 80081f0:	18e8      	adds	r0, r5, r3
			*d++ = *s++;
 80081f2:	f815 1b01 	ldrb.w	r1, [r5], #1
 80081f6:	f802 1f01 	strb.w	r1, [r2, #1]!
		} while (--cnt);
 80081fa:	42a8      	cmp	r0, r5
 80081fc:	d1f9      	bne.n	80081f2 <f_write+0x2c6>
 80081fe:	e7b4      	b.n	800816a <f_write+0x23e>
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8008200:	69e1      	ldr	r1, [r4, #28]
 8008202:	4620      	mov	r0, r4
 8008204:	f7fe fdfa 	bl	8006dfc <create_chain>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008208:	2800      	cmp	r0, #0
 800820a:	f47f aed6 	bne.w	8007fba <f_write+0x8e>
 800820e:	e761      	b.n	80080d4 <f_write+0x1a8>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008210:	4651      	mov	r1, sl
 8008212:	4620      	mov	r0, r4
 8008214:	f7fe fdf2 	bl	8006dfc <create_chain>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008218:	2800      	cmp	r0, #0
 800821a:	f47f aece 	bne.w	8007fba <f_write+0x8e>
 800821e:	e759      	b.n	80080d4 <f_write+0x1a8>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8008220:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008224:	9200      	str	r2, [sp, #0]
 8008226:	2301      	movs	r3, #1
 8008228:	4659      	mov	r1, fp
 800822a:	f7fe f9b3 	bl	8006594 <disk_read>
				fp->fptr < fp->obj.objsize &&
 800822e:	2800      	cmp	r0, #0
 8008230:	d1d2      	bne.n	80081d8 <f_write+0x2ac>
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008232:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008236:	69a1      	ldr	r1, [r4, #24]
 8008238:	9a00      	ldr	r2, [sp, #0]
 800823a:	e758      	b.n	80080ee <f_write+0x1c2>
 800823c:	4411      	add	r1, r2
 800823e:	f104 002f 	add.w	r0, r4, #47	; 0x2f
			*d++ = *s++;
 8008242:	f812 cb01 	ldrb.w	ip, [r2], #1
 8008246:	f800 cf01 	strb.w	ip, [r0, #1]!
		} while (--cnt);
 800824a:	4291      	cmp	r1, r2
 800824c:	d1f9      	bne.n	8008242 <f_write+0x316>
 800824e:	e729      	b.n	80080a4 <f_write+0x178>

08008250 <f_close>:
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008250:	b158      	cbz	r0, 800826a <f_close+0x1a>
 8008252:	6803      	ldr	r3, [r0, #0]
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008254:	b570      	push	{r4, r5, r6, lr}
 8008256:	4604      	mov	r4, r0
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008258:	b12b      	cbz	r3, 8008266 <f_close+0x16>
 800825a:	781a      	ldrb	r2, [r3, #0]
 800825c:	b11a      	cbz	r2, 8008266 <f_close+0x16>
 800825e:	8881      	ldrh	r1, [r0, #4]
 8008260:	88da      	ldrh	r2, [r3, #6]
 8008262:	4291      	cmp	r1, r2
 8008264:	d003      	beq.n	800826e <f_close+0x1e>
	FRESULT res = FR_INVALID_OBJECT;
 8008266:	2009      	movs	r0, #9
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8008268:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_INVALID_OBJECT;
 800826a:	2009      	movs	r0, #9
}
 800826c:	4770      	bx	lr
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800826e:	7858      	ldrb	r0, [r3, #1]
 8008270:	f7fe f976 	bl	8006560 <disk_status>
 8008274:	07c1      	lsls	r1, r0, #31
 8008276:	d4f6      	bmi.n	8008266 <f_close+0x16>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008278:	7d23      	ldrb	r3, [r4, #20]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800827a:	6825      	ldr	r5, [r4, #0]
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800827c:	065a      	lsls	r2, r3, #25
 800827e:	d53c      	bpl.n	80082fa <f_close+0xaa>
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008280:	061b      	lsls	r3, r3, #24
 8008282:	d45d      	bmi.n	8008340 <f_close+0xf0>
			tm = GET_FATTIME();				/* Modified time */
 8008284:	f7fe f960 	bl	8006548 <get_fattime>
				res = move_window(fs, fp->dir_sect);
 8008288:	6a61      	ldr	r1, [r4, #36]	; 0x24
	if (sector != fs->winsect) {	/* Window offset changed? */
 800828a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800828c:	4299      	cmp	r1, r3
			tm = GET_FATTIME();				/* Modified time */
 800828e:	4606      	mov	r6, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008290:	d004      	beq.n	800829c <f_close+0x4c>
 8008292:	4628      	mov	r0, r5
 8008294:	f7fe fa40 	bl	8006718 <move_window.part.0>
				if (res == FR_OK) {
 8008298:	2800      	cmp	r0, #0
 800829a:	d1e5      	bne.n	8008268 <f_close+0x18>
					dir = fp->dir_ptr;
 800829c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800829e:	7ad3      	ldrb	r3, [r2, #11]
 80082a0:	f043 0320 	orr.w	r3, r3, #32
 80082a4:	72d3      	strb	r3, [r2, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80082a6:	68a3      	ldr	r3, [r4, #8]
 80082a8:	6821      	ldr	r1, [r4, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80082aa:	7693      	strb	r3, [r2, #26]
 80082ac:	f3c3 2007 	ubfx	r0, r3, #8, #8
	*ptr++ = (BYTE)val;
 80082b0:	76d0      	strb	r0, [r2, #27]
	if (fs->fs_type == FS_FAT32) {
 80082b2:	7809      	ldrb	r1, [r1, #0]
 80082b4:	2903      	cmp	r1, #3
 80082b6:	d103      	bne.n	80082c0 <f_close+0x70>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80082b8:	0c1b      	lsrs	r3, r3, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80082ba:	7513      	strb	r3, [r2, #20]
 80082bc:	0a1b      	lsrs	r3, r3, #8
	*ptr++ = (BYTE)val;
 80082be:	7553      	strb	r3, [r2, #21]
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80082c0:	68e3      	ldr	r3, [r4, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 80082c2:	7713      	strb	r3, [r2, #28]
 80082c4:	0a19      	lsrs	r1, r3, #8
	*ptr++ = (BYTE)val; val >>= 8;
 80082c6:	7751      	strb	r1, [r2, #29]
 80082c8:	0c19      	lsrs	r1, r3, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80082ca:	0e1b      	lsrs	r3, r3, #24
	*ptr++ = (BYTE)val;
 80082cc:	77d3      	strb	r3, [r2, #31]
	*ptr++ = (BYTE)val; val >>= 8;
 80082ce:	0a33      	lsrs	r3, r6, #8
	*ptr++ = (BYTE)val; val >>= 8;
 80082d0:	75d3      	strb	r3, [r2, #23]
 80082d2:	0c33      	lsrs	r3, r6, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80082d4:	7613      	strb	r3, [r2, #24]
	*ptr++ = (BYTE)val; val >>= 8;
 80082d6:	2300      	movs	r3, #0
	*ptr++ = (BYTE)val; val >>= 8;
 80082d8:	7596      	strb	r6, [r2, #22]
	*ptr++ = (BYTE)val; val >>= 8;
 80082da:	8253      	strh	r3, [r2, #18]
	*ptr++ = (BYTE)val; val >>= 8;
 80082dc:	0e36      	lsrs	r6, r6, #24
					fs->wflag = 1;
 80082de:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 80082e0:	7791      	strb	r1, [r2, #30]
	*ptr++ = (BYTE)val;
 80082e2:	7656      	strb	r6, [r2, #25]
					res = sync_fs(fs);					/* Restore it to the directory */
 80082e4:	4628      	mov	r0, r5
					fs->wflag = 1;
 80082e6:	70eb      	strb	r3, [r5, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80082e8:	f7fe fd18 	bl	8006d1c <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 80082ec:	7d23      	ldrb	r3, [r4, #20]
 80082ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082f2:	7523      	strb	r3, [r4, #20]
	if (res == FR_OK)
 80082f4:	2800      	cmp	r0, #0
 80082f6:	d1b7      	bne.n	8008268 <f_close+0x18>
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80082f8:	6825      	ldr	r5, [r4, #0]
 80082fa:	2d00      	cmp	r5, #0
 80082fc:	d0b3      	beq.n	8008266 <f_close+0x16>
 80082fe:	782b      	ldrb	r3, [r5, #0]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d0b0      	beq.n	8008266 <f_close+0x16>
 8008304:	88a2      	ldrh	r2, [r4, #4]
 8008306:	88eb      	ldrh	r3, [r5, #6]
 8008308:	429a      	cmp	r2, r3
 800830a:	d1ac      	bne.n	8008266 <f_close+0x16>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800830c:	7868      	ldrb	r0, [r5, #1]
 800830e:	f7fe f927 	bl	8006560 <disk_status>
 8008312:	f010 0001 	ands.w	r0, r0, #1
 8008316:	d1a6      	bne.n	8008266 <f_close+0x16>
	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008318:	6923      	ldr	r3, [r4, #16]
 800831a:	3b01      	subs	r3, #1
 800831c:	2b01      	cmp	r3, #1
 800831e:	d81c      	bhi.n	800835a <f_close+0x10a>
		n = Files[i].ctr;
 8008320:	4912      	ldr	r1, [pc, #72]	; (800836c <f_close+0x11c>)
 8008322:	011d      	lsls	r5, r3, #4
 8008324:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8008328:	899a      	ldrh	r2, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800832a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800832e:	d016      	beq.n	800835e <f_close+0x10e>
		if (n > 0) n--;				/* Decrement read mode open count */
 8008330:	b1b2      	cbz	r2, 8008360 <f_close+0x110>
 8008332:	3a01      	subs	r2, #1
 8008334:	b292      	uxth	r2, r2
		Files[i].ctr = n;
 8008336:	819a      	strh	r2, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008338:	b192      	cbz	r2, 8008360 <f_close+0x110>
				fp->obj.fs = 0;			/* Invalidate file object */
 800833a:	2300      	movs	r3, #0
 800833c:	6023      	str	r3, [r4, #0]
}
 800833e:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008340:	6a22      	ldr	r2, [r4, #32]
 8008342:	7868      	ldrb	r0, [r5, #1]
 8008344:	2301      	movs	r3, #1
 8008346:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800834a:	f7fe f931 	bl	80065b0 <disk_write>
 800834e:	b950      	cbnz	r0, 8008366 <f_close+0x116>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008350:	7d23      	ldrb	r3, [r4, #20]
 8008352:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008356:	7523      	strb	r3, [r4, #20]
 8008358:	e794      	b.n	8008284 <f_close+0x34>
		res = FR_INT_ERR;			/* Invalid index nunber */
 800835a:	2002      	movs	r0, #2
}
 800835c:	bd70      	pop	{r4, r5, r6, pc}
		Files[i].ctr = n;
 800835e:	8198      	strh	r0, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008360:	2300      	movs	r3, #0
 8008362:	514b      	str	r3, [r1, r5]
			if (res == FR_OK)
 8008364:	e7e9      	b.n	800833a <f_close+0xea>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008366:	2001      	movs	r0, #1
}
 8008368:	bd70      	pop	{r4, r5, r6, pc}
 800836a:	bf00      	nop
 800836c:	20003140 	.word	0x20003140

08008370 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008370:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 8008372:	4b10      	ldr	r3, [pc, #64]	; (80083b4 <FATFS_LinkDriver+0x44>)
 8008374:	7a5c      	ldrb	r4, [r3, #9]
 8008376:	b9cc      	cbnz	r4, 80083ac <FATFS_LinkDriver+0x3c>
 8008378:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 800837a:	f004 00ff 	and.w	r0, r4, #255	; 0xff
 800837e:	7a5c      	ldrb	r4, [r3, #9]
 8008380:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 8008382:	7a5c      	ldrb	r4, [r3, #9]
 8008384:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008388:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 800838a:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 800838c:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 800838e:	441c      	add	r4, r3
 8008390:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 8008392:	1c54      	adds	r4, r2, #1
 8008394:	b2e4      	uxtb	r4, r4
 8008396:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 8008398:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 800839a:	243a      	movs	r4, #58	; 0x3a
    path[2] = '/';
 800839c:	232f      	movs	r3, #47	; 0x2f
    path[1] = ':';
 800839e:	704c      	strb	r4, [r1, #1]
    path[0] = DiskNum + '0';
 80083a0:	700a      	strb	r2, [r1, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 80083a2:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 80083a6:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 80083a8:	70c8      	strb	r0, [r1, #3]
}
 80083aa:	4770      	bx	lr
  uint8_t ret = 1;
 80083ac:	2001      	movs	r0, #1
}
 80083ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083b2:	4770      	bx	lr
 80083b4:	20003164 	.word	0x20003164

080083b8 <__errno>:
 80083b8:	4b01      	ldr	r3, [pc, #4]	; (80083c0 <__errno+0x8>)
 80083ba:	6818      	ldr	r0, [r3, #0]
 80083bc:	4770      	bx	lr
 80083be:	bf00      	nop
 80083c0:	20000028 	.word	0x20000028

080083c4 <__libc_init_array>:
 80083c4:	b570      	push	{r4, r5, r6, lr}
 80083c6:	4d0d      	ldr	r5, [pc, #52]	; (80083fc <__libc_init_array+0x38>)
 80083c8:	4c0d      	ldr	r4, [pc, #52]	; (8008400 <__libc_init_array+0x3c>)
 80083ca:	1b64      	subs	r4, r4, r5
 80083cc:	10a4      	asrs	r4, r4, #2
 80083ce:	2600      	movs	r6, #0
 80083d0:	42a6      	cmp	r6, r4
 80083d2:	d109      	bne.n	80083e8 <__libc_init_array+0x24>
 80083d4:	4d0b      	ldr	r5, [pc, #44]	; (8008404 <__libc_init_array+0x40>)
 80083d6:	4c0c      	ldr	r4, [pc, #48]	; (8008408 <__libc_init_array+0x44>)
 80083d8:	f002 fdd4 	bl	800af84 <_init>
 80083dc:	1b64      	subs	r4, r4, r5
 80083de:	10a4      	asrs	r4, r4, #2
 80083e0:	2600      	movs	r6, #0
 80083e2:	42a6      	cmp	r6, r4
 80083e4:	d105      	bne.n	80083f2 <__libc_init_array+0x2e>
 80083e6:	bd70      	pop	{r4, r5, r6, pc}
 80083e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80083ec:	4798      	blx	r3
 80083ee:	3601      	adds	r6, #1
 80083f0:	e7ee      	b.n	80083d0 <__libc_init_array+0xc>
 80083f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80083f6:	4798      	blx	r3
 80083f8:	3601      	adds	r6, #1
 80083fa:	e7f2      	b.n	80083e2 <__libc_init_array+0x1e>
 80083fc:	0800b6a4 	.word	0x0800b6a4
 8008400:	0800b6a4 	.word	0x0800b6a4
 8008404:	0800b6a4 	.word	0x0800b6a4
 8008408:	0800b6a8 	.word	0x0800b6a8

0800840c <malloc>:
 800840c:	4b02      	ldr	r3, [pc, #8]	; (8008418 <malloc+0xc>)
 800840e:	4601      	mov	r1, r0
 8008410:	6818      	ldr	r0, [r3, #0]
 8008412:	f000 b87f 	b.w	8008514 <_malloc_r>
 8008416:	bf00      	nop
 8008418:	20000028 	.word	0x20000028

0800841c <free>:
 800841c:	4b02      	ldr	r3, [pc, #8]	; (8008428 <free+0xc>)
 800841e:	4601      	mov	r1, r0
 8008420:	6818      	ldr	r0, [r3, #0]
 8008422:	f000 b80b 	b.w	800843c <_free_r>
 8008426:	bf00      	nop
 8008428:	20000028 	.word	0x20000028

0800842c <memset>:
 800842c:	4402      	add	r2, r0
 800842e:	4603      	mov	r3, r0
 8008430:	4293      	cmp	r3, r2
 8008432:	d100      	bne.n	8008436 <memset+0xa>
 8008434:	4770      	bx	lr
 8008436:	f803 1b01 	strb.w	r1, [r3], #1
 800843a:	e7f9      	b.n	8008430 <memset+0x4>

0800843c <_free_r>:
 800843c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800843e:	2900      	cmp	r1, #0
 8008440:	d044      	beq.n	80084cc <_free_r+0x90>
 8008442:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008446:	9001      	str	r0, [sp, #4]
 8008448:	2b00      	cmp	r3, #0
 800844a:	f1a1 0404 	sub.w	r4, r1, #4
 800844e:	bfb8      	it	lt
 8008450:	18e4      	addlt	r4, r4, r3
 8008452:	f001 ff51 	bl	800a2f8 <__malloc_lock>
 8008456:	4a1e      	ldr	r2, [pc, #120]	; (80084d0 <_free_r+0x94>)
 8008458:	9801      	ldr	r0, [sp, #4]
 800845a:	6813      	ldr	r3, [r2, #0]
 800845c:	b933      	cbnz	r3, 800846c <_free_r+0x30>
 800845e:	6063      	str	r3, [r4, #4]
 8008460:	6014      	str	r4, [r2, #0]
 8008462:	b003      	add	sp, #12
 8008464:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008468:	f001 bf4c 	b.w	800a304 <__malloc_unlock>
 800846c:	42a3      	cmp	r3, r4
 800846e:	d908      	bls.n	8008482 <_free_r+0x46>
 8008470:	6825      	ldr	r5, [r4, #0]
 8008472:	1961      	adds	r1, r4, r5
 8008474:	428b      	cmp	r3, r1
 8008476:	bf01      	itttt	eq
 8008478:	6819      	ldreq	r1, [r3, #0]
 800847a:	685b      	ldreq	r3, [r3, #4]
 800847c:	1949      	addeq	r1, r1, r5
 800847e:	6021      	streq	r1, [r4, #0]
 8008480:	e7ed      	b.n	800845e <_free_r+0x22>
 8008482:	461a      	mov	r2, r3
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	b10b      	cbz	r3, 800848c <_free_r+0x50>
 8008488:	42a3      	cmp	r3, r4
 800848a:	d9fa      	bls.n	8008482 <_free_r+0x46>
 800848c:	6811      	ldr	r1, [r2, #0]
 800848e:	1855      	adds	r5, r2, r1
 8008490:	42a5      	cmp	r5, r4
 8008492:	d10b      	bne.n	80084ac <_free_r+0x70>
 8008494:	6824      	ldr	r4, [r4, #0]
 8008496:	4421      	add	r1, r4
 8008498:	1854      	adds	r4, r2, r1
 800849a:	42a3      	cmp	r3, r4
 800849c:	6011      	str	r1, [r2, #0]
 800849e:	d1e0      	bne.n	8008462 <_free_r+0x26>
 80084a0:	681c      	ldr	r4, [r3, #0]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	6053      	str	r3, [r2, #4]
 80084a6:	4421      	add	r1, r4
 80084a8:	6011      	str	r1, [r2, #0]
 80084aa:	e7da      	b.n	8008462 <_free_r+0x26>
 80084ac:	d902      	bls.n	80084b4 <_free_r+0x78>
 80084ae:	230c      	movs	r3, #12
 80084b0:	6003      	str	r3, [r0, #0]
 80084b2:	e7d6      	b.n	8008462 <_free_r+0x26>
 80084b4:	6825      	ldr	r5, [r4, #0]
 80084b6:	1961      	adds	r1, r4, r5
 80084b8:	428b      	cmp	r3, r1
 80084ba:	bf04      	itt	eq
 80084bc:	6819      	ldreq	r1, [r3, #0]
 80084be:	685b      	ldreq	r3, [r3, #4]
 80084c0:	6063      	str	r3, [r4, #4]
 80084c2:	bf04      	itt	eq
 80084c4:	1949      	addeq	r1, r1, r5
 80084c6:	6021      	streq	r1, [r4, #0]
 80084c8:	6054      	str	r4, [r2, #4]
 80084ca:	e7ca      	b.n	8008462 <_free_r+0x26>
 80084cc:	b003      	add	sp, #12
 80084ce:	bd30      	pop	{r4, r5, pc}
 80084d0:	20003170 	.word	0x20003170

080084d4 <sbrk_aligned>:
 80084d4:	b570      	push	{r4, r5, r6, lr}
 80084d6:	4e0e      	ldr	r6, [pc, #56]	; (8008510 <sbrk_aligned+0x3c>)
 80084d8:	460c      	mov	r4, r1
 80084da:	6831      	ldr	r1, [r6, #0]
 80084dc:	4605      	mov	r5, r0
 80084de:	b911      	cbnz	r1, 80084e6 <sbrk_aligned+0x12>
 80084e0:	f000 fd84 	bl	8008fec <_sbrk_r>
 80084e4:	6030      	str	r0, [r6, #0]
 80084e6:	4621      	mov	r1, r4
 80084e8:	4628      	mov	r0, r5
 80084ea:	f000 fd7f 	bl	8008fec <_sbrk_r>
 80084ee:	1c43      	adds	r3, r0, #1
 80084f0:	d00a      	beq.n	8008508 <sbrk_aligned+0x34>
 80084f2:	1cc4      	adds	r4, r0, #3
 80084f4:	f024 0403 	bic.w	r4, r4, #3
 80084f8:	42a0      	cmp	r0, r4
 80084fa:	d007      	beq.n	800850c <sbrk_aligned+0x38>
 80084fc:	1a21      	subs	r1, r4, r0
 80084fe:	4628      	mov	r0, r5
 8008500:	f000 fd74 	bl	8008fec <_sbrk_r>
 8008504:	3001      	adds	r0, #1
 8008506:	d101      	bne.n	800850c <sbrk_aligned+0x38>
 8008508:	f04f 34ff 	mov.w	r4, #4294967295
 800850c:	4620      	mov	r0, r4
 800850e:	bd70      	pop	{r4, r5, r6, pc}
 8008510:	20003174 	.word	0x20003174

08008514 <_malloc_r>:
 8008514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008518:	1ccd      	adds	r5, r1, #3
 800851a:	f025 0503 	bic.w	r5, r5, #3
 800851e:	3508      	adds	r5, #8
 8008520:	2d0c      	cmp	r5, #12
 8008522:	bf38      	it	cc
 8008524:	250c      	movcc	r5, #12
 8008526:	2d00      	cmp	r5, #0
 8008528:	4607      	mov	r7, r0
 800852a:	db01      	blt.n	8008530 <_malloc_r+0x1c>
 800852c:	42a9      	cmp	r1, r5
 800852e:	d905      	bls.n	800853c <_malloc_r+0x28>
 8008530:	230c      	movs	r3, #12
 8008532:	603b      	str	r3, [r7, #0]
 8008534:	2600      	movs	r6, #0
 8008536:	4630      	mov	r0, r6
 8008538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800853c:	4e2e      	ldr	r6, [pc, #184]	; (80085f8 <_malloc_r+0xe4>)
 800853e:	f001 fedb 	bl	800a2f8 <__malloc_lock>
 8008542:	6833      	ldr	r3, [r6, #0]
 8008544:	461c      	mov	r4, r3
 8008546:	bb34      	cbnz	r4, 8008596 <_malloc_r+0x82>
 8008548:	4629      	mov	r1, r5
 800854a:	4638      	mov	r0, r7
 800854c:	f7ff ffc2 	bl	80084d4 <sbrk_aligned>
 8008550:	1c43      	adds	r3, r0, #1
 8008552:	4604      	mov	r4, r0
 8008554:	d14d      	bne.n	80085f2 <_malloc_r+0xde>
 8008556:	6834      	ldr	r4, [r6, #0]
 8008558:	4626      	mov	r6, r4
 800855a:	2e00      	cmp	r6, #0
 800855c:	d140      	bne.n	80085e0 <_malloc_r+0xcc>
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	4631      	mov	r1, r6
 8008562:	4638      	mov	r0, r7
 8008564:	eb04 0803 	add.w	r8, r4, r3
 8008568:	f000 fd40 	bl	8008fec <_sbrk_r>
 800856c:	4580      	cmp	r8, r0
 800856e:	d13a      	bne.n	80085e6 <_malloc_r+0xd2>
 8008570:	6821      	ldr	r1, [r4, #0]
 8008572:	3503      	adds	r5, #3
 8008574:	1a6d      	subs	r5, r5, r1
 8008576:	f025 0503 	bic.w	r5, r5, #3
 800857a:	3508      	adds	r5, #8
 800857c:	2d0c      	cmp	r5, #12
 800857e:	bf38      	it	cc
 8008580:	250c      	movcc	r5, #12
 8008582:	4629      	mov	r1, r5
 8008584:	4638      	mov	r0, r7
 8008586:	f7ff ffa5 	bl	80084d4 <sbrk_aligned>
 800858a:	3001      	adds	r0, #1
 800858c:	d02b      	beq.n	80085e6 <_malloc_r+0xd2>
 800858e:	6823      	ldr	r3, [r4, #0]
 8008590:	442b      	add	r3, r5
 8008592:	6023      	str	r3, [r4, #0]
 8008594:	e00e      	b.n	80085b4 <_malloc_r+0xa0>
 8008596:	6822      	ldr	r2, [r4, #0]
 8008598:	1b52      	subs	r2, r2, r5
 800859a:	d41e      	bmi.n	80085da <_malloc_r+0xc6>
 800859c:	2a0b      	cmp	r2, #11
 800859e:	d916      	bls.n	80085ce <_malloc_r+0xba>
 80085a0:	1961      	adds	r1, r4, r5
 80085a2:	42a3      	cmp	r3, r4
 80085a4:	6025      	str	r5, [r4, #0]
 80085a6:	bf18      	it	ne
 80085a8:	6059      	strne	r1, [r3, #4]
 80085aa:	6863      	ldr	r3, [r4, #4]
 80085ac:	bf08      	it	eq
 80085ae:	6031      	streq	r1, [r6, #0]
 80085b0:	5162      	str	r2, [r4, r5]
 80085b2:	604b      	str	r3, [r1, #4]
 80085b4:	4638      	mov	r0, r7
 80085b6:	f104 060b 	add.w	r6, r4, #11
 80085ba:	f001 fea3 	bl	800a304 <__malloc_unlock>
 80085be:	f026 0607 	bic.w	r6, r6, #7
 80085c2:	1d23      	adds	r3, r4, #4
 80085c4:	1af2      	subs	r2, r6, r3
 80085c6:	d0b6      	beq.n	8008536 <_malloc_r+0x22>
 80085c8:	1b9b      	subs	r3, r3, r6
 80085ca:	50a3      	str	r3, [r4, r2]
 80085cc:	e7b3      	b.n	8008536 <_malloc_r+0x22>
 80085ce:	6862      	ldr	r2, [r4, #4]
 80085d0:	42a3      	cmp	r3, r4
 80085d2:	bf0c      	ite	eq
 80085d4:	6032      	streq	r2, [r6, #0]
 80085d6:	605a      	strne	r2, [r3, #4]
 80085d8:	e7ec      	b.n	80085b4 <_malloc_r+0xa0>
 80085da:	4623      	mov	r3, r4
 80085dc:	6864      	ldr	r4, [r4, #4]
 80085de:	e7b2      	b.n	8008546 <_malloc_r+0x32>
 80085e0:	4634      	mov	r4, r6
 80085e2:	6876      	ldr	r6, [r6, #4]
 80085e4:	e7b9      	b.n	800855a <_malloc_r+0x46>
 80085e6:	230c      	movs	r3, #12
 80085e8:	603b      	str	r3, [r7, #0]
 80085ea:	4638      	mov	r0, r7
 80085ec:	f001 fe8a 	bl	800a304 <__malloc_unlock>
 80085f0:	e7a1      	b.n	8008536 <_malloc_r+0x22>
 80085f2:	6025      	str	r5, [r4, #0]
 80085f4:	e7de      	b.n	80085b4 <_malloc_r+0xa0>
 80085f6:	bf00      	nop
 80085f8:	20003170 	.word	0x20003170

080085fc <__cvt>:
 80085fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008600:	ec55 4b10 	vmov	r4, r5, d0
 8008604:	2d00      	cmp	r5, #0
 8008606:	460e      	mov	r6, r1
 8008608:	4619      	mov	r1, r3
 800860a:	462b      	mov	r3, r5
 800860c:	bfbb      	ittet	lt
 800860e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008612:	461d      	movlt	r5, r3
 8008614:	2300      	movge	r3, #0
 8008616:	232d      	movlt	r3, #45	; 0x2d
 8008618:	700b      	strb	r3, [r1, #0]
 800861a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800861c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008620:	4691      	mov	r9, r2
 8008622:	f023 0820 	bic.w	r8, r3, #32
 8008626:	bfbc      	itt	lt
 8008628:	4622      	movlt	r2, r4
 800862a:	4614      	movlt	r4, r2
 800862c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008630:	d005      	beq.n	800863e <__cvt+0x42>
 8008632:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008636:	d100      	bne.n	800863a <__cvt+0x3e>
 8008638:	3601      	adds	r6, #1
 800863a:	2102      	movs	r1, #2
 800863c:	e000      	b.n	8008640 <__cvt+0x44>
 800863e:	2103      	movs	r1, #3
 8008640:	ab03      	add	r3, sp, #12
 8008642:	9301      	str	r3, [sp, #4]
 8008644:	ab02      	add	r3, sp, #8
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	ec45 4b10 	vmov	d0, r4, r5
 800864c:	4653      	mov	r3, sl
 800864e:	4632      	mov	r2, r6
 8008650:	f000 fe32 	bl	80092b8 <_dtoa_r>
 8008654:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008658:	4607      	mov	r7, r0
 800865a:	d102      	bne.n	8008662 <__cvt+0x66>
 800865c:	f019 0f01 	tst.w	r9, #1
 8008660:	d022      	beq.n	80086a8 <__cvt+0xac>
 8008662:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008666:	eb07 0906 	add.w	r9, r7, r6
 800866a:	d110      	bne.n	800868e <__cvt+0x92>
 800866c:	783b      	ldrb	r3, [r7, #0]
 800866e:	2b30      	cmp	r3, #48	; 0x30
 8008670:	d10a      	bne.n	8008688 <__cvt+0x8c>
 8008672:	2200      	movs	r2, #0
 8008674:	2300      	movs	r3, #0
 8008676:	4620      	mov	r0, r4
 8008678:	4629      	mov	r1, r5
 800867a:	f7f8 fa2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800867e:	b918      	cbnz	r0, 8008688 <__cvt+0x8c>
 8008680:	f1c6 0601 	rsb	r6, r6, #1
 8008684:	f8ca 6000 	str.w	r6, [sl]
 8008688:	f8da 3000 	ldr.w	r3, [sl]
 800868c:	4499      	add	r9, r3
 800868e:	2200      	movs	r2, #0
 8008690:	2300      	movs	r3, #0
 8008692:	4620      	mov	r0, r4
 8008694:	4629      	mov	r1, r5
 8008696:	f7f8 fa1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800869a:	b108      	cbz	r0, 80086a0 <__cvt+0xa4>
 800869c:	f8cd 900c 	str.w	r9, [sp, #12]
 80086a0:	2230      	movs	r2, #48	; 0x30
 80086a2:	9b03      	ldr	r3, [sp, #12]
 80086a4:	454b      	cmp	r3, r9
 80086a6:	d307      	bcc.n	80086b8 <__cvt+0xbc>
 80086a8:	9b03      	ldr	r3, [sp, #12]
 80086aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086ac:	1bdb      	subs	r3, r3, r7
 80086ae:	4638      	mov	r0, r7
 80086b0:	6013      	str	r3, [r2, #0]
 80086b2:	b004      	add	sp, #16
 80086b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b8:	1c59      	adds	r1, r3, #1
 80086ba:	9103      	str	r1, [sp, #12]
 80086bc:	701a      	strb	r2, [r3, #0]
 80086be:	e7f0      	b.n	80086a2 <__cvt+0xa6>

080086c0 <__exponent>:
 80086c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086c2:	4603      	mov	r3, r0
 80086c4:	2900      	cmp	r1, #0
 80086c6:	bfb8      	it	lt
 80086c8:	4249      	neglt	r1, r1
 80086ca:	f803 2b02 	strb.w	r2, [r3], #2
 80086ce:	bfb4      	ite	lt
 80086d0:	222d      	movlt	r2, #45	; 0x2d
 80086d2:	222b      	movge	r2, #43	; 0x2b
 80086d4:	2909      	cmp	r1, #9
 80086d6:	7042      	strb	r2, [r0, #1]
 80086d8:	dd2a      	ble.n	8008730 <__exponent+0x70>
 80086da:	f10d 0407 	add.w	r4, sp, #7
 80086de:	46a4      	mov	ip, r4
 80086e0:	270a      	movs	r7, #10
 80086e2:	46a6      	mov	lr, r4
 80086e4:	460a      	mov	r2, r1
 80086e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80086ea:	fb07 1516 	mls	r5, r7, r6, r1
 80086ee:	3530      	adds	r5, #48	; 0x30
 80086f0:	2a63      	cmp	r2, #99	; 0x63
 80086f2:	f104 34ff 	add.w	r4, r4, #4294967295
 80086f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80086fa:	4631      	mov	r1, r6
 80086fc:	dcf1      	bgt.n	80086e2 <__exponent+0x22>
 80086fe:	3130      	adds	r1, #48	; 0x30
 8008700:	f1ae 0502 	sub.w	r5, lr, #2
 8008704:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008708:	1c44      	adds	r4, r0, #1
 800870a:	4629      	mov	r1, r5
 800870c:	4561      	cmp	r1, ip
 800870e:	d30a      	bcc.n	8008726 <__exponent+0x66>
 8008710:	f10d 0209 	add.w	r2, sp, #9
 8008714:	eba2 020e 	sub.w	r2, r2, lr
 8008718:	4565      	cmp	r5, ip
 800871a:	bf88      	it	hi
 800871c:	2200      	movhi	r2, #0
 800871e:	4413      	add	r3, r2
 8008720:	1a18      	subs	r0, r3, r0
 8008722:	b003      	add	sp, #12
 8008724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008726:	f811 2b01 	ldrb.w	r2, [r1], #1
 800872a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800872e:	e7ed      	b.n	800870c <__exponent+0x4c>
 8008730:	2330      	movs	r3, #48	; 0x30
 8008732:	3130      	adds	r1, #48	; 0x30
 8008734:	7083      	strb	r3, [r0, #2]
 8008736:	70c1      	strb	r1, [r0, #3]
 8008738:	1d03      	adds	r3, r0, #4
 800873a:	e7f1      	b.n	8008720 <__exponent+0x60>

0800873c <_printf_float>:
 800873c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008740:	ed2d 8b02 	vpush	{d8}
 8008744:	b08d      	sub	sp, #52	; 0x34
 8008746:	460c      	mov	r4, r1
 8008748:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800874c:	4616      	mov	r6, r2
 800874e:	461f      	mov	r7, r3
 8008750:	4605      	mov	r5, r0
 8008752:	f001 fd57 	bl	800a204 <_localeconv_r>
 8008756:	f8d0 a000 	ldr.w	sl, [r0]
 800875a:	4650      	mov	r0, sl
 800875c:	f7f7 fd40 	bl	80001e0 <strlen>
 8008760:	2300      	movs	r3, #0
 8008762:	930a      	str	r3, [sp, #40]	; 0x28
 8008764:	6823      	ldr	r3, [r4, #0]
 8008766:	9305      	str	r3, [sp, #20]
 8008768:	f8d8 3000 	ldr.w	r3, [r8]
 800876c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008770:	3307      	adds	r3, #7
 8008772:	f023 0307 	bic.w	r3, r3, #7
 8008776:	f103 0208 	add.w	r2, r3, #8
 800877a:	f8c8 2000 	str.w	r2, [r8]
 800877e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008782:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008786:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800878a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800878e:	9307      	str	r3, [sp, #28]
 8008790:	f8cd 8018 	str.w	r8, [sp, #24]
 8008794:	ee08 0a10 	vmov	s16, r0
 8008798:	4b9f      	ldr	r3, [pc, #636]	; (8008a18 <_printf_float+0x2dc>)
 800879a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800879e:	f04f 32ff 	mov.w	r2, #4294967295
 80087a2:	f7f8 f9cb 	bl	8000b3c <__aeabi_dcmpun>
 80087a6:	bb88      	cbnz	r0, 800880c <_printf_float+0xd0>
 80087a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087ac:	4b9a      	ldr	r3, [pc, #616]	; (8008a18 <_printf_float+0x2dc>)
 80087ae:	f04f 32ff 	mov.w	r2, #4294967295
 80087b2:	f7f8 f9a5 	bl	8000b00 <__aeabi_dcmple>
 80087b6:	bb48      	cbnz	r0, 800880c <_printf_float+0xd0>
 80087b8:	2200      	movs	r2, #0
 80087ba:	2300      	movs	r3, #0
 80087bc:	4640      	mov	r0, r8
 80087be:	4649      	mov	r1, r9
 80087c0:	f7f8 f994 	bl	8000aec <__aeabi_dcmplt>
 80087c4:	b110      	cbz	r0, 80087cc <_printf_float+0x90>
 80087c6:	232d      	movs	r3, #45	; 0x2d
 80087c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087cc:	4b93      	ldr	r3, [pc, #588]	; (8008a1c <_printf_float+0x2e0>)
 80087ce:	4894      	ldr	r0, [pc, #592]	; (8008a20 <_printf_float+0x2e4>)
 80087d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80087d4:	bf94      	ite	ls
 80087d6:	4698      	movls	r8, r3
 80087d8:	4680      	movhi	r8, r0
 80087da:	2303      	movs	r3, #3
 80087dc:	6123      	str	r3, [r4, #16]
 80087de:	9b05      	ldr	r3, [sp, #20]
 80087e0:	f023 0204 	bic.w	r2, r3, #4
 80087e4:	6022      	str	r2, [r4, #0]
 80087e6:	f04f 0900 	mov.w	r9, #0
 80087ea:	9700      	str	r7, [sp, #0]
 80087ec:	4633      	mov	r3, r6
 80087ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80087f0:	4621      	mov	r1, r4
 80087f2:	4628      	mov	r0, r5
 80087f4:	f000 f9d8 	bl	8008ba8 <_printf_common>
 80087f8:	3001      	adds	r0, #1
 80087fa:	f040 8090 	bne.w	800891e <_printf_float+0x1e2>
 80087fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008802:	b00d      	add	sp, #52	; 0x34
 8008804:	ecbd 8b02 	vpop	{d8}
 8008808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800880c:	4642      	mov	r2, r8
 800880e:	464b      	mov	r3, r9
 8008810:	4640      	mov	r0, r8
 8008812:	4649      	mov	r1, r9
 8008814:	f7f8 f992 	bl	8000b3c <__aeabi_dcmpun>
 8008818:	b140      	cbz	r0, 800882c <_printf_float+0xf0>
 800881a:	464b      	mov	r3, r9
 800881c:	2b00      	cmp	r3, #0
 800881e:	bfbc      	itt	lt
 8008820:	232d      	movlt	r3, #45	; 0x2d
 8008822:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008826:	487f      	ldr	r0, [pc, #508]	; (8008a24 <_printf_float+0x2e8>)
 8008828:	4b7f      	ldr	r3, [pc, #508]	; (8008a28 <_printf_float+0x2ec>)
 800882a:	e7d1      	b.n	80087d0 <_printf_float+0x94>
 800882c:	6863      	ldr	r3, [r4, #4]
 800882e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008832:	9206      	str	r2, [sp, #24]
 8008834:	1c5a      	adds	r2, r3, #1
 8008836:	d13f      	bne.n	80088b8 <_printf_float+0x17c>
 8008838:	2306      	movs	r3, #6
 800883a:	6063      	str	r3, [r4, #4]
 800883c:	9b05      	ldr	r3, [sp, #20]
 800883e:	6861      	ldr	r1, [r4, #4]
 8008840:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008844:	2300      	movs	r3, #0
 8008846:	9303      	str	r3, [sp, #12]
 8008848:	ab0a      	add	r3, sp, #40	; 0x28
 800884a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800884e:	ab09      	add	r3, sp, #36	; 0x24
 8008850:	ec49 8b10 	vmov	d0, r8, r9
 8008854:	9300      	str	r3, [sp, #0]
 8008856:	6022      	str	r2, [r4, #0]
 8008858:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800885c:	4628      	mov	r0, r5
 800885e:	f7ff fecd 	bl	80085fc <__cvt>
 8008862:	9b06      	ldr	r3, [sp, #24]
 8008864:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008866:	2b47      	cmp	r3, #71	; 0x47
 8008868:	4680      	mov	r8, r0
 800886a:	d108      	bne.n	800887e <_printf_float+0x142>
 800886c:	1cc8      	adds	r0, r1, #3
 800886e:	db02      	blt.n	8008876 <_printf_float+0x13a>
 8008870:	6863      	ldr	r3, [r4, #4]
 8008872:	4299      	cmp	r1, r3
 8008874:	dd41      	ble.n	80088fa <_printf_float+0x1be>
 8008876:	f1ab 0b02 	sub.w	fp, fp, #2
 800887a:	fa5f fb8b 	uxtb.w	fp, fp
 800887e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008882:	d820      	bhi.n	80088c6 <_printf_float+0x18a>
 8008884:	3901      	subs	r1, #1
 8008886:	465a      	mov	r2, fp
 8008888:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800888c:	9109      	str	r1, [sp, #36]	; 0x24
 800888e:	f7ff ff17 	bl	80086c0 <__exponent>
 8008892:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008894:	1813      	adds	r3, r2, r0
 8008896:	2a01      	cmp	r2, #1
 8008898:	4681      	mov	r9, r0
 800889a:	6123      	str	r3, [r4, #16]
 800889c:	dc02      	bgt.n	80088a4 <_printf_float+0x168>
 800889e:	6822      	ldr	r2, [r4, #0]
 80088a0:	07d2      	lsls	r2, r2, #31
 80088a2:	d501      	bpl.n	80088a8 <_printf_float+0x16c>
 80088a4:	3301      	adds	r3, #1
 80088a6:	6123      	str	r3, [r4, #16]
 80088a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d09c      	beq.n	80087ea <_printf_float+0xae>
 80088b0:	232d      	movs	r3, #45	; 0x2d
 80088b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088b6:	e798      	b.n	80087ea <_printf_float+0xae>
 80088b8:	9a06      	ldr	r2, [sp, #24]
 80088ba:	2a47      	cmp	r2, #71	; 0x47
 80088bc:	d1be      	bne.n	800883c <_printf_float+0x100>
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1bc      	bne.n	800883c <_printf_float+0x100>
 80088c2:	2301      	movs	r3, #1
 80088c4:	e7b9      	b.n	800883a <_printf_float+0xfe>
 80088c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80088ca:	d118      	bne.n	80088fe <_printf_float+0x1c2>
 80088cc:	2900      	cmp	r1, #0
 80088ce:	6863      	ldr	r3, [r4, #4]
 80088d0:	dd0b      	ble.n	80088ea <_printf_float+0x1ae>
 80088d2:	6121      	str	r1, [r4, #16]
 80088d4:	b913      	cbnz	r3, 80088dc <_printf_float+0x1a0>
 80088d6:	6822      	ldr	r2, [r4, #0]
 80088d8:	07d0      	lsls	r0, r2, #31
 80088da:	d502      	bpl.n	80088e2 <_printf_float+0x1a6>
 80088dc:	3301      	adds	r3, #1
 80088de:	440b      	add	r3, r1
 80088e0:	6123      	str	r3, [r4, #16]
 80088e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80088e4:	f04f 0900 	mov.w	r9, #0
 80088e8:	e7de      	b.n	80088a8 <_printf_float+0x16c>
 80088ea:	b913      	cbnz	r3, 80088f2 <_printf_float+0x1b6>
 80088ec:	6822      	ldr	r2, [r4, #0]
 80088ee:	07d2      	lsls	r2, r2, #31
 80088f0:	d501      	bpl.n	80088f6 <_printf_float+0x1ba>
 80088f2:	3302      	adds	r3, #2
 80088f4:	e7f4      	b.n	80088e0 <_printf_float+0x1a4>
 80088f6:	2301      	movs	r3, #1
 80088f8:	e7f2      	b.n	80088e0 <_printf_float+0x1a4>
 80088fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80088fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008900:	4299      	cmp	r1, r3
 8008902:	db05      	blt.n	8008910 <_printf_float+0x1d4>
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	6121      	str	r1, [r4, #16]
 8008908:	07d8      	lsls	r0, r3, #31
 800890a:	d5ea      	bpl.n	80088e2 <_printf_float+0x1a6>
 800890c:	1c4b      	adds	r3, r1, #1
 800890e:	e7e7      	b.n	80088e0 <_printf_float+0x1a4>
 8008910:	2900      	cmp	r1, #0
 8008912:	bfd4      	ite	le
 8008914:	f1c1 0202 	rsble	r2, r1, #2
 8008918:	2201      	movgt	r2, #1
 800891a:	4413      	add	r3, r2
 800891c:	e7e0      	b.n	80088e0 <_printf_float+0x1a4>
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	055a      	lsls	r2, r3, #21
 8008922:	d407      	bmi.n	8008934 <_printf_float+0x1f8>
 8008924:	6923      	ldr	r3, [r4, #16]
 8008926:	4642      	mov	r2, r8
 8008928:	4631      	mov	r1, r6
 800892a:	4628      	mov	r0, r5
 800892c:	47b8      	blx	r7
 800892e:	3001      	adds	r0, #1
 8008930:	d12c      	bne.n	800898c <_printf_float+0x250>
 8008932:	e764      	b.n	80087fe <_printf_float+0xc2>
 8008934:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008938:	f240 80e0 	bls.w	8008afc <_printf_float+0x3c0>
 800893c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008940:	2200      	movs	r2, #0
 8008942:	2300      	movs	r3, #0
 8008944:	f7f8 f8c8 	bl	8000ad8 <__aeabi_dcmpeq>
 8008948:	2800      	cmp	r0, #0
 800894a:	d034      	beq.n	80089b6 <_printf_float+0x27a>
 800894c:	4a37      	ldr	r2, [pc, #220]	; (8008a2c <_printf_float+0x2f0>)
 800894e:	2301      	movs	r3, #1
 8008950:	4631      	mov	r1, r6
 8008952:	4628      	mov	r0, r5
 8008954:	47b8      	blx	r7
 8008956:	3001      	adds	r0, #1
 8008958:	f43f af51 	beq.w	80087fe <_printf_float+0xc2>
 800895c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008960:	429a      	cmp	r2, r3
 8008962:	db02      	blt.n	800896a <_printf_float+0x22e>
 8008964:	6823      	ldr	r3, [r4, #0]
 8008966:	07d8      	lsls	r0, r3, #31
 8008968:	d510      	bpl.n	800898c <_printf_float+0x250>
 800896a:	ee18 3a10 	vmov	r3, s16
 800896e:	4652      	mov	r2, sl
 8008970:	4631      	mov	r1, r6
 8008972:	4628      	mov	r0, r5
 8008974:	47b8      	blx	r7
 8008976:	3001      	adds	r0, #1
 8008978:	f43f af41 	beq.w	80087fe <_printf_float+0xc2>
 800897c:	f04f 0800 	mov.w	r8, #0
 8008980:	f104 091a 	add.w	r9, r4, #26
 8008984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008986:	3b01      	subs	r3, #1
 8008988:	4543      	cmp	r3, r8
 800898a:	dc09      	bgt.n	80089a0 <_printf_float+0x264>
 800898c:	6823      	ldr	r3, [r4, #0]
 800898e:	079b      	lsls	r3, r3, #30
 8008990:	f100 8105 	bmi.w	8008b9e <_printf_float+0x462>
 8008994:	68e0      	ldr	r0, [r4, #12]
 8008996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008998:	4298      	cmp	r0, r3
 800899a:	bfb8      	it	lt
 800899c:	4618      	movlt	r0, r3
 800899e:	e730      	b.n	8008802 <_printf_float+0xc6>
 80089a0:	2301      	movs	r3, #1
 80089a2:	464a      	mov	r2, r9
 80089a4:	4631      	mov	r1, r6
 80089a6:	4628      	mov	r0, r5
 80089a8:	47b8      	blx	r7
 80089aa:	3001      	adds	r0, #1
 80089ac:	f43f af27 	beq.w	80087fe <_printf_float+0xc2>
 80089b0:	f108 0801 	add.w	r8, r8, #1
 80089b4:	e7e6      	b.n	8008984 <_printf_float+0x248>
 80089b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	dc39      	bgt.n	8008a30 <_printf_float+0x2f4>
 80089bc:	4a1b      	ldr	r2, [pc, #108]	; (8008a2c <_printf_float+0x2f0>)
 80089be:	2301      	movs	r3, #1
 80089c0:	4631      	mov	r1, r6
 80089c2:	4628      	mov	r0, r5
 80089c4:	47b8      	blx	r7
 80089c6:	3001      	adds	r0, #1
 80089c8:	f43f af19 	beq.w	80087fe <_printf_float+0xc2>
 80089cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089d0:	4313      	orrs	r3, r2
 80089d2:	d102      	bne.n	80089da <_printf_float+0x29e>
 80089d4:	6823      	ldr	r3, [r4, #0]
 80089d6:	07d9      	lsls	r1, r3, #31
 80089d8:	d5d8      	bpl.n	800898c <_printf_float+0x250>
 80089da:	ee18 3a10 	vmov	r3, s16
 80089de:	4652      	mov	r2, sl
 80089e0:	4631      	mov	r1, r6
 80089e2:	4628      	mov	r0, r5
 80089e4:	47b8      	blx	r7
 80089e6:	3001      	adds	r0, #1
 80089e8:	f43f af09 	beq.w	80087fe <_printf_float+0xc2>
 80089ec:	f04f 0900 	mov.w	r9, #0
 80089f0:	f104 0a1a 	add.w	sl, r4, #26
 80089f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f6:	425b      	negs	r3, r3
 80089f8:	454b      	cmp	r3, r9
 80089fa:	dc01      	bgt.n	8008a00 <_printf_float+0x2c4>
 80089fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089fe:	e792      	b.n	8008926 <_printf_float+0x1ea>
 8008a00:	2301      	movs	r3, #1
 8008a02:	4652      	mov	r2, sl
 8008a04:	4631      	mov	r1, r6
 8008a06:	4628      	mov	r0, r5
 8008a08:	47b8      	blx	r7
 8008a0a:	3001      	adds	r0, #1
 8008a0c:	f43f aef7 	beq.w	80087fe <_printf_float+0xc2>
 8008a10:	f109 0901 	add.w	r9, r9, #1
 8008a14:	e7ee      	b.n	80089f4 <_printf_float+0x2b8>
 8008a16:	bf00      	nop
 8008a18:	7fefffff 	.word	0x7fefffff
 8008a1c:	0800b2c8 	.word	0x0800b2c8
 8008a20:	0800b2cc 	.word	0x0800b2cc
 8008a24:	0800b2d4 	.word	0x0800b2d4
 8008a28:	0800b2d0 	.word	0x0800b2d0
 8008a2c:	0800b2d8 	.word	0x0800b2d8
 8008a30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a34:	429a      	cmp	r2, r3
 8008a36:	bfa8      	it	ge
 8008a38:	461a      	movge	r2, r3
 8008a3a:	2a00      	cmp	r2, #0
 8008a3c:	4691      	mov	r9, r2
 8008a3e:	dc37      	bgt.n	8008ab0 <_printf_float+0x374>
 8008a40:	f04f 0b00 	mov.w	fp, #0
 8008a44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a48:	f104 021a 	add.w	r2, r4, #26
 8008a4c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a4e:	9305      	str	r3, [sp, #20]
 8008a50:	eba3 0309 	sub.w	r3, r3, r9
 8008a54:	455b      	cmp	r3, fp
 8008a56:	dc33      	bgt.n	8008ac0 <_printf_float+0x384>
 8008a58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	db3b      	blt.n	8008ad8 <_printf_float+0x39c>
 8008a60:	6823      	ldr	r3, [r4, #0]
 8008a62:	07da      	lsls	r2, r3, #31
 8008a64:	d438      	bmi.n	8008ad8 <_printf_float+0x39c>
 8008a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a68:	9a05      	ldr	r2, [sp, #20]
 8008a6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a6c:	1a9a      	subs	r2, r3, r2
 8008a6e:	eba3 0901 	sub.w	r9, r3, r1
 8008a72:	4591      	cmp	r9, r2
 8008a74:	bfa8      	it	ge
 8008a76:	4691      	movge	r9, r2
 8008a78:	f1b9 0f00 	cmp.w	r9, #0
 8008a7c:	dc35      	bgt.n	8008aea <_printf_float+0x3ae>
 8008a7e:	f04f 0800 	mov.w	r8, #0
 8008a82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a86:	f104 0a1a 	add.w	sl, r4, #26
 8008a8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a8e:	1a9b      	subs	r3, r3, r2
 8008a90:	eba3 0309 	sub.w	r3, r3, r9
 8008a94:	4543      	cmp	r3, r8
 8008a96:	f77f af79 	ble.w	800898c <_printf_float+0x250>
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	4652      	mov	r2, sl
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	47b8      	blx	r7
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	f43f aeaa 	beq.w	80087fe <_printf_float+0xc2>
 8008aaa:	f108 0801 	add.w	r8, r8, #1
 8008aae:	e7ec      	b.n	8008a8a <_printf_float+0x34e>
 8008ab0:	4613      	mov	r3, r2
 8008ab2:	4631      	mov	r1, r6
 8008ab4:	4642      	mov	r2, r8
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	47b8      	blx	r7
 8008aba:	3001      	adds	r0, #1
 8008abc:	d1c0      	bne.n	8008a40 <_printf_float+0x304>
 8008abe:	e69e      	b.n	80087fe <_printf_float+0xc2>
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	4631      	mov	r1, r6
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	9205      	str	r2, [sp, #20]
 8008ac8:	47b8      	blx	r7
 8008aca:	3001      	adds	r0, #1
 8008acc:	f43f ae97 	beq.w	80087fe <_printf_float+0xc2>
 8008ad0:	9a05      	ldr	r2, [sp, #20]
 8008ad2:	f10b 0b01 	add.w	fp, fp, #1
 8008ad6:	e7b9      	b.n	8008a4c <_printf_float+0x310>
 8008ad8:	ee18 3a10 	vmov	r3, s16
 8008adc:	4652      	mov	r2, sl
 8008ade:	4631      	mov	r1, r6
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b8      	blx	r7
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d1be      	bne.n	8008a66 <_printf_float+0x32a>
 8008ae8:	e689      	b.n	80087fe <_printf_float+0xc2>
 8008aea:	9a05      	ldr	r2, [sp, #20]
 8008aec:	464b      	mov	r3, r9
 8008aee:	4442      	add	r2, r8
 8008af0:	4631      	mov	r1, r6
 8008af2:	4628      	mov	r0, r5
 8008af4:	47b8      	blx	r7
 8008af6:	3001      	adds	r0, #1
 8008af8:	d1c1      	bne.n	8008a7e <_printf_float+0x342>
 8008afa:	e680      	b.n	80087fe <_printf_float+0xc2>
 8008afc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008afe:	2a01      	cmp	r2, #1
 8008b00:	dc01      	bgt.n	8008b06 <_printf_float+0x3ca>
 8008b02:	07db      	lsls	r3, r3, #31
 8008b04:	d538      	bpl.n	8008b78 <_printf_float+0x43c>
 8008b06:	2301      	movs	r3, #1
 8008b08:	4642      	mov	r2, r8
 8008b0a:	4631      	mov	r1, r6
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	47b8      	blx	r7
 8008b10:	3001      	adds	r0, #1
 8008b12:	f43f ae74 	beq.w	80087fe <_printf_float+0xc2>
 8008b16:	ee18 3a10 	vmov	r3, s16
 8008b1a:	4652      	mov	r2, sl
 8008b1c:	4631      	mov	r1, r6
 8008b1e:	4628      	mov	r0, r5
 8008b20:	47b8      	blx	r7
 8008b22:	3001      	adds	r0, #1
 8008b24:	f43f ae6b 	beq.w	80087fe <_printf_float+0xc2>
 8008b28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	2300      	movs	r3, #0
 8008b30:	f7f7 ffd2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b34:	b9d8      	cbnz	r0, 8008b6e <_printf_float+0x432>
 8008b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b38:	f108 0201 	add.w	r2, r8, #1
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	4631      	mov	r1, r6
 8008b40:	4628      	mov	r0, r5
 8008b42:	47b8      	blx	r7
 8008b44:	3001      	adds	r0, #1
 8008b46:	d10e      	bne.n	8008b66 <_printf_float+0x42a>
 8008b48:	e659      	b.n	80087fe <_printf_float+0xc2>
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	4652      	mov	r2, sl
 8008b4e:	4631      	mov	r1, r6
 8008b50:	4628      	mov	r0, r5
 8008b52:	47b8      	blx	r7
 8008b54:	3001      	adds	r0, #1
 8008b56:	f43f ae52 	beq.w	80087fe <_printf_float+0xc2>
 8008b5a:	f108 0801 	add.w	r8, r8, #1
 8008b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b60:	3b01      	subs	r3, #1
 8008b62:	4543      	cmp	r3, r8
 8008b64:	dcf1      	bgt.n	8008b4a <_printf_float+0x40e>
 8008b66:	464b      	mov	r3, r9
 8008b68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b6c:	e6dc      	b.n	8008928 <_printf_float+0x1ec>
 8008b6e:	f04f 0800 	mov.w	r8, #0
 8008b72:	f104 0a1a 	add.w	sl, r4, #26
 8008b76:	e7f2      	b.n	8008b5e <_printf_float+0x422>
 8008b78:	2301      	movs	r3, #1
 8008b7a:	4642      	mov	r2, r8
 8008b7c:	e7df      	b.n	8008b3e <_printf_float+0x402>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	464a      	mov	r2, r9
 8008b82:	4631      	mov	r1, r6
 8008b84:	4628      	mov	r0, r5
 8008b86:	47b8      	blx	r7
 8008b88:	3001      	adds	r0, #1
 8008b8a:	f43f ae38 	beq.w	80087fe <_printf_float+0xc2>
 8008b8e:	f108 0801 	add.w	r8, r8, #1
 8008b92:	68e3      	ldr	r3, [r4, #12]
 8008b94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b96:	1a5b      	subs	r3, r3, r1
 8008b98:	4543      	cmp	r3, r8
 8008b9a:	dcf0      	bgt.n	8008b7e <_printf_float+0x442>
 8008b9c:	e6fa      	b.n	8008994 <_printf_float+0x258>
 8008b9e:	f04f 0800 	mov.w	r8, #0
 8008ba2:	f104 0919 	add.w	r9, r4, #25
 8008ba6:	e7f4      	b.n	8008b92 <_printf_float+0x456>

08008ba8 <_printf_common>:
 8008ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bac:	4616      	mov	r6, r2
 8008bae:	4699      	mov	r9, r3
 8008bb0:	688a      	ldr	r2, [r1, #8]
 8008bb2:	690b      	ldr	r3, [r1, #16]
 8008bb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	bfb8      	it	lt
 8008bbc:	4613      	movlt	r3, r2
 8008bbe:	6033      	str	r3, [r6, #0]
 8008bc0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008bc4:	4607      	mov	r7, r0
 8008bc6:	460c      	mov	r4, r1
 8008bc8:	b10a      	cbz	r2, 8008bce <_printf_common+0x26>
 8008bca:	3301      	adds	r3, #1
 8008bcc:	6033      	str	r3, [r6, #0]
 8008bce:	6823      	ldr	r3, [r4, #0]
 8008bd0:	0699      	lsls	r1, r3, #26
 8008bd2:	bf42      	ittt	mi
 8008bd4:	6833      	ldrmi	r3, [r6, #0]
 8008bd6:	3302      	addmi	r3, #2
 8008bd8:	6033      	strmi	r3, [r6, #0]
 8008bda:	6825      	ldr	r5, [r4, #0]
 8008bdc:	f015 0506 	ands.w	r5, r5, #6
 8008be0:	d106      	bne.n	8008bf0 <_printf_common+0x48>
 8008be2:	f104 0a19 	add.w	sl, r4, #25
 8008be6:	68e3      	ldr	r3, [r4, #12]
 8008be8:	6832      	ldr	r2, [r6, #0]
 8008bea:	1a9b      	subs	r3, r3, r2
 8008bec:	42ab      	cmp	r3, r5
 8008bee:	dc26      	bgt.n	8008c3e <_printf_common+0x96>
 8008bf0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008bf4:	1e13      	subs	r3, r2, #0
 8008bf6:	6822      	ldr	r2, [r4, #0]
 8008bf8:	bf18      	it	ne
 8008bfa:	2301      	movne	r3, #1
 8008bfc:	0692      	lsls	r2, r2, #26
 8008bfe:	d42b      	bmi.n	8008c58 <_printf_common+0xb0>
 8008c00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c04:	4649      	mov	r1, r9
 8008c06:	4638      	mov	r0, r7
 8008c08:	47c0      	blx	r8
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	d01e      	beq.n	8008c4c <_printf_common+0xa4>
 8008c0e:	6823      	ldr	r3, [r4, #0]
 8008c10:	68e5      	ldr	r5, [r4, #12]
 8008c12:	6832      	ldr	r2, [r6, #0]
 8008c14:	f003 0306 	and.w	r3, r3, #6
 8008c18:	2b04      	cmp	r3, #4
 8008c1a:	bf08      	it	eq
 8008c1c:	1aad      	subeq	r5, r5, r2
 8008c1e:	68a3      	ldr	r3, [r4, #8]
 8008c20:	6922      	ldr	r2, [r4, #16]
 8008c22:	bf0c      	ite	eq
 8008c24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c28:	2500      	movne	r5, #0
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	bfc4      	itt	gt
 8008c2e:	1a9b      	subgt	r3, r3, r2
 8008c30:	18ed      	addgt	r5, r5, r3
 8008c32:	2600      	movs	r6, #0
 8008c34:	341a      	adds	r4, #26
 8008c36:	42b5      	cmp	r5, r6
 8008c38:	d11a      	bne.n	8008c70 <_printf_common+0xc8>
 8008c3a:	2000      	movs	r0, #0
 8008c3c:	e008      	b.n	8008c50 <_printf_common+0xa8>
 8008c3e:	2301      	movs	r3, #1
 8008c40:	4652      	mov	r2, sl
 8008c42:	4649      	mov	r1, r9
 8008c44:	4638      	mov	r0, r7
 8008c46:	47c0      	blx	r8
 8008c48:	3001      	adds	r0, #1
 8008c4a:	d103      	bne.n	8008c54 <_printf_common+0xac>
 8008c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c54:	3501      	adds	r5, #1
 8008c56:	e7c6      	b.n	8008be6 <_printf_common+0x3e>
 8008c58:	18e1      	adds	r1, r4, r3
 8008c5a:	1c5a      	adds	r2, r3, #1
 8008c5c:	2030      	movs	r0, #48	; 0x30
 8008c5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c62:	4422      	add	r2, r4
 8008c64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c6c:	3302      	adds	r3, #2
 8008c6e:	e7c7      	b.n	8008c00 <_printf_common+0x58>
 8008c70:	2301      	movs	r3, #1
 8008c72:	4622      	mov	r2, r4
 8008c74:	4649      	mov	r1, r9
 8008c76:	4638      	mov	r0, r7
 8008c78:	47c0      	blx	r8
 8008c7a:	3001      	adds	r0, #1
 8008c7c:	d0e6      	beq.n	8008c4c <_printf_common+0xa4>
 8008c7e:	3601      	adds	r6, #1
 8008c80:	e7d9      	b.n	8008c36 <_printf_common+0x8e>
	...

08008c84 <_printf_i>:
 8008c84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c88:	7e0f      	ldrb	r7, [r1, #24]
 8008c8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c8c:	2f78      	cmp	r7, #120	; 0x78
 8008c8e:	4691      	mov	r9, r2
 8008c90:	4680      	mov	r8, r0
 8008c92:	460c      	mov	r4, r1
 8008c94:	469a      	mov	sl, r3
 8008c96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008c9a:	d807      	bhi.n	8008cac <_printf_i+0x28>
 8008c9c:	2f62      	cmp	r7, #98	; 0x62
 8008c9e:	d80a      	bhi.n	8008cb6 <_printf_i+0x32>
 8008ca0:	2f00      	cmp	r7, #0
 8008ca2:	f000 80d8 	beq.w	8008e56 <_printf_i+0x1d2>
 8008ca6:	2f58      	cmp	r7, #88	; 0x58
 8008ca8:	f000 80a3 	beq.w	8008df2 <_printf_i+0x16e>
 8008cac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008cb4:	e03a      	b.n	8008d2c <_printf_i+0xa8>
 8008cb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cba:	2b15      	cmp	r3, #21
 8008cbc:	d8f6      	bhi.n	8008cac <_printf_i+0x28>
 8008cbe:	a101      	add	r1, pc, #4	; (adr r1, 8008cc4 <_printf_i+0x40>)
 8008cc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cc4:	08008d1d 	.word	0x08008d1d
 8008cc8:	08008d31 	.word	0x08008d31
 8008ccc:	08008cad 	.word	0x08008cad
 8008cd0:	08008cad 	.word	0x08008cad
 8008cd4:	08008cad 	.word	0x08008cad
 8008cd8:	08008cad 	.word	0x08008cad
 8008cdc:	08008d31 	.word	0x08008d31
 8008ce0:	08008cad 	.word	0x08008cad
 8008ce4:	08008cad 	.word	0x08008cad
 8008ce8:	08008cad 	.word	0x08008cad
 8008cec:	08008cad 	.word	0x08008cad
 8008cf0:	08008e3d 	.word	0x08008e3d
 8008cf4:	08008d61 	.word	0x08008d61
 8008cf8:	08008e1f 	.word	0x08008e1f
 8008cfc:	08008cad 	.word	0x08008cad
 8008d00:	08008cad 	.word	0x08008cad
 8008d04:	08008e5f 	.word	0x08008e5f
 8008d08:	08008cad 	.word	0x08008cad
 8008d0c:	08008d61 	.word	0x08008d61
 8008d10:	08008cad 	.word	0x08008cad
 8008d14:	08008cad 	.word	0x08008cad
 8008d18:	08008e27 	.word	0x08008e27
 8008d1c:	682b      	ldr	r3, [r5, #0]
 8008d1e:	1d1a      	adds	r2, r3, #4
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	602a      	str	r2, [r5, #0]
 8008d24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	e0a3      	b.n	8008e78 <_printf_i+0x1f4>
 8008d30:	6820      	ldr	r0, [r4, #0]
 8008d32:	6829      	ldr	r1, [r5, #0]
 8008d34:	0606      	lsls	r6, r0, #24
 8008d36:	f101 0304 	add.w	r3, r1, #4
 8008d3a:	d50a      	bpl.n	8008d52 <_printf_i+0xce>
 8008d3c:	680e      	ldr	r6, [r1, #0]
 8008d3e:	602b      	str	r3, [r5, #0]
 8008d40:	2e00      	cmp	r6, #0
 8008d42:	da03      	bge.n	8008d4c <_printf_i+0xc8>
 8008d44:	232d      	movs	r3, #45	; 0x2d
 8008d46:	4276      	negs	r6, r6
 8008d48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d4c:	485e      	ldr	r0, [pc, #376]	; (8008ec8 <_printf_i+0x244>)
 8008d4e:	230a      	movs	r3, #10
 8008d50:	e019      	b.n	8008d86 <_printf_i+0x102>
 8008d52:	680e      	ldr	r6, [r1, #0]
 8008d54:	602b      	str	r3, [r5, #0]
 8008d56:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d5a:	bf18      	it	ne
 8008d5c:	b236      	sxthne	r6, r6
 8008d5e:	e7ef      	b.n	8008d40 <_printf_i+0xbc>
 8008d60:	682b      	ldr	r3, [r5, #0]
 8008d62:	6820      	ldr	r0, [r4, #0]
 8008d64:	1d19      	adds	r1, r3, #4
 8008d66:	6029      	str	r1, [r5, #0]
 8008d68:	0601      	lsls	r1, r0, #24
 8008d6a:	d501      	bpl.n	8008d70 <_printf_i+0xec>
 8008d6c:	681e      	ldr	r6, [r3, #0]
 8008d6e:	e002      	b.n	8008d76 <_printf_i+0xf2>
 8008d70:	0646      	lsls	r6, r0, #25
 8008d72:	d5fb      	bpl.n	8008d6c <_printf_i+0xe8>
 8008d74:	881e      	ldrh	r6, [r3, #0]
 8008d76:	4854      	ldr	r0, [pc, #336]	; (8008ec8 <_printf_i+0x244>)
 8008d78:	2f6f      	cmp	r7, #111	; 0x6f
 8008d7a:	bf0c      	ite	eq
 8008d7c:	2308      	moveq	r3, #8
 8008d7e:	230a      	movne	r3, #10
 8008d80:	2100      	movs	r1, #0
 8008d82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d86:	6865      	ldr	r5, [r4, #4]
 8008d88:	60a5      	str	r5, [r4, #8]
 8008d8a:	2d00      	cmp	r5, #0
 8008d8c:	bfa2      	ittt	ge
 8008d8e:	6821      	ldrge	r1, [r4, #0]
 8008d90:	f021 0104 	bicge.w	r1, r1, #4
 8008d94:	6021      	strge	r1, [r4, #0]
 8008d96:	b90e      	cbnz	r6, 8008d9c <_printf_i+0x118>
 8008d98:	2d00      	cmp	r5, #0
 8008d9a:	d04d      	beq.n	8008e38 <_printf_i+0x1b4>
 8008d9c:	4615      	mov	r5, r2
 8008d9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008da2:	fb03 6711 	mls	r7, r3, r1, r6
 8008da6:	5dc7      	ldrb	r7, [r0, r7]
 8008da8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008dac:	4637      	mov	r7, r6
 8008dae:	42bb      	cmp	r3, r7
 8008db0:	460e      	mov	r6, r1
 8008db2:	d9f4      	bls.n	8008d9e <_printf_i+0x11a>
 8008db4:	2b08      	cmp	r3, #8
 8008db6:	d10b      	bne.n	8008dd0 <_printf_i+0x14c>
 8008db8:	6823      	ldr	r3, [r4, #0]
 8008dba:	07de      	lsls	r6, r3, #31
 8008dbc:	d508      	bpl.n	8008dd0 <_printf_i+0x14c>
 8008dbe:	6923      	ldr	r3, [r4, #16]
 8008dc0:	6861      	ldr	r1, [r4, #4]
 8008dc2:	4299      	cmp	r1, r3
 8008dc4:	bfde      	ittt	le
 8008dc6:	2330      	movle	r3, #48	; 0x30
 8008dc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008dcc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008dd0:	1b52      	subs	r2, r2, r5
 8008dd2:	6122      	str	r2, [r4, #16]
 8008dd4:	f8cd a000 	str.w	sl, [sp]
 8008dd8:	464b      	mov	r3, r9
 8008dda:	aa03      	add	r2, sp, #12
 8008ddc:	4621      	mov	r1, r4
 8008dde:	4640      	mov	r0, r8
 8008de0:	f7ff fee2 	bl	8008ba8 <_printf_common>
 8008de4:	3001      	adds	r0, #1
 8008de6:	d14c      	bne.n	8008e82 <_printf_i+0x1fe>
 8008de8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dec:	b004      	add	sp, #16
 8008dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008df2:	4835      	ldr	r0, [pc, #212]	; (8008ec8 <_printf_i+0x244>)
 8008df4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008df8:	6829      	ldr	r1, [r5, #0]
 8008dfa:	6823      	ldr	r3, [r4, #0]
 8008dfc:	f851 6b04 	ldr.w	r6, [r1], #4
 8008e00:	6029      	str	r1, [r5, #0]
 8008e02:	061d      	lsls	r5, r3, #24
 8008e04:	d514      	bpl.n	8008e30 <_printf_i+0x1ac>
 8008e06:	07df      	lsls	r7, r3, #31
 8008e08:	bf44      	itt	mi
 8008e0a:	f043 0320 	orrmi.w	r3, r3, #32
 8008e0e:	6023      	strmi	r3, [r4, #0]
 8008e10:	b91e      	cbnz	r6, 8008e1a <_printf_i+0x196>
 8008e12:	6823      	ldr	r3, [r4, #0]
 8008e14:	f023 0320 	bic.w	r3, r3, #32
 8008e18:	6023      	str	r3, [r4, #0]
 8008e1a:	2310      	movs	r3, #16
 8008e1c:	e7b0      	b.n	8008d80 <_printf_i+0xfc>
 8008e1e:	6823      	ldr	r3, [r4, #0]
 8008e20:	f043 0320 	orr.w	r3, r3, #32
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	2378      	movs	r3, #120	; 0x78
 8008e28:	4828      	ldr	r0, [pc, #160]	; (8008ecc <_printf_i+0x248>)
 8008e2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e2e:	e7e3      	b.n	8008df8 <_printf_i+0x174>
 8008e30:	0659      	lsls	r1, r3, #25
 8008e32:	bf48      	it	mi
 8008e34:	b2b6      	uxthmi	r6, r6
 8008e36:	e7e6      	b.n	8008e06 <_printf_i+0x182>
 8008e38:	4615      	mov	r5, r2
 8008e3a:	e7bb      	b.n	8008db4 <_printf_i+0x130>
 8008e3c:	682b      	ldr	r3, [r5, #0]
 8008e3e:	6826      	ldr	r6, [r4, #0]
 8008e40:	6961      	ldr	r1, [r4, #20]
 8008e42:	1d18      	adds	r0, r3, #4
 8008e44:	6028      	str	r0, [r5, #0]
 8008e46:	0635      	lsls	r5, r6, #24
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	d501      	bpl.n	8008e50 <_printf_i+0x1cc>
 8008e4c:	6019      	str	r1, [r3, #0]
 8008e4e:	e002      	b.n	8008e56 <_printf_i+0x1d2>
 8008e50:	0670      	lsls	r0, r6, #25
 8008e52:	d5fb      	bpl.n	8008e4c <_printf_i+0x1c8>
 8008e54:	8019      	strh	r1, [r3, #0]
 8008e56:	2300      	movs	r3, #0
 8008e58:	6123      	str	r3, [r4, #16]
 8008e5a:	4615      	mov	r5, r2
 8008e5c:	e7ba      	b.n	8008dd4 <_printf_i+0x150>
 8008e5e:	682b      	ldr	r3, [r5, #0]
 8008e60:	1d1a      	adds	r2, r3, #4
 8008e62:	602a      	str	r2, [r5, #0]
 8008e64:	681d      	ldr	r5, [r3, #0]
 8008e66:	6862      	ldr	r2, [r4, #4]
 8008e68:	2100      	movs	r1, #0
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	f7f7 f9c0 	bl	80001f0 <memchr>
 8008e70:	b108      	cbz	r0, 8008e76 <_printf_i+0x1f2>
 8008e72:	1b40      	subs	r0, r0, r5
 8008e74:	6060      	str	r0, [r4, #4]
 8008e76:	6863      	ldr	r3, [r4, #4]
 8008e78:	6123      	str	r3, [r4, #16]
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e80:	e7a8      	b.n	8008dd4 <_printf_i+0x150>
 8008e82:	6923      	ldr	r3, [r4, #16]
 8008e84:	462a      	mov	r2, r5
 8008e86:	4649      	mov	r1, r9
 8008e88:	4640      	mov	r0, r8
 8008e8a:	47d0      	blx	sl
 8008e8c:	3001      	adds	r0, #1
 8008e8e:	d0ab      	beq.n	8008de8 <_printf_i+0x164>
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	079b      	lsls	r3, r3, #30
 8008e94:	d413      	bmi.n	8008ebe <_printf_i+0x23a>
 8008e96:	68e0      	ldr	r0, [r4, #12]
 8008e98:	9b03      	ldr	r3, [sp, #12]
 8008e9a:	4298      	cmp	r0, r3
 8008e9c:	bfb8      	it	lt
 8008e9e:	4618      	movlt	r0, r3
 8008ea0:	e7a4      	b.n	8008dec <_printf_i+0x168>
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	4632      	mov	r2, r6
 8008ea6:	4649      	mov	r1, r9
 8008ea8:	4640      	mov	r0, r8
 8008eaa:	47d0      	blx	sl
 8008eac:	3001      	adds	r0, #1
 8008eae:	d09b      	beq.n	8008de8 <_printf_i+0x164>
 8008eb0:	3501      	adds	r5, #1
 8008eb2:	68e3      	ldr	r3, [r4, #12]
 8008eb4:	9903      	ldr	r1, [sp, #12]
 8008eb6:	1a5b      	subs	r3, r3, r1
 8008eb8:	42ab      	cmp	r3, r5
 8008eba:	dcf2      	bgt.n	8008ea2 <_printf_i+0x21e>
 8008ebc:	e7eb      	b.n	8008e96 <_printf_i+0x212>
 8008ebe:	2500      	movs	r5, #0
 8008ec0:	f104 0619 	add.w	r6, r4, #25
 8008ec4:	e7f5      	b.n	8008eb2 <_printf_i+0x22e>
 8008ec6:	bf00      	nop
 8008ec8:	0800b2da 	.word	0x0800b2da
 8008ecc:	0800b2eb 	.word	0x0800b2eb

08008ed0 <iprintf>:
 8008ed0:	b40f      	push	{r0, r1, r2, r3}
 8008ed2:	4b0a      	ldr	r3, [pc, #40]	; (8008efc <iprintf+0x2c>)
 8008ed4:	b513      	push	{r0, r1, r4, lr}
 8008ed6:	681c      	ldr	r4, [r3, #0]
 8008ed8:	b124      	cbz	r4, 8008ee4 <iprintf+0x14>
 8008eda:	69a3      	ldr	r3, [r4, #24]
 8008edc:	b913      	cbnz	r3, 8008ee4 <iprintf+0x14>
 8008ede:	4620      	mov	r0, r4
 8008ee0:	f001 f8f2 	bl	800a0c8 <__sinit>
 8008ee4:	ab05      	add	r3, sp, #20
 8008ee6:	9a04      	ldr	r2, [sp, #16]
 8008ee8:	68a1      	ldr	r1, [r4, #8]
 8008eea:	9301      	str	r3, [sp, #4]
 8008eec:	4620      	mov	r0, r4
 8008eee:	f001 fdd3 	bl	800aa98 <_vfiprintf_r>
 8008ef2:	b002      	add	sp, #8
 8008ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ef8:	b004      	add	sp, #16
 8008efa:	4770      	bx	lr
 8008efc:	20000028 	.word	0x20000028

08008f00 <_puts_r>:
 8008f00:	b570      	push	{r4, r5, r6, lr}
 8008f02:	460e      	mov	r6, r1
 8008f04:	4605      	mov	r5, r0
 8008f06:	b118      	cbz	r0, 8008f10 <_puts_r+0x10>
 8008f08:	6983      	ldr	r3, [r0, #24]
 8008f0a:	b90b      	cbnz	r3, 8008f10 <_puts_r+0x10>
 8008f0c:	f001 f8dc 	bl	800a0c8 <__sinit>
 8008f10:	69ab      	ldr	r3, [r5, #24]
 8008f12:	68ac      	ldr	r4, [r5, #8]
 8008f14:	b913      	cbnz	r3, 8008f1c <_puts_r+0x1c>
 8008f16:	4628      	mov	r0, r5
 8008f18:	f001 f8d6 	bl	800a0c8 <__sinit>
 8008f1c:	4b2c      	ldr	r3, [pc, #176]	; (8008fd0 <_puts_r+0xd0>)
 8008f1e:	429c      	cmp	r4, r3
 8008f20:	d120      	bne.n	8008f64 <_puts_r+0x64>
 8008f22:	686c      	ldr	r4, [r5, #4]
 8008f24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f26:	07db      	lsls	r3, r3, #31
 8008f28:	d405      	bmi.n	8008f36 <_puts_r+0x36>
 8008f2a:	89a3      	ldrh	r3, [r4, #12]
 8008f2c:	0598      	lsls	r0, r3, #22
 8008f2e:	d402      	bmi.n	8008f36 <_puts_r+0x36>
 8008f30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f32:	f001 f96c 	bl	800a20e <__retarget_lock_acquire_recursive>
 8008f36:	89a3      	ldrh	r3, [r4, #12]
 8008f38:	0719      	lsls	r1, r3, #28
 8008f3a:	d51d      	bpl.n	8008f78 <_puts_r+0x78>
 8008f3c:	6923      	ldr	r3, [r4, #16]
 8008f3e:	b1db      	cbz	r3, 8008f78 <_puts_r+0x78>
 8008f40:	3e01      	subs	r6, #1
 8008f42:	68a3      	ldr	r3, [r4, #8]
 8008f44:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	60a3      	str	r3, [r4, #8]
 8008f4c:	bb39      	cbnz	r1, 8008f9e <_puts_r+0x9e>
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	da38      	bge.n	8008fc4 <_puts_r+0xc4>
 8008f52:	4622      	mov	r2, r4
 8008f54:	210a      	movs	r1, #10
 8008f56:	4628      	mov	r0, r5
 8008f58:	f000 f860 	bl	800901c <__swbuf_r>
 8008f5c:	3001      	adds	r0, #1
 8008f5e:	d011      	beq.n	8008f84 <_puts_r+0x84>
 8008f60:	250a      	movs	r5, #10
 8008f62:	e011      	b.n	8008f88 <_puts_r+0x88>
 8008f64:	4b1b      	ldr	r3, [pc, #108]	; (8008fd4 <_puts_r+0xd4>)
 8008f66:	429c      	cmp	r4, r3
 8008f68:	d101      	bne.n	8008f6e <_puts_r+0x6e>
 8008f6a:	68ac      	ldr	r4, [r5, #8]
 8008f6c:	e7da      	b.n	8008f24 <_puts_r+0x24>
 8008f6e:	4b1a      	ldr	r3, [pc, #104]	; (8008fd8 <_puts_r+0xd8>)
 8008f70:	429c      	cmp	r4, r3
 8008f72:	bf08      	it	eq
 8008f74:	68ec      	ldreq	r4, [r5, #12]
 8008f76:	e7d5      	b.n	8008f24 <_puts_r+0x24>
 8008f78:	4621      	mov	r1, r4
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	f000 f8a0 	bl	80090c0 <__swsetup_r>
 8008f80:	2800      	cmp	r0, #0
 8008f82:	d0dd      	beq.n	8008f40 <_puts_r+0x40>
 8008f84:	f04f 35ff 	mov.w	r5, #4294967295
 8008f88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f8a:	07da      	lsls	r2, r3, #31
 8008f8c:	d405      	bmi.n	8008f9a <_puts_r+0x9a>
 8008f8e:	89a3      	ldrh	r3, [r4, #12]
 8008f90:	059b      	lsls	r3, r3, #22
 8008f92:	d402      	bmi.n	8008f9a <_puts_r+0x9a>
 8008f94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f96:	f001 f93b 	bl	800a210 <__retarget_lock_release_recursive>
 8008f9a:	4628      	mov	r0, r5
 8008f9c:	bd70      	pop	{r4, r5, r6, pc}
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	da04      	bge.n	8008fac <_puts_r+0xac>
 8008fa2:	69a2      	ldr	r2, [r4, #24]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	dc06      	bgt.n	8008fb6 <_puts_r+0xb6>
 8008fa8:	290a      	cmp	r1, #10
 8008faa:	d004      	beq.n	8008fb6 <_puts_r+0xb6>
 8008fac:	6823      	ldr	r3, [r4, #0]
 8008fae:	1c5a      	adds	r2, r3, #1
 8008fb0:	6022      	str	r2, [r4, #0]
 8008fb2:	7019      	strb	r1, [r3, #0]
 8008fb4:	e7c5      	b.n	8008f42 <_puts_r+0x42>
 8008fb6:	4622      	mov	r2, r4
 8008fb8:	4628      	mov	r0, r5
 8008fba:	f000 f82f 	bl	800901c <__swbuf_r>
 8008fbe:	3001      	adds	r0, #1
 8008fc0:	d1bf      	bne.n	8008f42 <_puts_r+0x42>
 8008fc2:	e7df      	b.n	8008f84 <_puts_r+0x84>
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	250a      	movs	r5, #10
 8008fc8:	1c5a      	adds	r2, r3, #1
 8008fca:	6022      	str	r2, [r4, #0]
 8008fcc:	701d      	strb	r5, [r3, #0]
 8008fce:	e7db      	b.n	8008f88 <_puts_r+0x88>
 8008fd0:	0800b3ac 	.word	0x0800b3ac
 8008fd4:	0800b3cc 	.word	0x0800b3cc
 8008fd8:	0800b38c 	.word	0x0800b38c

08008fdc <puts>:
 8008fdc:	4b02      	ldr	r3, [pc, #8]	; (8008fe8 <puts+0xc>)
 8008fde:	4601      	mov	r1, r0
 8008fe0:	6818      	ldr	r0, [r3, #0]
 8008fe2:	f7ff bf8d 	b.w	8008f00 <_puts_r>
 8008fe6:	bf00      	nop
 8008fe8:	20000028 	.word	0x20000028

08008fec <_sbrk_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	4d06      	ldr	r5, [pc, #24]	; (8009008 <_sbrk_r+0x1c>)
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	4608      	mov	r0, r1
 8008ff6:	602b      	str	r3, [r5, #0]
 8008ff8:	f7f9 ff78 	bl	8002eec <_sbrk>
 8008ffc:	1c43      	adds	r3, r0, #1
 8008ffe:	d102      	bne.n	8009006 <_sbrk_r+0x1a>
 8009000:	682b      	ldr	r3, [r5, #0]
 8009002:	b103      	cbz	r3, 8009006 <_sbrk_r+0x1a>
 8009004:	6023      	str	r3, [r4, #0]
 8009006:	bd38      	pop	{r3, r4, r5, pc}
 8009008:	2000317c 	.word	0x2000317c

0800900c <strcpy>:
 800900c:	4603      	mov	r3, r0
 800900e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009012:	f803 2b01 	strb.w	r2, [r3], #1
 8009016:	2a00      	cmp	r2, #0
 8009018:	d1f9      	bne.n	800900e <strcpy+0x2>
 800901a:	4770      	bx	lr

0800901c <__swbuf_r>:
 800901c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800901e:	460e      	mov	r6, r1
 8009020:	4614      	mov	r4, r2
 8009022:	4605      	mov	r5, r0
 8009024:	b118      	cbz	r0, 800902e <__swbuf_r+0x12>
 8009026:	6983      	ldr	r3, [r0, #24]
 8009028:	b90b      	cbnz	r3, 800902e <__swbuf_r+0x12>
 800902a:	f001 f84d 	bl	800a0c8 <__sinit>
 800902e:	4b21      	ldr	r3, [pc, #132]	; (80090b4 <__swbuf_r+0x98>)
 8009030:	429c      	cmp	r4, r3
 8009032:	d12b      	bne.n	800908c <__swbuf_r+0x70>
 8009034:	686c      	ldr	r4, [r5, #4]
 8009036:	69a3      	ldr	r3, [r4, #24]
 8009038:	60a3      	str	r3, [r4, #8]
 800903a:	89a3      	ldrh	r3, [r4, #12]
 800903c:	071a      	lsls	r2, r3, #28
 800903e:	d52f      	bpl.n	80090a0 <__swbuf_r+0x84>
 8009040:	6923      	ldr	r3, [r4, #16]
 8009042:	b36b      	cbz	r3, 80090a0 <__swbuf_r+0x84>
 8009044:	6923      	ldr	r3, [r4, #16]
 8009046:	6820      	ldr	r0, [r4, #0]
 8009048:	1ac0      	subs	r0, r0, r3
 800904a:	6963      	ldr	r3, [r4, #20]
 800904c:	b2f6      	uxtb	r6, r6
 800904e:	4283      	cmp	r3, r0
 8009050:	4637      	mov	r7, r6
 8009052:	dc04      	bgt.n	800905e <__swbuf_r+0x42>
 8009054:	4621      	mov	r1, r4
 8009056:	4628      	mov	r0, r5
 8009058:	f000 ffa2 	bl	8009fa0 <_fflush_r>
 800905c:	bb30      	cbnz	r0, 80090ac <__swbuf_r+0x90>
 800905e:	68a3      	ldr	r3, [r4, #8]
 8009060:	3b01      	subs	r3, #1
 8009062:	60a3      	str	r3, [r4, #8]
 8009064:	6823      	ldr	r3, [r4, #0]
 8009066:	1c5a      	adds	r2, r3, #1
 8009068:	6022      	str	r2, [r4, #0]
 800906a:	701e      	strb	r6, [r3, #0]
 800906c:	6963      	ldr	r3, [r4, #20]
 800906e:	3001      	adds	r0, #1
 8009070:	4283      	cmp	r3, r0
 8009072:	d004      	beq.n	800907e <__swbuf_r+0x62>
 8009074:	89a3      	ldrh	r3, [r4, #12]
 8009076:	07db      	lsls	r3, r3, #31
 8009078:	d506      	bpl.n	8009088 <__swbuf_r+0x6c>
 800907a:	2e0a      	cmp	r6, #10
 800907c:	d104      	bne.n	8009088 <__swbuf_r+0x6c>
 800907e:	4621      	mov	r1, r4
 8009080:	4628      	mov	r0, r5
 8009082:	f000 ff8d 	bl	8009fa0 <_fflush_r>
 8009086:	b988      	cbnz	r0, 80090ac <__swbuf_r+0x90>
 8009088:	4638      	mov	r0, r7
 800908a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800908c:	4b0a      	ldr	r3, [pc, #40]	; (80090b8 <__swbuf_r+0x9c>)
 800908e:	429c      	cmp	r4, r3
 8009090:	d101      	bne.n	8009096 <__swbuf_r+0x7a>
 8009092:	68ac      	ldr	r4, [r5, #8]
 8009094:	e7cf      	b.n	8009036 <__swbuf_r+0x1a>
 8009096:	4b09      	ldr	r3, [pc, #36]	; (80090bc <__swbuf_r+0xa0>)
 8009098:	429c      	cmp	r4, r3
 800909a:	bf08      	it	eq
 800909c:	68ec      	ldreq	r4, [r5, #12]
 800909e:	e7ca      	b.n	8009036 <__swbuf_r+0x1a>
 80090a0:	4621      	mov	r1, r4
 80090a2:	4628      	mov	r0, r5
 80090a4:	f000 f80c 	bl	80090c0 <__swsetup_r>
 80090a8:	2800      	cmp	r0, #0
 80090aa:	d0cb      	beq.n	8009044 <__swbuf_r+0x28>
 80090ac:	f04f 37ff 	mov.w	r7, #4294967295
 80090b0:	e7ea      	b.n	8009088 <__swbuf_r+0x6c>
 80090b2:	bf00      	nop
 80090b4:	0800b3ac 	.word	0x0800b3ac
 80090b8:	0800b3cc 	.word	0x0800b3cc
 80090bc:	0800b38c 	.word	0x0800b38c

080090c0 <__swsetup_r>:
 80090c0:	4b32      	ldr	r3, [pc, #200]	; (800918c <__swsetup_r+0xcc>)
 80090c2:	b570      	push	{r4, r5, r6, lr}
 80090c4:	681d      	ldr	r5, [r3, #0]
 80090c6:	4606      	mov	r6, r0
 80090c8:	460c      	mov	r4, r1
 80090ca:	b125      	cbz	r5, 80090d6 <__swsetup_r+0x16>
 80090cc:	69ab      	ldr	r3, [r5, #24]
 80090ce:	b913      	cbnz	r3, 80090d6 <__swsetup_r+0x16>
 80090d0:	4628      	mov	r0, r5
 80090d2:	f000 fff9 	bl	800a0c8 <__sinit>
 80090d6:	4b2e      	ldr	r3, [pc, #184]	; (8009190 <__swsetup_r+0xd0>)
 80090d8:	429c      	cmp	r4, r3
 80090da:	d10f      	bne.n	80090fc <__swsetup_r+0x3c>
 80090dc:	686c      	ldr	r4, [r5, #4]
 80090de:	89a3      	ldrh	r3, [r4, #12]
 80090e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090e4:	0719      	lsls	r1, r3, #28
 80090e6:	d42c      	bmi.n	8009142 <__swsetup_r+0x82>
 80090e8:	06dd      	lsls	r5, r3, #27
 80090ea:	d411      	bmi.n	8009110 <__swsetup_r+0x50>
 80090ec:	2309      	movs	r3, #9
 80090ee:	6033      	str	r3, [r6, #0]
 80090f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80090f4:	81a3      	strh	r3, [r4, #12]
 80090f6:	f04f 30ff 	mov.w	r0, #4294967295
 80090fa:	e03e      	b.n	800917a <__swsetup_r+0xba>
 80090fc:	4b25      	ldr	r3, [pc, #148]	; (8009194 <__swsetup_r+0xd4>)
 80090fe:	429c      	cmp	r4, r3
 8009100:	d101      	bne.n	8009106 <__swsetup_r+0x46>
 8009102:	68ac      	ldr	r4, [r5, #8]
 8009104:	e7eb      	b.n	80090de <__swsetup_r+0x1e>
 8009106:	4b24      	ldr	r3, [pc, #144]	; (8009198 <__swsetup_r+0xd8>)
 8009108:	429c      	cmp	r4, r3
 800910a:	bf08      	it	eq
 800910c:	68ec      	ldreq	r4, [r5, #12]
 800910e:	e7e6      	b.n	80090de <__swsetup_r+0x1e>
 8009110:	0758      	lsls	r0, r3, #29
 8009112:	d512      	bpl.n	800913a <__swsetup_r+0x7a>
 8009114:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009116:	b141      	cbz	r1, 800912a <__swsetup_r+0x6a>
 8009118:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800911c:	4299      	cmp	r1, r3
 800911e:	d002      	beq.n	8009126 <__swsetup_r+0x66>
 8009120:	4630      	mov	r0, r6
 8009122:	f7ff f98b 	bl	800843c <_free_r>
 8009126:	2300      	movs	r3, #0
 8009128:	6363      	str	r3, [r4, #52]	; 0x34
 800912a:	89a3      	ldrh	r3, [r4, #12]
 800912c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009130:	81a3      	strh	r3, [r4, #12]
 8009132:	2300      	movs	r3, #0
 8009134:	6063      	str	r3, [r4, #4]
 8009136:	6923      	ldr	r3, [r4, #16]
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	89a3      	ldrh	r3, [r4, #12]
 800913c:	f043 0308 	orr.w	r3, r3, #8
 8009140:	81a3      	strh	r3, [r4, #12]
 8009142:	6923      	ldr	r3, [r4, #16]
 8009144:	b94b      	cbnz	r3, 800915a <__swsetup_r+0x9a>
 8009146:	89a3      	ldrh	r3, [r4, #12]
 8009148:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800914c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009150:	d003      	beq.n	800915a <__swsetup_r+0x9a>
 8009152:	4621      	mov	r1, r4
 8009154:	4630      	mov	r0, r6
 8009156:	f001 f881 	bl	800a25c <__smakebuf_r>
 800915a:	89a0      	ldrh	r0, [r4, #12]
 800915c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009160:	f010 0301 	ands.w	r3, r0, #1
 8009164:	d00a      	beq.n	800917c <__swsetup_r+0xbc>
 8009166:	2300      	movs	r3, #0
 8009168:	60a3      	str	r3, [r4, #8]
 800916a:	6963      	ldr	r3, [r4, #20]
 800916c:	425b      	negs	r3, r3
 800916e:	61a3      	str	r3, [r4, #24]
 8009170:	6923      	ldr	r3, [r4, #16]
 8009172:	b943      	cbnz	r3, 8009186 <__swsetup_r+0xc6>
 8009174:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009178:	d1ba      	bne.n	80090f0 <__swsetup_r+0x30>
 800917a:	bd70      	pop	{r4, r5, r6, pc}
 800917c:	0781      	lsls	r1, r0, #30
 800917e:	bf58      	it	pl
 8009180:	6963      	ldrpl	r3, [r4, #20]
 8009182:	60a3      	str	r3, [r4, #8]
 8009184:	e7f4      	b.n	8009170 <__swsetup_r+0xb0>
 8009186:	2000      	movs	r0, #0
 8009188:	e7f7      	b.n	800917a <__swsetup_r+0xba>
 800918a:	bf00      	nop
 800918c:	20000028 	.word	0x20000028
 8009190:	0800b3ac 	.word	0x0800b3ac
 8009194:	0800b3cc 	.word	0x0800b3cc
 8009198:	0800b38c 	.word	0x0800b38c

0800919c <quorem>:
 800919c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a0:	6903      	ldr	r3, [r0, #16]
 80091a2:	690c      	ldr	r4, [r1, #16]
 80091a4:	42a3      	cmp	r3, r4
 80091a6:	4607      	mov	r7, r0
 80091a8:	f2c0 8081 	blt.w	80092ae <quorem+0x112>
 80091ac:	3c01      	subs	r4, #1
 80091ae:	f101 0814 	add.w	r8, r1, #20
 80091b2:	f100 0514 	add.w	r5, r0, #20
 80091b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091ba:	9301      	str	r3, [sp, #4]
 80091bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80091c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091c4:	3301      	adds	r3, #1
 80091c6:	429a      	cmp	r2, r3
 80091c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80091cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80091d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80091d4:	d331      	bcc.n	800923a <quorem+0x9e>
 80091d6:	f04f 0e00 	mov.w	lr, #0
 80091da:	4640      	mov	r0, r8
 80091dc:	46ac      	mov	ip, r5
 80091de:	46f2      	mov	sl, lr
 80091e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80091e4:	b293      	uxth	r3, r2
 80091e6:	fb06 e303 	mla	r3, r6, r3, lr
 80091ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	ebaa 0303 	sub.w	r3, sl, r3
 80091f4:	f8dc a000 	ldr.w	sl, [ip]
 80091f8:	0c12      	lsrs	r2, r2, #16
 80091fa:	fa13 f38a 	uxtah	r3, r3, sl
 80091fe:	fb06 e202 	mla	r2, r6, r2, lr
 8009202:	9300      	str	r3, [sp, #0]
 8009204:	9b00      	ldr	r3, [sp, #0]
 8009206:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800920a:	b292      	uxth	r2, r2
 800920c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009210:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009214:	f8bd 3000 	ldrh.w	r3, [sp]
 8009218:	4581      	cmp	r9, r0
 800921a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800921e:	f84c 3b04 	str.w	r3, [ip], #4
 8009222:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009226:	d2db      	bcs.n	80091e0 <quorem+0x44>
 8009228:	f855 300b 	ldr.w	r3, [r5, fp]
 800922c:	b92b      	cbnz	r3, 800923a <quorem+0x9e>
 800922e:	9b01      	ldr	r3, [sp, #4]
 8009230:	3b04      	subs	r3, #4
 8009232:	429d      	cmp	r5, r3
 8009234:	461a      	mov	r2, r3
 8009236:	d32e      	bcc.n	8009296 <quorem+0xfa>
 8009238:	613c      	str	r4, [r7, #16]
 800923a:	4638      	mov	r0, r7
 800923c:	f001 faea 	bl	800a814 <__mcmp>
 8009240:	2800      	cmp	r0, #0
 8009242:	db24      	blt.n	800928e <quorem+0xf2>
 8009244:	3601      	adds	r6, #1
 8009246:	4628      	mov	r0, r5
 8009248:	f04f 0c00 	mov.w	ip, #0
 800924c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009250:	f8d0 e000 	ldr.w	lr, [r0]
 8009254:	b293      	uxth	r3, r2
 8009256:	ebac 0303 	sub.w	r3, ip, r3
 800925a:	0c12      	lsrs	r2, r2, #16
 800925c:	fa13 f38e 	uxtah	r3, r3, lr
 8009260:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009264:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009268:	b29b      	uxth	r3, r3
 800926a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800926e:	45c1      	cmp	r9, r8
 8009270:	f840 3b04 	str.w	r3, [r0], #4
 8009274:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009278:	d2e8      	bcs.n	800924c <quorem+0xb0>
 800927a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800927e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009282:	b922      	cbnz	r2, 800928e <quorem+0xf2>
 8009284:	3b04      	subs	r3, #4
 8009286:	429d      	cmp	r5, r3
 8009288:	461a      	mov	r2, r3
 800928a:	d30a      	bcc.n	80092a2 <quorem+0x106>
 800928c:	613c      	str	r4, [r7, #16]
 800928e:	4630      	mov	r0, r6
 8009290:	b003      	add	sp, #12
 8009292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009296:	6812      	ldr	r2, [r2, #0]
 8009298:	3b04      	subs	r3, #4
 800929a:	2a00      	cmp	r2, #0
 800929c:	d1cc      	bne.n	8009238 <quorem+0x9c>
 800929e:	3c01      	subs	r4, #1
 80092a0:	e7c7      	b.n	8009232 <quorem+0x96>
 80092a2:	6812      	ldr	r2, [r2, #0]
 80092a4:	3b04      	subs	r3, #4
 80092a6:	2a00      	cmp	r2, #0
 80092a8:	d1f0      	bne.n	800928c <quorem+0xf0>
 80092aa:	3c01      	subs	r4, #1
 80092ac:	e7eb      	b.n	8009286 <quorem+0xea>
 80092ae:	2000      	movs	r0, #0
 80092b0:	e7ee      	b.n	8009290 <quorem+0xf4>
 80092b2:	0000      	movs	r0, r0
 80092b4:	0000      	movs	r0, r0
	...

080092b8 <_dtoa_r>:
 80092b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092bc:	ed2d 8b04 	vpush	{d8-d9}
 80092c0:	ec57 6b10 	vmov	r6, r7, d0
 80092c4:	b093      	sub	sp, #76	; 0x4c
 80092c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80092c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80092cc:	9106      	str	r1, [sp, #24]
 80092ce:	ee10 aa10 	vmov	sl, s0
 80092d2:	4604      	mov	r4, r0
 80092d4:	9209      	str	r2, [sp, #36]	; 0x24
 80092d6:	930c      	str	r3, [sp, #48]	; 0x30
 80092d8:	46bb      	mov	fp, r7
 80092da:	b975      	cbnz	r5, 80092fa <_dtoa_r+0x42>
 80092dc:	2010      	movs	r0, #16
 80092de:	f7ff f895 	bl	800840c <malloc>
 80092e2:	4602      	mov	r2, r0
 80092e4:	6260      	str	r0, [r4, #36]	; 0x24
 80092e6:	b920      	cbnz	r0, 80092f2 <_dtoa_r+0x3a>
 80092e8:	4ba7      	ldr	r3, [pc, #668]	; (8009588 <_dtoa_r+0x2d0>)
 80092ea:	21ea      	movs	r1, #234	; 0xea
 80092ec:	48a7      	ldr	r0, [pc, #668]	; (800958c <_dtoa_r+0x2d4>)
 80092ee:	f001 fd59 	bl	800ada4 <__assert_func>
 80092f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80092f6:	6005      	str	r5, [r0, #0]
 80092f8:	60c5      	str	r5, [r0, #12]
 80092fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092fc:	6819      	ldr	r1, [r3, #0]
 80092fe:	b151      	cbz	r1, 8009316 <_dtoa_r+0x5e>
 8009300:	685a      	ldr	r2, [r3, #4]
 8009302:	604a      	str	r2, [r1, #4]
 8009304:	2301      	movs	r3, #1
 8009306:	4093      	lsls	r3, r2
 8009308:	608b      	str	r3, [r1, #8]
 800930a:	4620      	mov	r0, r4
 800930c:	f001 f840 	bl	800a390 <_Bfree>
 8009310:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009312:	2200      	movs	r2, #0
 8009314:	601a      	str	r2, [r3, #0]
 8009316:	1e3b      	subs	r3, r7, #0
 8009318:	bfaa      	itet	ge
 800931a:	2300      	movge	r3, #0
 800931c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009320:	f8c8 3000 	strge.w	r3, [r8]
 8009324:	4b9a      	ldr	r3, [pc, #616]	; (8009590 <_dtoa_r+0x2d8>)
 8009326:	bfbc      	itt	lt
 8009328:	2201      	movlt	r2, #1
 800932a:	f8c8 2000 	strlt.w	r2, [r8]
 800932e:	ea33 030b 	bics.w	r3, r3, fp
 8009332:	d11b      	bne.n	800936c <_dtoa_r+0xb4>
 8009334:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009336:	f242 730f 	movw	r3, #9999	; 0x270f
 800933a:	6013      	str	r3, [r2, #0]
 800933c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009340:	4333      	orrs	r3, r6
 8009342:	f000 8592 	beq.w	8009e6a <_dtoa_r+0xbb2>
 8009346:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009348:	b963      	cbnz	r3, 8009364 <_dtoa_r+0xac>
 800934a:	4b92      	ldr	r3, [pc, #584]	; (8009594 <_dtoa_r+0x2dc>)
 800934c:	e022      	b.n	8009394 <_dtoa_r+0xdc>
 800934e:	4b92      	ldr	r3, [pc, #584]	; (8009598 <_dtoa_r+0x2e0>)
 8009350:	9301      	str	r3, [sp, #4]
 8009352:	3308      	adds	r3, #8
 8009354:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009356:	6013      	str	r3, [r2, #0]
 8009358:	9801      	ldr	r0, [sp, #4]
 800935a:	b013      	add	sp, #76	; 0x4c
 800935c:	ecbd 8b04 	vpop	{d8-d9}
 8009360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009364:	4b8b      	ldr	r3, [pc, #556]	; (8009594 <_dtoa_r+0x2dc>)
 8009366:	9301      	str	r3, [sp, #4]
 8009368:	3303      	adds	r3, #3
 800936a:	e7f3      	b.n	8009354 <_dtoa_r+0x9c>
 800936c:	2200      	movs	r2, #0
 800936e:	2300      	movs	r3, #0
 8009370:	4650      	mov	r0, sl
 8009372:	4659      	mov	r1, fp
 8009374:	f7f7 fbb0 	bl	8000ad8 <__aeabi_dcmpeq>
 8009378:	ec4b ab19 	vmov	d9, sl, fp
 800937c:	4680      	mov	r8, r0
 800937e:	b158      	cbz	r0, 8009398 <_dtoa_r+0xe0>
 8009380:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009382:	2301      	movs	r3, #1
 8009384:	6013      	str	r3, [r2, #0]
 8009386:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009388:	2b00      	cmp	r3, #0
 800938a:	f000 856b 	beq.w	8009e64 <_dtoa_r+0xbac>
 800938e:	4883      	ldr	r0, [pc, #524]	; (800959c <_dtoa_r+0x2e4>)
 8009390:	6018      	str	r0, [r3, #0]
 8009392:	1e43      	subs	r3, r0, #1
 8009394:	9301      	str	r3, [sp, #4]
 8009396:	e7df      	b.n	8009358 <_dtoa_r+0xa0>
 8009398:	ec4b ab10 	vmov	d0, sl, fp
 800939c:	aa10      	add	r2, sp, #64	; 0x40
 800939e:	a911      	add	r1, sp, #68	; 0x44
 80093a0:	4620      	mov	r0, r4
 80093a2:	f001 fadd 	bl	800a960 <__d2b>
 80093a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80093aa:	ee08 0a10 	vmov	s16, r0
 80093ae:	2d00      	cmp	r5, #0
 80093b0:	f000 8084 	beq.w	80094bc <_dtoa_r+0x204>
 80093b4:	ee19 3a90 	vmov	r3, s19
 80093b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80093c0:	4656      	mov	r6, sl
 80093c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80093c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80093ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80093ce:	4b74      	ldr	r3, [pc, #464]	; (80095a0 <_dtoa_r+0x2e8>)
 80093d0:	2200      	movs	r2, #0
 80093d2:	4630      	mov	r0, r6
 80093d4:	4639      	mov	r1, r7
 80093d6:	f7f6 ff5f 	bl	8000298 <__aeabi_dsub>
 80093da:	a365      	add	r3, pc, #404	; (adr r3, 8009570 <_dtoa_r+0x2b8>)
 80093dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e0:	f7f7 f912 	bl	8000608 <__aeabi_dmul>
 80093e4:	a364      	add	r3, pc, #400	; (adr r3, 8009578 <_dtoa_r+0x2c0>)
 80093e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ea:	f7f6 ff57 	bl	800029c <__adddf3>
 80093ee:	4606      	mov	r6, r0
 80093f0:	4628      	mov	r0, r5
 80093f2:	460f      	mov	r7, r1
 80093f4:	f7f7 f89e 	bl	8000534 <__aeabi_i2d>
 80093f8:	a361      	add	r3, pc, #388	; (adr r3, 8009580 <_dtoa_r+0x2c8>)
 80093fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fe:	f7f7 f903 	bl	8000608 <__aeabi_dmul>
 8009402:	4602      	mov	r2, r0
 8009404:	460b      	mov	r3, r1
 8009406:	4630      	mov	r0, r6
 8009408:	4639      	mov	r1, r7
 800940a:	f7f6 ff47 	bl	800029c <__adddf3>
 800940e:	4606      	mov	r6, r0
 8009410:	460f      	mov	r7, r1
 8009412:	f7f7 fba9 	bl	8000b68 <__aeabi_d2iz>
 8009416:	2200      	movs	r2, #0
 8009418:	9000      	str	r0, [sp, #0]
 800941a:	2300      	movs	r3, #0
 800941c:	4630      	mov	r0, r6
 800941e:	4639      	mov	r1, r7
 8009420:	f7f7 fb64 	bl	8000aec <__aeabi_dcmplt>
 8009424:	b150      	cbz	r0, 800943c <_dtoa_r+0x184>
 8009426:	9800      	ldr	r0, [sp, #0]
 8009428:	f7f7 f884 	bl	8000534 <__aeabi_i2d>
 800942c:	4632      	mov	r2, r6
 800942e:	463b      	mov	r3, r7
 8009430:	f7f7 fb52 	bl	8000ad8 <__aeabi_dcmpeq>
 8009434:	b910      	cbnz	r0, 800943c <_dtoa_r+0x184>
 8009436:	9b00      	ldr	r3, [sp, #0]
 8009438:	3b01      	subs	r3, #1
 800943a:	9300      	str	r3, [sp, #0]
 800943c:	9b00      	ldr	r3, [sp, #0]
 800943e:	2b16      	cmp	r3, #22
 8009440:	d85a      	bhi.n	80094f8 <_dtoa_r+0x240>
 8009442:	9a00      	ldr	r2, [sp, #0]
 8009444:	4b57      	ldr	r3, [pc, #348]	; (80095a4 <_dtoa_r+0x2ec>)
 8009446:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800944a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800944e:	ec51 0b19 	vmov	r0, r1, d9
 8009452:	f7f7 fb4b 	bl	8000aec <__aeabi_dcmplt>
 8009456:	2800      	cmp	r0, #0
 8009458:	d050      	beq.n	80094fc <_dtoa_r+0x244>
 800945a:	9b00      	ldr	r3, [sp, #0]
 800945c:	3b01      	subs	r3, #1
 800945e:	9300      	str	r3, [sp, #0]
 8009460:	2300      	movs	r3, #0
 8009462:	930b      	str	r3, [sp, #44]	; 0x2c
 8009464:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009466:	1b5d      	subs	r5, r3, r5
 8009468:	1e6b      	subs	r3, r5, #1
 800946a:	9305      	str	r3, [sp, #20]
 800946c:	bf45      	ittet	mi
 800946e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009472:	9304      	strmi	r3, [sp, #16]
 8009474:	2300      	movpl	r3, #0
 8009476:	2300      	movmi	r3, #0
 8009478:	bf4c      	ite	mi
 800947a:	9305      	strmi	r3, [sp, #20]
 800947c:	9304      	strpl	r3, [sp, #16]
 800947e:	9b00      	ldr	r3, [sp, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	db3d      	blt.n	8009500 <_dtoa_r+0x248>
 8009484:	9b05      	ldr	r3, [sp, #20]
 8009486:	9a00      	ldr	r2, [sp, #0]
 8009488:	920a      	str	r2, [sp, #40]	; 0x28
 800948a:	4413      	add	r3, r2
 800948c:	9305      	str	r3, [sp, #20]
 800948e:	2300      	movs	r3, #0
 8009490:	9307      	str	r3, [sp, #28]
 8009492:	9b06      	ldr	r3, [sp, #24]
 8009494:	2b09      	cmp	r3, #9
 8009496:	f200 8089 	bhi.w	80095ac <_dtoa_r+0x2f4>
 800949a:	2b05      	cmp	r3, #5
 800949c:	bfc4      	itt	gt
 800949e:	3b04      	subgt	r3, #4
 80094a0:	9306      	strgt	r3, [sp, #24]
 80094a2:	9b06      	ldr	r3, [sp, #24]
 80094a4:	f1a3 0302 	sub.w	r3, r3, #2
 80094a8:	bfcc      	ite	gt
 80094aa:	2500      	movgt	r5, #0
 80094ac:	2501      	movle	r5, #1
 80094ae:	2b03      	cmp	r3, #3
 80094b0:	f200 8087 	bhi.w	80095c2 <_dtoa_r+0x30a>
 80094b4:	e8df f003 	tbb	[pc, r3]
 80094b8:	59383a2d 	.word	0x59383a2d
 80094bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80094c0:	441d      	add	r5, r3
 80094c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80094c6:	2b20      	cmp	r3, #32
 80094c8:	bfc1      	itttt	gt
 80094ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80094ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80094d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80094d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80094da:	bfda      	itte	le
 80094dc:	f1c3 0320 	rsble	r3, r3, #32
 80094e0:	fa06 f003 	lslle.w	r0, r6, r3
 80094e4:	4318      	orrgt	r0, r3
 80094e6:	f7f7 f815 	bl	8000514 <__aeabi_ui2d>
 80094ea:	2301      	movs	r3, #1
 80094ec:	4606      	mov	r6, r0
 80094ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80094f2:	3d01      	subs	r5, #1
 80094f4:	930e      	str	r3, [sp, #56]	; 0x38
 80094f6:	e76a      	b.n	80093ce <_dtoa_r+0x116>
 80094f8:	2301      	movs	r3, #1
 80094fa:	e7b2      	b.n	8009462 <_dtoa_r+0x1aa>
 80094fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80094fe:	e7b1      	b.n	8009464 <_dtoa_r+0x1ac>
 8009500:	9b04      	ldr	r3, [sp, #16]
 8009502:	9a00      	ldr	r2, [sp, #0]
 8009504:	1a9b      	subs	r3, r3, r2
 8009506:	9304      	str	r3, [sp, #16]
 8009508:	4253      	negs	r3, r2
 800950a:	9307      	str	r3, [sp, #28]
 800950c:	2300      	movs	r3, #0
 800950e:	930a      	str	r3, [sp, #40]	; 0x28
 8009510:	e7bf      	b.n	8009492 <_dtoa_r+0x1da>
 8009512:	2300      	movs	r3, #0
 8009514:	9308      	str	r3, [sp, #32]
 8009516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009518:	2b00      	cmp	r3, #0
 800951a:	dc55      	bgt.n	80095c8 <_dtoa_r+0x310>
 800951c:	2301      	movs	r3, #1
 800951e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009522:	461a      	mov	r2, r3
 8009524:	9209      	str	r2, [sp, #36]	; 0x24
 8009526:	e00c      	b.n	8009542 <_dtoa_r+0x28a>
 8009528:	2301      	movs	r3, #1
 800952a:	e7f3      	b.n	8009514 <_dtoa_r+0x25c>
 800952c:	2300      	movs	r3, #0
 800952e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009530:	9308      	str	r3, [sp, #32]
 8009532:	9b00      	ldr	r3, [sp, #0]
 8009534:	4413      	add	r3, r2
 8009536:	9302      	str	r3, [sp, #8]
 8009538:	3301      	adds	r3, #1
 800953a:	2b01      	cmp	r3, #1
 800953c:	9303      	str	r3, [sp, #12]
 800953e:	bfb8      	it	lt
 8009540:	2301      	movlt	r3, #1
 8009542:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009544:	2200      	movs	r2, #0
 8009546:	6042      	str	r2, [r0, #4]
 8009548:	2204      	movs	r2, #4
 800954a:	f102 0614 	add.w	r6, r2, #20
 800954e:	429e      	cmp	r6, r3
 8009550:	6841      	ldr	r1, [r0, #4]
 8009552:	d93d      	bls.n	80095d0 <_dtoa_r+0x318>
 8009554:	4620      	mov	r0, r4
 8009556:	f000 fedb 	bl	800a310 <_Balloc>
 800955a:	9001      	str	r0, [sp, #4]
 800955c:	2800      	cmp	r0, #0
 800955e:	d13b      	bne.n	80095d8 <_dtoa_r+0x320>
 8009560:	4b11      	ldr	r3, [pc, #68]	; (80095a8 <_dtoa_r+0x2f0>)
 8009562:	4602      	mov	r2, r0
 8009564:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009568:	e6c0      	b.n	80092ec <_dtoa_r+0x34>
 800956a:	2301      	movs	r3, #1
 800956c:	e7df      	b.n	800952e <_dtoa_r+0x276>
 800956e:	bf00      	nop
 8009570:	636f4361 	.word	0x636f4361
 8009574:	3fd287a7 	.word	0x3fd287a7
 8009578:	8b60c8b3 	.word	0x8b60c8b3
 800957c:	3fc68a28 	.word	0x3fc68a28
 8009580:	509f79fb 	.word	0x509f79fb
 8009584:	3fd34413 	.word	0x3fd34413
 8009588:	0800b309 	.word	0x0800b309
 800958c:	0800b320 	.word	0x0800b320
 8009590:	7ff00000 	.word	0x7ff00000
 8009594:	0800b305 	.word	0x0800b305
 8009598:	0800b2fc 	.word	0x0800b2fc
 800959c:	0800b2d9 	.word	0x0800b2d9
 80095a0:	3ff80000 	.word	0x3ff80000
 80095a4:	0800b470 	.word	0x0800b470
 80095a8:	0800b37b 	.word	0x0800b37b
 80095ac:	2501      	movs	r5, #1
 80095ae:	2300      	movs	r3, #0
 80095b0:	9306      	str	r3, [sp, #24]
 80095b2:	9508      	str	r5, [sp, #32]
 80095b4:	f04f 33ff 	mov.w	r3, #4294967295
 80095b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80095bc:	2200      	movs	r2, #0
 80095be:	2312      	movs	r3, #18
 80095c0:	e7b0      	b.n	8009524 <_dtoa_r+0x26c>
 80095c2:	2301      	movs	r3, #1
 80095c4:	9308      	str	r3, [sp, #32]
 80095c6:	e7f5      	b.n	80095b4 <_dtoa_r+0x2fc>
 80095c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80095ce:	e7b8      	b.n	8009542 <_dtoa_r+0x28a>
 80095d0:	3101      	adds	r1, #1
 80095d2:	6041      	str	r1, [r0, #4]
 80095d4:	0052      	lsls	r2, r2, #1
 80095d6:	e7b8      	b.n	800954a <_dtoa_r+0x292>
 80095d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095da:	9a01      	ldr	r2, [sp, #4]
 80095dc:	601a      	str	r2, [r3, #0]
 80095de:	9b03      	ldr	r3, [sp, #12]
 80095e0:	2b0e      	cmp	r3, #14
 80095e2:	f200 809d 	bhi.w	8009720 <_dtoa_r+0x468>
 80095e6:	2d00      	cmp	r5, #0
 80095e8:	f000 809a 	beq.w	8009720 <_dtoa_r+0x468>
 80095ec:	9b00      	ldr	r3, [sp, #0]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	dd32      	ble.n	8009658 <_dtoa_r+0x3a0>
 80095f2:	4ab7      	ldr	r2, [pc, #732]	; (80098d0 <_dtoa_r+0x618>)
 80095f4:	f003 030f 	and.w	r3, r3, #15
 80095f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80095fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009600:	9b00      	ldr	r3, [sp, #0]
 8009602:	05d8      	lsls	r0, r3, #23
 8009604:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009608:	d516      	bpl.n	8009638 <_dtoa_r+0x380>
 800960a:	4bb2      	ldr	r3, [pc, #712]	; (80098d4 <_dtoa_r+0x61c>)
 800960c:	ec51 0b19 	vmov	r0, r1, d9
 8009610:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009614:	f7f7 f922 	bl	800085c <__aeabi_ddiv>
 8009618:	f007 070f 	and.w	r7, r7, #15
 800961c:	4682      	mov	sl, r0
 800961e:	468b      	mov	fp, r1
 8009620:	2503      	movs	r5, #3
 8009622:	4eac      	ldr	r6, [pc, #688]	; (80098d4 <_dtoa_r+0x61c>)
 8009624:	b957      	cbnz	r7, 800963c <_dtoa_r+0x384>
 8009626:	4642      	mov	r2, r8
 8009628:	464b      	mov	r3, r9
 800962a:	4650      	mov	r0, sl
 800962c:	4659      	mov	r1, fp
 800962e:	f7f7 f915 	bl	800085c <__aeabi_ddiv>
 8009632:	4682      	mov	sl, r0
 8009634:	468b      	mov	fp, r1
 8009636:	e028      	b.n	800968a <_dtoa_r+0x3d2>
 8009638:	2502      	movs	r5, #2
 800963a:	e7f2      	b.n	8009622 <_dtoa_r+0x36a>
 800963c:	07f9      	lsls	r1, r7, #31
 800963e:	d508      	bpl.n	8009652 <_dtoa_r+0x39a>
 8009640:	4640      	mov	r0, r8
 8009642:	4649      	mov	r1, r9
 8009644:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009648:	f7f6 ffde 	bl	8000608 <__aeabi_dmul>
 800964c:	3501      	adds	r5, #1
 800964e:	4680      	mov	r8, r0
 8009650:	4689      	mov	r9, r1
 8009652:	107f      	asrs	r7, r7, #1
 8009654:	3608      	adds	r6, #8
 8009656:	e7e5      	b.n	8009624 <_dtoa_r+0x36c>
 8009658:	f000 809b 	beq.w	8009792 <_dtoa_r+0x4da>
 800965c:	9b00      	ldr	r3, [sp, #0]
 800965e:	4f9d      	ldr	r7, [pc, #628]	; (80098d4 <_dtoa_r+0x61c>)
 8009660:	425e      	negs	r6, r3
 8009662:	4b9b      	ldr	r3, [pc, #620]	; (80098d0 <_dtoa_r+0x618>)
 8009664:	f006 020f 	and.w	r2, r6, #15
 8009668:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800966c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009670:	ec51 0b19 	vmov	r0, r1, d9
 8009674:	f7f6 ffc8 	bl	8000608 <__aeabi_dmul>
 8009678:	1136      	asrs	r6, r6, #4
 800967a:	4682      	mov	sl, r0
 800967c:	468b      	mov	fp, r1
 800967e:	2300      	movs	r3, #0
 8009680:	2502      	movs	r5, #2
 8009682:	2e00      	cmp	r6, #0
 8009684:	d17a      	bne.n	800977c <_dtoa_r+0x4c4>
 8009686:	2b00      	cmp	r3, #0
 8009688:	d1d3      	bne.n	8009632 <_dtoa_r+0x37a>
 800968a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800968c:	2b00      	cmp	r3, #0
 800968e:	f000 8082 	beq.w	8009796 <_dtoa_r+0x4de>
 8009692:	4b91      	ldr	r3, [pc, #580]	; (80098d8 <_dtoa_r+0x620>)
 8009694:	2200      	movs	r2, #0
 8009696:	4650      	mov	r0, sl
 8009698:	4659      	mov	r1, fp
 800969a:	f7f7 fa27 	bl	8000aec <__aeabi_dcmplt>
 800969e:	2800      	cmp	r0, #0
 80096a0:	d079      	beq.n	8009796 <_dtoa_r+0x4de>
 80096a2:	9b03      	ldr	r3, [sp, #12]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d076      	beq.n	8009796 <_dtoa_r+0x4de>
 80096a8:	9b02      	ldr	r3, [sp, #8]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	dd36      	ble.n	800971c <_dtoa_r+0x464>
 80096ae:	9b00      	ldr	r3, [sp, #0]
 80096b0:	4650      	mov	r0, sl
 80096b2:	4659      	mov	r1, fp
 80096b4:	1e5f      	subs	r7, r3, #1
 80096b6:	2200      	movs	r2, #0
 80096b8:	4b88      	ldr	r3, [pc, #544]	; (80098dc <_dtoa_r+0x624>)
 80096ba:	f7f6 ffa5 	bl	8000608 <__aeabi_dmul>
 80096be:	9e02      	ldr	r6, [sp, #8]
 80096c0:	4682      	mov	sl, r0
 80096c2:	468b      	mov	fp, r1
 80096c4:	3501      	adds	r5, #1
 80096c6:	4628      	mov	r0, r5
 80096c8:	f7f6 ff34 	bl	8000534 <__aeabi_i2d>
 80096cc:	4652      	mov	r2, sl
 80096ce:	465b      	mov	r3, fp
 80096d0:	f7f6 ff9a 	bl	8000608 <__aeabi_dmul>
 80096d4:	4b82      	ldr	r3, [pc, #520]	; (80098e0 <_dtoa_r+0x628>)
 80096d6:	2200      	movs	r2, #0
 80096d8:	f7f6 fde0 	bl	800029c <__adddf3>
 80096dc:	46d0      	mov	r8, sl
 80096de:	46d9      	mov	r9, fp
 80096e0:	4682      	mov	sl, r0
 80096e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80096e6:	2e00      	cmp	r6, #0
 80096e8:	d158      	bne.n	800979c <_dtoa_r+0x4e4>
 80096ea:	4b7e      	ldr	r3, [pc, #504]	; (80098e4 <_dtoa_r+0x62c>)
 80096ec:	2200      	movs	r2, #0
 80096ee:	4640      	mov	r0, r8
 80096f0:	4649      	mov	r1, r9
 80096f2:	f7f6 fdd1 	bl	8000298 <__aeabi_dsub>
 80096f6:	4652      	mov	r2, sl
 80096f8:	465b      	mov	r3, fp
 80096fa:	4680      	mov	r8, r0
 80096fc:	4689      	mov	r9, r1
 80096fe:	f7f7 fa13 	bl	8000b28 <__aeabi_dcmpgt>
 8009702:	2800      	cmp	r0, #0
 8009704:	f040 8295 	bne.w	8009c32 <_dtoa_r+0x97a>
 8009708:	4652      	mov	r2, sl
 800970a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800970e:	4640      	mov	r0, r8
 8009710:	4649      	mov	r1, r9
 8009712:	f7f7 f9eb 	bl	8000aec <__aeabi_dcmplt>
 8009716:	2800      	cmp	r0, #0
 8009718:	f040 8289 	bne.w	8009c2e <_dtoa_r+0x976>
 800971c:	ec5b ab19 	vmov	sl, fp, d9
 8009720:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009722:	2b00      	cmp	r3, #0
 8009724:	f2c0 8148 	blt.w	80099b8 <_dtoa_r+0x700>
 8009728:	9a00      	ldr	r2, [sp, #0]
 800972a:	2a0e      	cmp	r2, #14
 800972c:	f300 8144 	bgt.w	80099b8 <_dtoa_r+0x700>
 8009730:	4b67      	ldr	r3, [pc, #412]	; (80098d0 <_dtoa_r+0x618>)
 8009732:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009736:	e9d3 8900 	ldrd	r8, r9, [r3]
 800973a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800973c:	2b00      	cmp	r3, #0
 800973e:	f280 80d5 	bge.w	80098ec <_dtoa_r+0x634>
 8009742:	9b03      	ldr	r3, [sp, #12]
 8009744:	2b00      	cmp	r3, #0
 8009746:	f300 80d1 	bgt.w	80098ec <_dtoa_r+0x634>
 800974a:	f040 826f 	bne.w	8009c2c <_dtoa_r+0x974>
 800974e:	4b65      	ldr	r3, [pc, #404]	; (80098e4 <_dtoa_r+0x62c>)
 8009750:	2200      	movs	r2, #0
 8009752:	4640      	mov	r0, r8
 8009754:	4649      	mov	r1, r9
 8009756:	f7f6 ff57 	bl	8000608 <__aeabi_dmul>
 800975a:	4652      	mov	r2, sl
 800975c:	465b      	mov	r3, fp
 800975e:	f7f7 f9d9 	bl	8000b14 <__aeabi_dcmpge>
 8009762:	9e03      	ldr	r6, [sp, #12]
 8009764:	4637      	mov	r7, r6
 8009766:	2800      	cmp	r0, #0
 8009768:	f040 8245 	bne.w	8009bf6 <_dtoa_r+0x93e>
 800976c:	9d01      	ldr	r5, [sp, #4]
 800976e:	2331      	movs	r3, #49	; 0x31
 8009770:	f805 3b01 	strb.w	r3, [r5], #1
 8009774:	9b00      	ldr	r3, [sp, #0]
 8009776:	3301      	adds	r3, #1
 8009778:	9300      	str	r3, [sp, #0]
 800977a:	e240      	b.n	8009bfe <_dtoa_r+0x946>
 800977c:	07f2      	lsls	r2, r6, #31
 800977e:	d505      	bpl.n	800978c <_dtoa_r+0x4d4>
 8009780:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009784:	f7f6 ff40 	bl	8000608 <__aeabi_dmul>
 8009788:	3501      	adds	r5, #1
 800978a:	2301      	movs	r3, #1
 800978c:	1076      	asrs	r6, r6, #1
 800978e:	3708      	adds	r7, #8
 8009790:	e777      	b.n	8009682 <_dtoa_r+0x3ca>
 8009792:	2502      	movs	r5, #2
 8009794:	e779      	b.n	800968a <_dtoa_r+0x3d2>
 8009796:	9f00      	ldr	r7, [sp, #0]
 8009798:	9e03      	ldr	r6, [sp, #12]
 800979a:	e794      	b.n	80096c6 <_dtoa_r+0x40e>
 800979c:	9901      	ldr	r1, [sp, #4]
 800979e:	4b4c      	ldr	r3, [pc, #304]	; (80098d0 <_dtoa_r+0x618>)
 80097a0:	4431      	add	r1, r6
 80097a2:	910d      	str	r1, [sp, #52]	; 0x34
 80097a4:	9908      	ldr	r1, [sp, #32]
 80097a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80097aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80097ae:	2900      	cmp	r1, #0
 80097b0:	d043      	beq.n	800983a <_dtoa_r+0x582>
 80097b2:	494d      	ldr	r1, [pc, #308]	; (80098e8 <_dtoa_r+0x630>)
 80097b4:	2000      	movs	r0, #0
 80097b6:	f7f7 f851 	bl	800085c <__aeabi_ddiv>
 80097ba:	4652      	mov	r2, sl
 80097bc:	465b      	mov	r3, fp
 80097be:	f7f6 fd6b 	bl	8000298 <__aeabi_dsub>
 80097c2:	9d01      	ldr	r5, [sp, #4]
 80097c4:	4682      	mov	sl, r0
 80097c6:	468b      	mov	fp, r1
 80097c8:	4649      	mov	r1, r9
 80097ca:	4640      	mov	r0, r8
 80097cc:	f7f7 f9cc 	bl	8000b68 <__aeabi_d2iz>
 80097d0:	4606      	mov	r6, r0
 80097d2:	f7f6 feaf 	bl	8000534 <__aeabi_i2d>
 80097d6:	4602      	mov	r2, r0
 80097d8:	460b      	mov	r3, r1
 80097da:	4640      	mov	r0, r8
 80097dc:	4649      	mov	r1, r9
 80097de:	f7f6 fd5b 	bl	8000298 <__aeabi_dsub>
 80097e2:	3630      	adds	r6, #48	; 0x30
 80097e4:	f805 6b01 	strb.w	r6, [r5], #1
 80097e8:	4652      	mov	r2, sl
 80097ea:	465b      	mov	r3, fp
 80097ec:	4680      	mov	r8, r0
 80097ee:	4689      	mov	r9, r1
 80097f0:	f7f7 f97c 	bl	8000aec <__aeabi_dcmplt>
 80097f4:	2800      	cmp	r0, #0
 80097f6:	d163      	bne.n	80098c0 <_dtoa_r+0x608>
 80097f8:	4642      	mov	r2, r8
 80097fa:	464b      	mov	r3, r9
 80097fc:	4936      	ldr	r1, [pc, #216]	; (80098d8 <_dtoa_r+0x620>)
 80097fe:	2000      	movs	r0, #0
 8009800:	f7f6 fd4a 	bl	8000298 <__aeabi_dsub>
 8009804:	4652      	mov	r2, sl
 8009806:	465b      	mov	r3, fp
 8009808:	f7f7 f970 	bl	8000aec <__aeabi_dcmplt>
 800980c:	2800      	cmp	r0, #0
 800980e:	f040 80b5 	bne.w	800997c <_dtoa_r+0x6c4>
 8009812:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009814:	429d      	cmp	r5, r3
 8009816:	d081      	beq.n	800971c <_dtoa_r+0x464>
 8009818:	4b30      	ldr	r3, [pc, #192]	; (80098dc <_dtoa_r+0x624>)
 800981a:	2200      	movs	r2, #0
 800981c:	4650      	mov	r0, sl
 800981e:	4659      	mov	r1, fp
 8009820:	f7f6 fef2 	bl	8000608 <__aeabi_dmul>
 8009824:	4b2d      	ldr	r3, [pc, #180]	; (80098dc <_dtoa_r+0x624>)
 8009826:	4682      	mov	sl, r0
 8009828:	468b      	mov	fp, r1
 800982a:	4640      	mov	r0, r8
 800982c:	4649      	mov	r1, r9
 800982e:	2200      	movs	r2, #0
 8009830:	f7f6 feea 	bl	8000608 <__aeabi_dmul>
 8009834:	4680      	mov	r8, r0
 8009836:	4689      	mov	r9, r1
 8009838:	e7c6      	b.n	80097c8 <_dtoa_r+0x510>
 800983a:	4650      	mov	r0, sl
 800983c:	4659      	mov	r1, fp
 800983e:	f7f6 fee3 	bl	8000608 <__aeabi_dmul>
 8009842:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009844:	9d01      	ldr	r5, [sp, #4]
 8009846:	930f      	str	r3, [sp, #60]	; 0x3c
 8009848:	4682      	mov	sl, r0
 800984a:	468b      	mov	fp, r1
 800984c:	4649      	mov	r1, r9
 800984e:	4640      	mov	r0, r8
 8009850:	f7f7 f98a 	bl	8000b68 <__aeabi_d2iz>
 8009854:	4606      	mov	r6, r0
 8009856:	f7f6 fe6d 	bl	8000534 <__aeabi_i2d>
 800985a:	3630      	adds	r6, #48	; 0x30
 800985c:	4602      	mov	r2, r0
 800985e:	460b      	mov	r3, r1
 8009860:	4640      	mov	r0, r8
 8009862:	4649      	mov	r1, r9
 8009864:	f7f6 fd18 	bl	8000298 <__aeabi_dsub>
 8009868:	f805 6b01 	strb.w	r6, [r5], #1
 800986c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800986e:	429d      	cmp	r5, r3
 8009870:	4680      	mov	r8, r0
 8009872:	4689      	mov	r9, r1
 8009874:	f04f 0200 	mov.w	r2, #0
 8009878:	d124      	bne.n	80098c4 <_dtoa_r+0x60c>
 800987a:	4b1b      	ldr	r3, [pc, #108]	; (80098e8 <_dtoa_r+0x630>)
 800987c:	4650      	mov	r0, sl
 800987e:	4659      	mov	r1, fp
 8009880:	f7f6 fd0c 	bl	800029c <__adddf3>
 8009884:	4602      	mov	r2, r0
 8009886:	460b      	mov	r3, r1
 8009888:	4640      	mov	r0, r8
 800988a:	4649      	mov	r1, r9
 800988c:	f7f7 f94c 	bl	8000b28 <__aeabi_dcmpgt>
 8009890:	2800      	cmp	r0, #0
 8009892:	d173      	bne.n	800997c <_dtoa_r+0x6c4>
 8009894:	4652      	mov	r2, sl
 8009896:	465b      	mov	r3, fp
 8009898:	4913      	ldr	r1, [pc, #76]	; (80098e8 <_dtoa_r+0x630>)
 800989a:	2000      	movs	r0, #0
 800989c:	f7f6 fcfc 	bl	8000298 <__aeabi_dsub>
 80098a0:	4602      	mov	r2, r0
 80098a2:	460b      	mov	r3, r1
 80098a4:	4640      	mov	r0, r8
 80098a6:	4649      	mov	r1, r9
 80098a8:	f7f7 f920 	bl	8000aec <__aeabi_dcmplt>
 80098ac:	2800      	cmp	r0, #0
 80098ae:	f43f af35 	beq.w	800971c <_dtoa_r+0x464>
 80098b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80098b4:	1e6b      	subs	r3, r5, #1
 80098b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80098b8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80098bc:	2b30      	cmp	r3, #48	; 0x30
 80098be:	d0f8      	beq.n	80098b2 <_dtoa_r+0x5fa>
 80098c0:	9700      	str	r7, [sp, #0]
 80098c2:	e049      	b.n	8009958 <_dtoa_r+0x6a0>
 80098c4:	4b05      	ldr	r3, [pc, #20]	; (80098dc <_dtoa_r+0x624>)
 80098c6:	f7f6 fe9f 	bl	8000608 <__aeabi_dmul>
 80098ca:	4680      	mov	r8, r0
 80098cc:	4689      	mov	r9, r1
 80098ce:	e7bd      	b.n	800984c <_dtoa_r+0x594>
 80098d0:	0800b470 	.word	0x0800b470
 80098d4:	0800b448 	.word	0x0800b448
 80098d8:	3ff00000 	.word	0x3ff00000
 80098dc:	40240000 	.word	0x40240000
 80098e0:	401c0000 	.word	0x401c0000
 80098e4:	40140000 	.word	0x40140000
 80098e8:	3fe00000 	.word	0x3fe00000
 80098ec:	9d01      	ldr	r5, [sp, #4]
 80098ee:	4656      	mov	r6, sl
 80098f0:	465f      	mov	r7, fp
 80098f2:	4642      	mov	r2, r8
 80098f4:	464b      	mov	r3, r9
 80098f6:	4630      	mov	r0, r6
 80098f8:	4639      	mov	r1, r7
 80098fa:	f7f6 ffaf 	bl	800085c <__aeabi_ddiv>
 80098fe:	f7f7 f933 	bl	8000b68 <__aeabi_d2iz>
 8009902:	4682      	mov	sl, r0
 8009904:	f7f6 fe16 	bl	8000534 <__aeabi_i2d>
 8009908:	4642      	mov	r2, r8
 800990a:	464b      	mov	r3, r9
 800990c:	f7f6 fe7c 	bl	8000608 <__aeabi_dmul>
 8009910:	4602      	mov	r2, r0
 8009912:	460b      	mov	r3, r1
 8009914:	4630      	mov	r0, r6
 8009916:	4639      	mov	r1, r7
 8009918:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800991c:	f7f6 fcbc 	bl	8000298 <__aeabi_dsub>
 8009920:	f805 6b01 	strb.w	r6, [r5], #1
 8009924:	9e01      	ldr	r6, [sp, #4]
 8009926:	9f03      	ldr	r7, [sp, #12]
 8009928:	1bae      	subs	r6, r5, r6
 800992a:	42b7      	cmp	r7, r6
 800992c:	4602      	mov	r2, r0
 800992e:	460b      	mov	r3, r1
 8009930:	d135      	bne.n	800999e <_dtoa_r+0x6e6>
 8009932:	f7f6 fcb3 	bl	800029c <__adddf3>
 8009936:	4642      	mov	r2, r8
 8009938:	464b      	mov	r3, r9
 800993a:	4606      	mov	r6, r0
 800993c:	460f      	mov	r7, r1
 800993e:	f7f7 f8f3 	bl	8000b28 <__aeabi_dcmpgt>
 8009942:	b9d0      	cbnz	r0, 800997a <_dtoa_r+0x6c2>
 8009944:	4642      	mov	r2, r8
 8009946:	464b      	mov	r3, r9
 8009948:	4630      	mov	r0, r6
 800994a:	4639      	mov	r1, r7
 800994c:	f7f7 f8c4 	bl	8000ad8 <__aeabi_dcmpeq>
 8009950:	b110      	cbz	r0, 8009958 <_dtoa_r+0x6a0>
 8009952:	f01a 0f01 	tst.w	sl, #1
 8009956:	d110      	bne.n	800997a <_dtoa_r+0x6c2>
 8009958:	4620      	mov	r0, r4
 800995a:	ee18 1a10 	vmov	r1, s16
 800995e:	f000 fd17 	bl	800a390 <_Bfree>
 8009962:	2300      	movs	r3, #0
 8009964:	9800      	ldr	r0, [sp, #0]
 8009966:	702b      	strb	r3, [r5, #0]
 8009968:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800996a:	3001      	adds	r0, #1
 800996c:	6018      	str	r0, [r3, #0]
 800996e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009970:	2b00      	cmp	r3, #0
 8009972:	f43f acf1 	beq.w	8009358 <_dtoa_r+0xa0>
 8009976:	601d      	str	r5, [r3, #0]
 8009978:	e4ee      	b.n	8009358 <_dtoa_r+0xa0>
 800997a:	9f00      	ldr	r7, [sp, #0]
 800997c:	462b      	mov	r3, r5
 800997e:	461d      	mov	r5, r3
 8009980:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009984:	2a39      	cmp	r2, #57	; 0x39
 8009986:	d106      	bne.n	8009996 <_dtoa_r+0x6de>
 8009988:	9a01      	ldr	r2, [sp, #4]
 800998a:	429a      	cmp	r2, r3
 800998c:	d1f7      	bne.n	800997e <_dtoa_r+0x6c6>
 800998e:	9901      	ldr	r1, [sp, #4]
 8009990:	2230      	movs	r2, #48	; 0x30
 8009992:	3701      	adds	r7, #1
 8009994:	700a      	strb	r2, [r1, #0]
 8009996:	781a      	ldrb	r2, [r3, #0]
 8009998:	3201      	adds	r2, #1
 800999a:	701a      	strb	r2, [r3, #0]
 800999c:	e790      	b.n	80098c0 <_dtoa_r+0x608>
 800999e:	4ba6      	ldr	r3, [pc, #664]	; (8009c38 <_dtoa_r+0x980>)
 80099a0:	2200      	movs	r2, #0
 80099a2:	f7f6 fe31 	bl	8000608 <__aeabi_dmul>
 80099a6:	2200      	movs	r2, #0
 80099a8:	2300      	movs	r3, #0
 80099aa:	4606      	mov	r6, r0
 80099ac:	460f      	mov	r7, r1
 80099ae:	f7f7 f893 	bl	8000ad8 <__aeabi_dcmpeq>
 80099b2:	2800      	cmp	r0, #0
 80099b4:	d09d      	beq.n	80098f2 <_dtoa_r+0x63a>
 80099b6:	e7cf      	b.n	8009958 <_dtoa_r+0x6a0>
 80099b8:	9a08      	ldr	r2, [sp, #32]
 80099ba:	2a00      	cmp	r2, #0
 80099bc:	f000 80d7 	beq.w	8009b6e <_dtoa_r+0x8b6>
 80099c0:	9a06      	ldr	r2, [sp, #24]
 80099c2:	2a01      	cmp	r2, #1
 80099c4:	f300 80ba 	bgt.w	8009b3c <_dtoa_r+0x884>
 80099c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099ca:	2a00      	cmp	r2, #0
 80099cc:	f000 80b2 	beq.w	8009b34 <_dtoa_r+0x87c>
 80099d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80099d4:	9e07      	ldr	r6, [sp, #28]
 80099d6:	9d04      	ldr	r5, [sp, #16]
 80099d8:	9a04      	ldr	r2, [sp, #16]
 80099da:	441a      	add	r2, r3
 80099dc:	9204      	str	r2, [sp, #16]
 80099de:	9a05      	ldr	r2, [sp, #20]
 80099e0:	2101      	movs	r1, #1
 80099e2:	441a      	add	r2, r3
 80099e4:	4620      	mov	r0, r4
 80099e6:	9205      	str	r2, [sp, #20]
 80099e8:	f000 fd8a 	bl	800a500 <__i2b>
 80099ec:	4607      	mov	r7, r0
 80099ee:	2d00      	cmp	r5, #0
 80099f0:	dd0c      	ble.n	8009a0c <_dtoa_r+0x754>
 80099f2:	9b05      	ldr	r3, [sp, #20]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	dd09      	ble.n	8009a0c <_dtoa_r+0x754>
 80099f8:	42ab      	cmp	r3, r5
 80099fa:	9a04      	ldr	r2, [sp, #16]
 80099fc:	bfa8      	it	ge
 80099fe:	462b      	movge	r3, r5
 8009a00:	1ad2      	subs	r2, r2, r3
 8009a02:	9204      	str	r2, [sp, #16]
 8009a04:	9a05      	ldr	r2, [sp, #20]
 8009a06:	1aed      	subs	r5, r5, r3
 8009a08:	1ad3      	subs	r3, r2, r3
 8009a0a:	9305      	str	r3, [sp, #20]
 8009a0c:	9b07      	ldr	r3, [sp, #28]
 8009a0e:	b31b      	cbz	r3, 8009a58 <_dtoa_r+0x7a0>
 8009a10:	9b08      	ldr	r3, [sp, #32]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	f000 80af 	beq.w	8009b76 <_dtoa_r+0x8be>
 8009a18:	2e00      	cmp	r6, #0
 8009a1a:	dd13      	ble.n	8009a44 <_dtoa_r+0x78c>
 8009a1c:	4639      	mov	r1, r7
 8009a1e:	4632      	mov	r2, r6
 8009a20:	4620      	mov	r0, r4
 8009a22:	f000 fe2d 	bl	800a680 <__pow5mult>
 8009a26:	ee18 2a10 	vmov	r2, s16
 8009a2a:	4601      	mov	r1, r0
 8009a2c:	4607      	mov	r7, r0
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f000 fd7c 	bl	800a52c <__multiply>
 8009a34:	ee18 1a10 	vmov	r1, s16
 8009a38:	4680      	mov	r8, r0
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f000 fca8 	bl	800a390 <_Bfree>
 8009a40:	ee08 8a10 	vmov	s16, r8
 8009a44:	9b07      	ldr	r3, [sp, #28]
 8009a46:	1b9a      	subs	r2, r3, r6
 8009a48:	d006      	beq.n	8009a58 <_dtoa_r+0x7a0>
 8009a4a:	ee18 1a10 	vmov	r1, s16
 8009a4e:	4620      	mov	r0, r4
 8009a50:	f000 fe16 	bl	800a680 <__pow5mult>
 8009a54:	ee08 0a10 	vmov	s16, r0
 8009a58:	2101      	movs	r1, #1
 8009a5a:	4620      	mov	r0, r4
 8009a5c:	f000 fd50 	bl	800a500 <__i2b>
 8009a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	4606      	mov	r6, r0
 8009a66:	f340 8088 	ble.w	8009b7a <_dtoa_r+0x8c2>
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	4601      	mov	r1, r0
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f000 fe06 	bl	800a680 <__pow5mult>
 8009a74:	9b06      	ldr	r3, [sp, #24]
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	4606      	mov	r6, r0
 8009a7a:	f340 8081 	ble.w	8009b80 <_dtoa_r+0x8c8>
 8009a7e:	f04f 0800 	mov.w	r8, #0
 8009a82:	6933      	ldr	r3, [r6, #16]
 8009a84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a88:	6918      	ldr	r0, [r3, #16]
 8009a8a:	f000 fce9 	bl	800a460 <__hi0bits>
 8009a8e:	f1c0 0020 	rsb	r0, r0, #32
 8009a92:	9b05      	ldr	r3, [sp, #20]
 8009a94:	4418      	add	r0, r3
 8009a96:	f010 001f 	ands.w	r0, r0, #31
 8009a9a:	f000 8092 	beq.w	8009bc2 <_dtoa_r+0x90a>
 8009a9e:	f1c0 0320 	rsb	r3, r0, #32
 8009aa2:	2b04      	cmp	r3, #4
 8009aa4:	f340 808a 	ble.w	8009bbc <_dtoa_r+0x904>
 8009aa8:	f1c0 001c 	rsb	r0, r0, #28
 8009aac:	9b04      	ldr	r3, [sp, #16]
 8009aae:	4403      	add	r3, r0
 8009ab0:	9304      	str	r3, [sp, #16]
 8009ab2:	9b05      	ldr	r3, [sp, #20]
 8009ab4:	4403      	add	r3, r0
 8009ab6:	4405      	add	r5, r0
 8009ab8:	9305      	str	r3, [sp, #20]
 8009aba:	9b04      	ldr	r3, [sp, #16]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	dd07      	ble.n	8009ad0 <_dtoa_r+0x818>
 8009ac0:	ee18 1a10 	vmov	r1, s16
 8009ac4:	461a      	mov	r2, r3
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	f000 fe34 	bl	800a734 <__lshift>
 8009acc:	ee08 0a10 	vmov	s16, r0
 8009ad0:	9b05      	ldr	r3, [sp, #20]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	dd05      	ble.n	8009ae2 <_dtoa_r+0x82a>
 8009ad6:	4631      	mov	r1, r6
 8009ad8:	461a      	mov	r2, r3
 8009ada:	4620      	mov	r0, r4
 8009adc:	f000 fe2a 	bl	800a734 <__lshift>
 8009ae0:	4606      	mov	r6, r0
 8009ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d06e      	beq.n	8009bc6 <_dtoa_r+0x90e>
 8009ae8:	ee18 0a10 	vmov	r0, s16
 8009aec:	4631      	mov	r1, r6
 8009aee:	f000 fe91 	bl	800a814 <__mcmp>
 8009af2:	2800      	cmp	r0, #0
 8009af4:	da67      	bge.n	8009bc6 <_dtoa_r+0x90e>
 8009af6:	9b00      	ldr	r3, [sp, #0]
 8009af8:	3b01      	subs	r3, #1
 8009afa:	ee18 1a10 	vmov	r1, s16
 8009afe:	9300      	str	r3, [sp, #0]
 8009b00:	220a      	movs	r2, #10
 8009b02:	2300      	movs	r3, #0
 8009b04:	4620      	mov	r0, r4
 8009b06:	f000 fc65 	bl	800a3d4 <__multadd>
 8009b0a:	9b08      	ldr	r3, [sp, #32]
 8009b0c:	ee08 0a10 	vmov	s16, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f000 81b1 	beq.w	8009e78 <_dtoa_r+0xbc0>
 8009b16:	2300      	movs	r3, #0
 8009b18:	4639      	mov	r1, r7
 8009b1a:	220a      	movs	r2, #10
 8009b1c:	4620      	mov	r0, r4
 8009b1e:	f000 fc59 	bl	800a3d4 <__multadd>
 8009b22:	9b02      	ldr	r3, [sp, #8]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	4607      	mov	r7, r0
 8009b28:	f300 808e 	bgt.w	8009c48 <_dtoa_r+0x990>
 8009b2c:	9b06      	ldr	r3, [sp, #24]
 8009b2e:	2b02      	cmp	r3, #2
 8009b30:	dc51      	bgt.n	8009bd6 <_dtoa_r+0x91e>
 8009b32:	e089      	b.n	8009c48 <_dtoa_r+0x990>
 8009b34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009b3a:	e74b      	b.n	80099d4 <_dtoa_r+0x71c>
 8009b3c:	9b03      	ldr	r3, [sp, #12]
 8009b3e:	1e5e      	subs	r6, r3, #1
 8009b40:	9b07      	ldr	r3, [sp, #28]
 8009b42:	42b3      	cmp	r3, r6
 8009b44:	bfbf      	itttt	lt
 8009b46:	9b07      	ldrlt	r3, [sp, #28]
 8009b48:	9607      	strlt	r6, [sp, #28]
 8009b4a:	1af2      	sublt	r2, r6, r3
 8009b4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009b4e:	bfb6      	itet	lt
 8009b50:	189b      	addlt	r3, r3, r2
 8009b52:	1b9e      	subge	r6, r3, r6
 8009b54:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009b56:	9b03      	ldr	r3, [sp, #12]
 8009b58:	bfb8      	it	lt
 8009b5a:	2600      	movlt	r6, #0
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	bfb7      	itett	lt
 8009b60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009b64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009b68:	1a9d      	sublt	r5, r3, r2
 8009b6a:	2300      	movlt	r3, #0
 8009b6c:	e734      	b.n	80099d8 <_dtoa_r+0x720>
 8009b6e:	9e07      	ldr	r6, [sp, #28]
 8009b70:	9d04      	ldr	r5, [sp, #16]
 8009b72:	9f08      	ldr	r7, [sp, #32]
 8009b74:	e73b      	b.n	80099ee <_dtoa_r+0x736>
 8009b76:	9a07      	ldr	r2, [sp, #28]
 8009b78:	e767      	b.n	8009a4a <_dtoa_r+0x792>
 8009b7a:	9b06      	ldr	r3, [sp, #24]
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	dc18      	bgt.n	8009bb2 <_dtoa_r+0x8fa>
 8009b80:	f1ba 0f00 	cmp.w	sl, #0
 8009b84:	d115      	bne.n	8009bb2 <_dtoa_r+0x8fa>
 8009b86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b8a:	b993      	cbnz	r3, 8009bb2 <_dtoa_r+0x8fa>
 8009b8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b90:	0d1b      	lsrs	r3, r3, #20
 8009b92:	051b      	lsls	r3, r3, #20
 8009b94:	b183      	cbz	r3, 8009bb8 <_dtoa_r+0x900>
 8009b96:	9b04      	ldr	r3, [sp, #16]
 8009b98:	3301      	adds	r3, #1
 8009b9a:	9304      	str	r3, [sp, #16]
 8009b9c:	9b05      	ldr	r3, [sp, #20]
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	9305      	str	r3, [sp, #20]
 8009ba2:	f04f 0801 	mov.w	r8, #1
 8009ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	f47f af6a 	bne.w	8009a82 <_dtoa_r+0x7ca>
 8009bae:	2001      	movs	r0, #1
 8009bb0:	e76f      	b.n	8009a92 <_dtoa_r+0x7da>
 8009bb2:	f04f 0800 	mov.w	r8, #0
 8009bb6:	e7f6      	b.n	8009ba6 <_dtoa_r+0x8ee>
 8009bb8:	4698      	mov	r8, r3
 8009bba:	e7f4      	b.n	8009ba6 <_dtoa_r+0x8ee>
 8009bbc:	f43f af7d 	beq.w	8009aba <_dtoa_r+0x802>
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	301c      	adds	r0, #28
 8009bc4:	e772      	b.n	8009aac <_dtoa_r+0x7f4>
 8009bc6:	9b03      	ldr	r3, [sp, #12]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	dc37      	bgt.n	8009c3c <_dtoa_r+0x984>
 8009bcc:	9b06      	ldr	r3, [sp, #24]
 8009bce:	2b02      	cmp	r3, #2
 8009bd0:	dd34      	ble.n	8009c3c <_dtoa_r+0x984>
 8009bd2:	9b03      	ldr	r3, [sp, #12]
 8009bd4:	9302      	str	r3, [sp, #8]
 8009bd6:	9b02      	ldr	r3, [sp, #8]
 8009bd8:	b96b      	cbnz	r3, 8009bf6 <_dtoa_r+0x93e>
 8009bda:	4631      	mov	r1, r6
 8009bdc:	2205      	movs	r2, #5
 8009bde:	4620      	mov	r0, r4
 8009be0:	f000 fbf8 	bl	800a3d4 <__multadd>
 8009be4:	4601      	mov	r1, r0
 8009be6:	4606      	mov	r6, r0
 8009be8:	ee18 0a10 	vmov	r0, s16
 8009bec:	f000 fe12 	bl	800a814 <__mcmp>
 8009bf0:	2800      	cmp	r0, #0
 8009bf2:	f73f adbb 	bgt.w	800976c <_dtoa_r+0x4b4>
 8009bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bf8:	9d01      	ldr	r5, [sp, #4]
 8009bfa:	43db      	mvns	r3, r3
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	f04f 0800 	mov.w	r8, #0
 8009c02:	4631      	mov	r1, r6
 8009c04:	4620      	mov	r0, r4
 8009c06:	f000 fbc3 	bl	800a390 <_Bfree>
 8009c0a:	2f00      	cmp	r7, #0
 8009c0c:	f43f aea4 	beq.w	8009958 <_dtoa_r+0x6a0>
 8009c10:	f1b8 0f00 	cmp.w	r8, #0
 8009c14:	d005      	beq.n	8009c22 <_dtoa_r+0x96a>
 8009c16:	45b8      	cmp	r8, r7
 8009c18:	d003      	beq.n	8009c22 <_dtoa_r+0x96a>
 8009c1a:	4641      	mov	r1, r8
 8009c1c:	4620      	mov	r0, r4
 8009c1e:	f000 fbb7 	bl	800a390 <_Bfree>
 8009c22:	4639      	mov	r1, r7
 8009c24:	4620      	mov	r0, r4
 8009c26:	f000 fbb3 	bl	800a390 <_Bfree>
 8009c2a:	e695      	b.n	8009958 <_dtoa_r+0x6a0>
 8009c2c:	2600      	movs	r6, #0
 8009c2e:	4637      	mov	r7, r6
 8009c30:	e7e1      	b.n	8009bf6 <_dtoa_r+0x93e>
 8009c32:	9700      	str	r7, [sp, #0]
 8009c34:	4637      	mov	r7, r6
 8009c36:	e599      	b.n	800976c <_dtoa_r+0x4b4>
 8009c38:	40240000 	.word	0x40240000
 8009c3c:	9b08      	ldr	r3, [sp, #32]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	f000 80ca 	beq.w	8009dd8 <_dtoa_r+0xb20>
 8009c44:	9b03      	ldr	r3, [sp, #12]
 8009c46:	9302      	str	r3, [sp, #8]
 8009c48:	2d00      	cmp	r5, #0
 8009c4a:	dd05      	ble.n	8009c58 <_dtoa_r+0x9a0>
 8009c4c:	4639      	mov	r1, r7
 8009c4e:	462a      	mov	r2, r5
 8009c50:	4620      	mov	r0, r4
 8009c52:	f000 fd6f 	bl	800a734 <__lshift>
 8009c56:	4607      	mov	r7, r0
 8009c58:	f1b8 0f00 	cmp.w	r8, #0
 8009c5c:	d05b      	beq.n	8009d16 <_dtoa_r+0xa5e>
 8009c5e:	6879      	ldr	r1, [r7, #4]
 8009c60:	4620      	mov	r0, r4
 8009c62:	f000 fb55 	bl	800a310 <_Balloc>
 8009c66:	4605      	mov	r5, r0
 8009c68:	b928      	cbnz	r0, 8009c76 <_dtoa_r+0x9be>
 8009c6a:	4b87      	ldr	r3, [pc, #540]	; (8009e88 <_dtoa_r+0xbd0>)
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009c72:	f7ff bb3b 	b.w	80092ec <_dtoa_r+0x34>
 8009c76:	693a      	ldr	r2, [r7, #16]
 8009c78:	3202      	adds	r2, #2
 8009c7a:	0092      	lsls	r2, r2, #2
 8009c7c:	f107 010c 	add.w	r1, r7, #12
 8009c80:	300c      	adds	r0, #12
 8009c82:	f000 fb2b 	bl	800a2dc <memcpy>
 8009c86:	2201      	movs	r2, #1
 8009c88:	4629      	mov	r1, r5
 8009c8a:	4620      	mov	r0, r4
 8009c8c:	f000 fd52 	bl	800a734 <__lshift>
 8009c90:	9b01      	ldr	r3, [sp, #4]
 8009c92:	f103 0901 	add.w	r9, r3, #1
 8009c96:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009c9a:	4413      	add	r3, r2
 8009c9c:	9305      	str	r3, [sp, #20]
 8009c9e:	f00a 0301 	and.w	r3, sl, #1
 8009ca2:	46b8      	mov	r8, r7
 8009ca4:	9304      	str	r3, [sp, #16]
 8009ca6:	4607      	mov	r7, r0
 8009ca8:	4631      	mov	r1, r6
 8009caa:	ee18 0a10 	vmov	r0, s16
 8009cae:	f7ff fa75 	bl	800919c <quorem>
 8009cb2:	4641      	mov	r1, r8
 8009cb4:	9002      	str	r0, [sp, #8]
 8009cb6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009cba:	ee18 0a10 	vmov	r0, s16
 8009cbe:	f000 fda9 	bl	800a814 <__mcmp>
 8009cc2:	463a      	mov	r2, r7
 8009cc4:	9003      	str	r0, [sp, #12]
 8009cc6:	4631      	mov	r1, r6
 8009cc8:	4620      	mov	r0, r4
 8009cca:	f000 fdbf 	bl	800a84c <__mdiff>
 8009cce:	68c2      	ldr	r2, [r0, #12]
 8009cd0:	f109 3bff 	add.w	fp, r9, #4294967295
 8009cd4:	4605      	mov	r5, r0
 8009cd6:	bb02      	cbnz	r2, 8009d1a <_dtoa_r+0xa62>
 8009cd8:	4601      	mov	r1, r0
 8009cda:	ee18 0a10 	vmov	r0, s16
 8009cde:	f000 fd99 	bl	800a814 <__mcmp>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	4629      	mov	r1, r5
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	9207      	str	r2, [sp, #28]
 8009cea:	f000 fb51 	bl	800a390 <_Bfree>
 8009cee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009cf2:	ea43 0102 	orr.w	r1, r3, r2
 8009cf6:	9b04      	ldr	r3, [sp, #16]
 8009cf8:	430b      	orrs	r3, r1
 8009cfa:	464d      	mov	r5, r9
 8009cfc:	d10f      	bne.n	8009d1e <_dtoa_r+0xa66>
 8009cfe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d02:	d02a      	beq.n	8009d5a <_dtoa_r+0xaa2>
 8009d04:	9b03      	ldr	r3, [sp, #12]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	dd02      	ble.n	8009d10 <_dtoa_r+0xa58>
 8009d0a:	9b02      	ldr	r3, [sp, #8]
 8009d0c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009d10:	f88b a000 	strb.w	sl, [fp]
 8009d14:	e775      	b.n	8009c02 <_dtoa_r+0x94a>
 8009d16:	4638      	mov	r0, r7
 8009d18:	e7ba      	b.n	8009c90 <_dtoa_r+0x9d8>
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	e7e2      	b.n	8009ce4 <_dtoa_r+0xa2c>
 8009d1e:	9b03      	ldr	r3, [sp, #12]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	db04      	blt.n	8009d2e <_dtoa_r+0xa76>
 8009d24:	9906      	ldr	r1, [sp, #24]
 8009d26:	430b      	orrs	r3, r1
 8009d28:	9904      	ldr	r1, [sp, #16]
 8009d2a:	430b      	orrs	r3, r1
 8009d2c:	d122      	bne.n	8009d74 <_dtoa_r+0xabc>
 8009d2e:	2a00      	cmp	r2, #0
 8009d30:	ddee      	ble.n	8009d10 <_dtoa_r+0xa58>
 8009d32:	ee18 1a10 	vmov	r1, s16
 8009d36:	2201      	movs	r2, #1
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f000 fcfb 	bl	800a734 <__lshift>
 8009d3e:	4631      	mov	r1, r6
 8009d40:	ee08 0a10 	vmov	s16, r0
 8009d44:	f000 fd66 	bl	800a814 <__mcmp>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	dc03      	bgt.n	8009d54 <_dtoa_r+0xa9c>
 8009d4c:	d1e0      	bne.n	8009d10 <_dtoa_r+0xa58>
 8009d4e:	f01a 0f01 	tst.w	sl, #1
 8009d52:	d0dd      	beq.n	8009d10 <_dtoa_r+0xa58>
 8009d54:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d58:	d1d7      	bne.n	8009d0a <_dtoa_r+0xa52>
 8009d5a:	2339      	movs	r3, #57	; 0x39
 8009d5c:	f88b 3000 	strb.w	r3, [fp]
 8009d60:	462b      	mov	r3, r5
 8009d62:	461d      	mov	r5, r3
 8009d64:	3b01      	subs	r3, #1
 8009d66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009d6a:	2a39      	cmp	r2, #57	; 0x39
 8009d6c:	d071      	beq.n	8009e52 <_dtoa_r+0xb9a>
 8009d6e:	3201      	adds	r2, #1
 8009d70:	701a      	strb	r2, [r3, #0]
 8009d72:	e746      	b.n	8009c02 <_dtoa_r+0x94a>
 8009d74:	2a00      	cmp	r2, #0
 8009d76:	dd07      	ble.n	8009d88 <_dtoa_r+0xad0>
 8009d78:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d7c:	d0ed      	beq.n	8009d5a <_dtoa_r+0xaa2>
 8009d7e:	f10a 0301 	add.w	r3, sl, #1
 8009d82:	f88b 3000 	strb.w	r3, [fp]
 8009d86:	e73c      	b.n	8009c02 <_dtoa_r+0x94a>
 8009d88:	9b05      	ldr	r3, [sp, #20]
 8009d8a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009d8e:	4599      	cmp	r9, r3
 8009d90:	d047      	beq.n	8009e22 <_dtoa_r+0xb6a>
 8009d92:	ee18 1a10 	vmov	r1, s16
 8009d96:	2300      	movs	r3, #0
 8009d98:	220a      	movs	r2, #10
 8009d9a:	4620      	mov	r0, r4
 8009d9c:	f000 fb1a 	bl	800a3d4 <__multadd>
 8009da0:	45b8      	cmp	r8, r7
 8009da2:	ee08 0a10 	vmov	s16, r0
 8009da6:	f04f 0300 	mov.w	r3, #0
 8009daa:	f04f 020a 	mov.w	r2, #10
 8009dae:	4641      	mov	r1, r8
 8009db0:	4620      	mov	r0, r4
 8009db2:	d106      	bne.n	8009dc2 <_dtoa_r+0xb0a>
 8009db4:	f000 fb0e 	bl	800a3d4 <__multadd>
 8009db8:	4680      	mov	r8, r0
 8009dba:	4607      	mov	r7, r0
 8009dbc:	f109 0901 	add.w	r9, r9, #1
 8009dc0:	e772      	b.n	8009ca8 <_dtoa_r+0x9f0>
 8009dc2:	f000 fb07 	bl	800a3d4 <__multadd>
 8009dc6:	4639      	mov	r1, r7
 8009dc8:	4680      	mov	r8, r0
 8009dca:	2300      	movs	r3, #0
 8009dcc:	220a      	movs	r2, #10
 8009dce:	4620      	mov	r0, r4
 8009dd0:	f000 fb00 	bl	800a3d4 <__multadd>
 8009dd4:	4607      	mov	r7, r0
 8009dd6:	e7f1      	b.n	8009dbc <_dtoa_r+0xb04>
 8009dd8:	9b03      	ldr	r3, [sp, #12]
 8009dda:	9302      	str	r3, [sp, #8]
 8009ddc:	9d01      	ldr	r5, [sp, #4]
 8009dde:	ee18 0a10 	vmov	r0, s16
 8009de2:	4631      	mov	r1, r6
 8009de4:	f7ff f9da 	bl	800919c <quorem>
 8009de8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009dec:	9b01      	ldr	r3, [sp, #4]
 8009dee:	f805 ab01 	strb.w	sl, [r5], #1
 8009df2:	1aea      	subs	r2, r5, r3
 8009df4:	9b02      	ldr	r3, [sp, #8]
 8009df6:	4293      	cmp	r3, r2
 8009df8:	dd09      	ble.n	8009e0e <_dtoa_r+0xb56>
 8009dfa:	ee18 1a10 	vmov	r1, s16
 8009dfe:	2300      	movs	r3, #0
 8009e00:	220a      	movs	r2, #10
 8009e02:	4620      	mov	r0, r4
 8009e04:	f000 fae6 	bl	800a3d4 <__multadd>
 8009e08:	ee08 0a10 	vmov	s16, r0
 8009e0c:	e7e7      	b.n	8009dde <_dtoa_r+0xb26>
 8009e0e:	9b02      	ldr	r3, [sp, #8]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	bfc8      	it	gt
 8009e14:	461d      	movgt	r5, r3
 8009e16:	9b01      	ldr	r3, [sp, #4]
 8009e18:	bfd8      	it	le
 8009e1a:	2501      	movle	r5, #1
 8009e1c:	441d      	add	r5, r3
 8009e1e:	f04f 0800 	mov.w	r8, #0
 8009e22:	ee18 1a10 	vmov	r1, s16
 8009e26:	2201      	movs	r2, #1
 8009e28:	4620      	mov	r0, r4
 8009e2a:	f000 fc83 	bl	800a734 <__lshift>
 8009e2e:	4631      	mov	r1, r6
 8009e30:	ee08 0a10 	vmov	s16, r0
 8009e34:	f000 fcee 	bl	800a814 <__mcmp>
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	dc91      	bgt.n	8009d60 <_dtoa_r+0xaa8>
 8009e3c:	d102      	bne.n	8009e44 <_dtoa_r+0xb8c>
 8009e3e:	f01a 0f01 	tst.w	sl, #1
 8009e42:	d18d      	bne.n	8009d60 <_dtoa_r+0xaa8>
 8009e44:	462b      	mov	r3, r5
 8009e46:	461d      	mov	r5, r3
 8009e48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e4c:	2a30      	cmp	r2, #48	; 0x30
 8009e4e:	d0fa      	beq.n	8009e46 <_dtoa_r+0xb8e>
 8009e50:	e6d7      	b.n	8009c02 <_dtoa_r+0x94a>
 8009e52:	9a01      	ldr	r2, [sp, #4]
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d184      	bne.n	8009d62 <_dtoa_r+0xaaa>
 8009e58:	9b00      	ldr	r3, [sp, #0]
 8009e5a:	3301      	adds	r3, #1
 8009e5c:	9300      	str	r3, [sp, #0]
 8009e5e:	2331      	movs	r3, #49	; 0x31
 8009e60:	7013      	strb	r3, [r2, #0]
 8009e62:	e6ce      	b.n	8009c02 <_dtoa_r+0x94a>
 8009e64:	4b09      	ldr	r3, [pc, #36]	; (8009e8c <_dtoa_r+0xbd4>)
 8009e66:	f7ff ba95 	b.w	8009394 <_dtoa_r+0xdc>
 8009e6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	f47f aa6e 	bne.w	800934e <_dtoa_r+0x96>
 8009e72:	4b07      	ldr	r3, [pc, #28]	; (8009e90 <_dtoa_r+0xbd8>)
 8009e74:	f7ff ba8e 	b.w	8009394 <_dtoa_r+0xdc>
 8009e78:	9b02      	ldr	r3, [sp, #8]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	dcae      	bgt.n	8009ddc <_dtoa_r+0xb24>
 8009e7e:	9b06      	ldr	r3, [sp, #24]
 8009e80:	2b02      	cmp	r3, #2
 8009e82:	f73f aea8 	bgt.w	8009bd6 <_dtoa_r+0x91e>
 8009e86:	e7a9      	b.n	8009ddc <_dtoa_r+0xb24>
 8009e88:	0800b37b 	.word	0x0800b37b
 8009e8c:	0800b2d8 	.word	0x0800b2d8
 8009e90:	0800b2fc 	.word	0x0800b2fc

08009e94 <__sflush_r>:
 8009e94:	898a      	ldrh	r2, [r1, #12]
 8009e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e9a:	4605      	mov	r5, r0
 8009e9c:	0710      	lsls	r0, r2, #28
 8009e9e:	460c      	mov	r4, r1
 8009ea0:	d458      	bmi.n	8009f54 <__sflush_r+0xc0>
 8009ea2:	684b      	ldr	r3, [r1, #4]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	dc05      	bgt.n	8009eb4 <__sflush_r+0x20>
 8009ea8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	dc02      	bgt.n	8009eb4 <__sflush_r+0x20>
 8009eae:	2000      	movs	r0, #0
 8009eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009eb6:	2e00      	cmp	r6, #0
 8009eb8:	d0f9      	beq.n	8009eae <__sflush_r+0x1a>
 8009eba:	2300      	movs	r3, #0
 8009ebc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ec0:	682f      	ldr	r7, [r5, #0]
 8009ec2:	602b      	str	r3, [r5, #0]
 8009ec4:	d032      	beq.n	8009f2c <__sflush_r+0x98>
 8009ec6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ec8:	89a3      	ldrh	r3, [r4, #12]
 8009eca:	075a      	lsls	r2, r3, #29
 8009ecc:	d505      	bpl.n	8009eda <__sflush_r+0x46>
 8009ece:	6863      	ldr	r3, [r4, #4]
 8009ed0:	1ac0      	subs	r0, r0, r3
 8009ed2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ed4:	b10b      	cbz	r3, 8009eda <__sflush_r+0x46>
 8009ed6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009ed8:	1ac0      	subs	r0, r0, r3
 8009eda:	2300      	movs	r3, #0
 8009edc:	4602      	mov	r2, r0
 8009ede:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ee0:	6a21      	ldr	r1, [r4, #32]
 8009ee2:	4628      	mov	r0, r5
 8009ee4:	47b0      	blx	r6
 8009ee6:	1c43      	adds	r3, r0, #1
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	d106      	bne.n	8009efa <__sflush_r+0x66>
 8009eec:	6829      	ldr	r1, [r5, #0]
 8009eee:	291d      	cmp	r1, #29
 8009ef0:	d82c      	bhi.n	8009f4c <__sflush_r+0xb8>
 8009ef2:	4a2a      	ldr	r2, [pc, #168]	; (8009f9c <__sflush_r+0x108>)
 8009ef4:	40ca      	lsrs	r2, r1
 8009ef6:	07d6      	lsls	r6, r2, #31
 8009ef8:	d528      	bpl.n	8009f4c <__sflush_r+0xb8>
 8009efa:	2200      	movs	r2, #0
 8009efc:	6062      	str	r2, [r4, #4]
 8009efe:	04d9      	lsls	r1, r3, #19
 8009f00:	6922      	ldr	r2, [r4, #16]
 8009f02:	6022      	str	r2, [r4, #0]
 8009f04:	d504      	bpl.n	8009f10 <__sflush_r+0x7c>
 8009f06:	1c42      	adds	r2, r0, #1
 8009f08:	d101      	bne.n	8009f0e <__sflush_r+0x7a>
 8009f0a:	682b      	ldr	r3, [r5, #0]
 8009f0c:	b903      	cbnz	r3, 8009f10 <__sflush_r+0x7c>
 8009f0e:	6560      	str	r0, [r4, #84]	; 0x54
 8009f10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f12:	602f      	str	r7, [r5, #0]
 8009f14:	2900      	cmp	r1, #0
 8009f16:	d0ca      	beq.n	8009eae <__sflush_r+0x1a>
 8009f18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f1c:	4299      	cmp	r1, r3
 8009f1e:	d002      	beq.n	8009f26 <__sflush_r+0x92>
 8009f20:	4628      	mov	r0, r5
 8009f22:	f7fe fa8b 	bl	800843c <_free_r>
 8009f26:	2000      	movs	r0, #0
 8009f28:	6360      	str	r0, [r4, #52]	; 0x34
 8009f2a:	e7c1      	b.n	8009eb0 <__sflush_r+0x1c>
 8009f2c:	6a21      	ldr	r1, [r4, #32]
 8009f2e:	2301      	movs	r3, #1
 8009f30:	4628      	mov	r0, r5
 8009f32:	47b0      	blx	r6
 8009f34:	1c41      	adds	r1, r0, #1
 8009f36:	d1c7      	bne.n	8009ec8 <__sflush_r+0x34>
 8009f38:	682b      	ldr	r3, [r5, #0]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d0c4      	beq.n	8009ec8 <__sflush_r+0x34>
 8009f3e:	2b1d      	cmp	r3, #29
 8009f40:	d001      	beq.n	8009f46 <__sflush_r+0xb2>
 8009f42:	2b16      	cmp	r3, #22
 8009f44:	d101      	bne.n	8009f4a <__sflush_r+0xb6>
 8009f46:	602f      	str	r7, [r5, #0]
 8009f48:	e7b1      	b.n	8009eae <__sflush_r+0x1a>
 8009f4a:	89a3      	ldrh	r3, [r4, #12]
 8009f4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f50:	81a3      	strh	r3, [r4, #12]
 8009f52:	e7ad      	b.n	8009eb0 <__sflush_r+0x1c>
 8009f54:	690f      	ldr	r7, [r1, #16]
 8009f56:	2f00      	cmp	r7, #0
 8009f58:	d0a9      	beq.n	8009eae <__sflush_r+0x1a>
 8009f5a:	0793      	lsls	r3, r2, #30
 8009f5c:	680e      	ldr	r6, [r1, #0]
 8009f5e:	bf08      	it	eq
 8009f60:	694b      	ldreq	r3, [r1, #20]
 8009f62:	600f      	str	r7, [r1, #0]
 8009f64:	bf18      	it	ne
 8009f66:	2300      	movne	r3, #0
 8009f68:	eba6 0807 	sub.w	r8, r6, r7
 8009f6c:	608b      	str	r3, [r1, #8]
 8009f6e:	f1b8 0f00 	cmp.w	r8, #0
 8009f72:	dd9c      	ble.n	8009eae <__sflush_r+0x1a>
 8009f74:	6a21      	ldr	r1, [r4, #32]
 8009f76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f78:	4643      	mov	r3, r8
 8009f7a:	463a      	mov	r2, r7
 8009f7c:	4628      	mov	r0, r5
 8009f7e:	47b0      	blx	r6
 8009f80:	2800      	cmp	r0, #0
 8009f82:	dc06      	bgt.n	8009f92 <__sflush_r+0xfe>
 8009f84:	89a3      	ldrh	r3, [r4, #12]
 8009f86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f8a:	81a3      	strh	r3, [r4, #12]
 8009f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f90:	e78e      	b.n	8009eb0 <__sflush_r+0x1c>
 8009f92:	4407      	add	r7, r0
 8009f94:	eba8 0800 	sub.w	r8, r8, r0
 8009f98:	e7e9      	b.n	8009f6e <__sflush_r+0xda>
 8009f9a:	bf00      	nop
 8009f9c:	20400001 	.word	0x20400001

08009fa0 <_fflush_r>:
 8009fa0:	b538      	push	{r3, r4, r5, lr}
 8009fa2:	690b      	ldr	r3, [r1, #16]
 8009fa4:	4605      	mov	r5, r0
 8009fa6:	460c      	mov	r4, r1
 8009fa8:	b913      	cbnz	r3, 8009fb0 <_fflush_r+0x10>
 8009faa:	2500      	movs	r5, #0
 8009fac:	4628      	mov	r0, r5
 8009fae:	bd38      	pop	{r3, r4, r5, pc}
 8009fb0:	b118      	cbz	r0, 8009fba <_fflush_r+0x1a>
 8009fb2:	6983      	ldr	r3, [r0, #24]
 8009fb4:	b90b      	cbnz	r3, 8009fba <_fflush_r+0x1a>
 8009fb6:	f000 f887 	bl	800a0c8 <__sinit>
 8009fba:	4b14      	ldr	r3, [pc, #80]	; (800a00c <_fflush_r+0x6c>)
 8009fbc:	429c      	cmp	r4, r3
 8009fbe:	d11b      	bne.n	8009ff8 <_fflush_r+0x58>
 8009fc0:	686c      	ldr	r4, [r5, #4]
 8009fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d0ef      	beq.n	8009faa <_fflush_r+0xa>
 8009fca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009fcc:	07d0      	lsls	r0, r2, #31
 8009fce:	d404      	bmi.n	8009fda <_fflush_r+0x3a>
 8009fd0:	0599      	lsls	r1, r3, #22
 8009fd2:	d402      	bmi.n	8009fda <_fflush_r+0x3a>
 8009fd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fd6:	f000 f91a 	bl	800a20e <__retarget_lock_acquire_recursive>
 8009fda:	4628      	mov	r0, r5
 8009fdc:	4621      	mov	r1, r4
 8009fde:	f7ff ff59 	bl	8009e94 <__sflush_r>
 8009fe2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009fe4:	07da      	lsls	r2, r3, #31
 8009fe6:	4605      	mov	r5, r0
 8009fe8:	d4e0      	bmi.n	8009fac <_fflush_r+0xc>
 8009fea:	89a3      	ldrh	r3, [r4, #12]
 8009fec:	059b      	lsls	r3, r3, #22
 8009fee:	d4dd      	bmi.n	8009fac <_fflush_r+0xc>
 8009ff0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ff2:	f000 f90d 	bl	800a210 <__retarget_lock_release_recursive>
 8009ff6:	e7d9      	b.n	8009fac <_fflush_r+0xc>
 8009ff8:	4b05      	ldr	r3, [pc, #20]	; (800a010 <_fflush_r+0x70>)
 8009ffa:	429c      	cmp	r4, r3
 8009ffc:	d101      	bne.n	800a002 <_fflush_r+0x62>
 8009ffe:	68ac      	ldr	r4, [r5, #8]
 800a000:	e7df      	b.n	8009fc2 <_fflush_r+0x22>
 800a002:	4b04      	ldr	r3, [pc, #16]	; (800a014 <_fflush_r+0x74>)
 800a004:	429c      	cmp	r4, r3
 800a006:	bf08      	it	eq
 800a008:	68ec      	ldreq	r4, [r5, #12]
 800a00a:	e7da      	b.n	8009fc2 <_fflush_r+0x22>
 800a00c:	0800b3ac 	.word	0x0800b3ac
 800a010:	0800b3cc 	.word	0x0800b3cc
 800a014:	0800b38c 	.word	0x0800b38c

0800a018 <std>:
 800a018:	2300      	movs	r3, #0
 800a01a:	b510      	push	{r4, lr}
 800a01c:	4604      	mov	r4, r0
 800a01e:	e9c0 3300 	strd	r3, r3, [r0]
 800a022:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a026:	6083      	str	r3, [r0, #8]
 800a028:	8181      	strh	r1, [r0, #12]
 800a02a:	6643      	str	r3, [r0, #100]	; 0x64
 800a02c:	81c2      	strh	r2, [r0, #14]
 800a02e:	6183      	str	r3, [r0, #24]
 800a030:	4619      	mov	r1, r3
 800a032:	2208      	movs	r2, #8
 800a034:	305c      	adds	r0, #92	; 0x5c
 800a036:	f7fe f9f9 	bl	800842c <memset>
 800a03a:	4b05      	ldr	r3, [pc, #20]	; (800a050 <std+0x38>)
 800a03c:	6263      	str	r3, [r4, #36]	; 0x24
 800a03e:	4b05      	ldr	r3, [pc, #20]	; (800a054 <std+0x3c>)
 800a040:	62a3      	str	r3, [r4, #40]	; 0x28
 800a042:	4b05      	ldr	r3, [pc, #20]	; (800a058 <std+0x40>)
 800a044:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a046:	4b05      	ldr	r3, [pc, #20]	; (800a05c <std+0x44>)
 800a048:	6224      	str	r4, [r4, #32]
 800a04a:	6323      	str	r3, [r4, #48]	; 0x30
 800a04c:	bd10      	pop	{r4, pc}
 800a04e:	bf00      	nop
 800a050:	0800acf9 	.word	0x0800acf9
 800a054:	0800ad1b 	.word	0x0800ad1b
 800a058:	0800ad53 	.word	0x0800ad53
 800a05c:	0800ad77 	.word	0x0800ad77

0800a060 <_cleanup_r>:
 800a060:	4901      	ldr	r1, [pc, #4]	; (800a068 <_cleanup_r+0x8>)
 800a062:	f000 b8af 	b.w	800a1c4 <_fwalk_reent>
 800a066:	bf00      	nop
 800a068:	08009fa1 	.word	0x08009fa1

0800a06c <__sfmoreglue>:
 800a06c:	b570      	push	{r4, r5, r6, lr}
 800a06e:	2268      	movs	r2, #104	; 0x68
 800a070:	1e4d      	subs	r5, r1, #1
 800a072:	4355      	muls	r5, r2
 800a074:	460e      	mov	r6, r1
 800a076:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a07a:	f7fe fa4b 	bl	8008514 <_malloc_r>
 800a07e:	4604      	mov	r4, r0
 800a080:	b140      	cbz	r0, 800a094 <__sfmoreglue+0x28>
 800a082:	2100      	movs	r1, #0
 800a084:	e9c0 1600 	strd	r1, r6, [r0]
 800a088:	300c      	adds	r0, #12
 800a08a:	60a0      	str	r0, [r4, #8]
 800a08c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a090:	f7fe f9cc 	bl	800842c <memset>
 800a094:	4620      	mov	r0, r4
 800a096:	bd70      	pop	{r4, r5, r6, pc}

0800a098 <__sfp_lock_acquire>:
 800a098:	4801      	ldr	r0, [pc, #4]	; (800a0a0 <__sfp_lock_acquire+0x8>)
 800a09a:	f000 b8b8 	b.w	800a20e <__retarget_lock_acquire_recursive>
 800a09e:	bf00      	nop
 800a0a0:	20003179 	.word	0x20003179

0800a0a4 <__sfp_lock_release>:
 800a0a4:	4801      	ldr	r0, [pc, #4]	; (800a0ac <__sfp_lock_release+0x8>)
 800a0a6:	f000 b8b3 	b.w	800a210 <__retarget_lock_release_recursive>
 800a0aa:	bf00      	nop
 800a0ac:	20003179 	.word	0x20003179

0800a0b0 <__sinit_lock_acquire>:
 800a0b0:	4801      	ldr	r0, [pc, #4]	; (800a0b8 <__sinit_lock_acquire+0x8>)
 800a0b2:	f000 b8ac 	b.w	800a20e <__retarget_lock_acquire_recursive>
 800a0b6:	bf00      	nop
 800a0b8:	2000317a 	.word	0x2000317a

0800a0bc <__sinit_lock_release>:
 800a0bc:	4801      	ldr	r0, [pc, #4]	; (800a0c4 <__sinit_lock_release+0x8>)
 800a0be:	f000 b8a7 	b.w	800a210 <__retarget_lock_release_recursive>
 800a0c2:	bf00      	nop
 800a0c4:	2000317a 	.word	0x2000317a

0800a0c8 <__sinit>:
 800a0c8:	b510      	push	{r4, lr}
 800a0ca:	4604      	mov	r4, r0
 800a0cc:	f7ff fff0 	bl	800a0b0 <__sinit_lock_acquire>
 800a0d0:	69a3      	ldr	r3, [r4, #24]
 800a0d2:	b11b      	cbz	r3, 800a0dc <__sinit+0x14>
 800a0d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0d8:	f7ff bff0 	b.w	800a0bc <__sinit_lock_release>
 800a0dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a0e0:	6523      	str	r3, [r4, #80]	; 0x50
 800a0e2:	4b13      	ldr	r3, [pc, #76]	; (800a130 <__sinit+0x68>)
 800a0e4:	4a13      	ldr	r2, [pc, #76]	; (800a134 <__sinit+0x6c>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	62a2      	str	r2, [r4, #40]	; 0x28
 800a0ea:	42a3      	cmp	r3, r4
 800a0ec:	bf04      	itt	eq
 800a0ee:	2301      	moveq	r3, #1
 800a0f0:	61a3      	streq	r3, [r4, #24]
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	f000 f820 	bl	800a138 <__sfp>
 800a0f8:	6060      	str	r0, [r4, #4]
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	f000 f81c 	bl	800a138 <__sfp>
 800a100:	60a0      	str	r0, [r4, #8]
 800a102:	4620      	mov	r0, r4
 800a104:	f000 f818 	bl	800a138 <__sfp>
 800a108:	2200      	movs	r2, #0
 800a10a:	60e0      	str	r0, [r4, #12]
 800a10c:	2104      	movs	r1, #4
 800a10e:	6860      	ldr	r0, [r4, #4]
 800a110:	f7ff ff82 	bl	800a018 <std>
 800a114:	68a0      	ldr	r0, [r4, #8]
 800a116:	2201      	movs	r2, #1
 800a118:	2109      	movs	r1, #9
 800a11a:	f7ff ff7d 	bl	800a018 <std>
 800a11e:	68e0      	ldr	r0, [r4, #12]
 800a120:	2202      	movs	r2, #2
 800a122:	2112      	movs	r1, #18
 800a124:	f7ff ff78 	bl	800a018 <std>
 800a128:	2301      	movs	r3, #1
 800a12a:	61a3      	str	r3, [r4, #24]
 800a12c:	e7d2      	b.n	800a0d4 <__sinit+0xc>
 800a12e:	bf00      	nop
 800a130:	0800b2c4 	.word	0x0800b2c4
 800a134:	0800a061 	.word	0x0800a061

0800a138 <__sfp>:
 800a138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a13a:	4607      	mov	r7, r0
 800a13c:	f7ff ffac 	bl	800a098 <__sfp_lock_acquire>
 800a140:	4b1e      	ldr	r3, [pc, #120]	; (800a1bc <__sfp+0x84>)
 800a142:	681e      	ldr	r6, [r3, #0]
 800a144:	69b3      	ldr	r3, [r6, #24]
 800a146:	b913      	cbnz	r3, 800a14e <__sfp+0x16>
 800a148:	4630      	mov	r0, r6
 800a14a:	f7ff ffbd 	bl	800a0c8 <__sinit>
 800a14e:	3648      	adds	r6, #72	; 0x48
 800a150:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a154:	3b01      	subs	r3, #1
 800a156:	d503      	bpl.n	800a160 <__sfp+0x28>
 800a158:	6833      	ldr	r3, [r6, #0]
 800a15a:	b30b      	cbz	r3, 800a1a0 <__sfp+0x68>
 800a15c:	6836      	ldr	r6, [r6, #0]
 800a15e:	e7f7      	b.n	800a150 <__sfp+0x18>
 800a160:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a164:	b9d5      	cbnz	r5, 800a19c <__sfp+0x64>
 800a166:	4b16      	ldr	r3, [pc, #88]	; (800a1c0 <__sfp+0x88>)
 800a168:	60e3      	str	r3, [r4, #12]
 800a16a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a16e:	6665      	str	r5, [r4, #100]	; 0x64
 800a170:	f000 f84c 	bl	800a20c <__retarget_lock_init_recursive>
 800a174:	f7ff ff96 	bl	800a0a4 <__sfp_lock_release>
 800a178:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a17c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a180:	6025      	str	r5, [r4, #0]
 800a182:	61a5      	str	r5, [r4, #24]
 800a184:	2208      	movs	r2, #8
 800a186:	4629      	mov	r1, r5
 800a188:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a18c:	f7fe f94e 	bl	800842c <memset>
 800a190:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a194:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a198:	4620      	mov	r0, r4
 800a19a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a19c:	3468      	adds	r4, #104	; 0x68
 800a19e:	e7d9      	b.n	800a154 <__sfp+0x1c>
 800a1a0:	2104      	movs	r1, #4
 800a1a2:	4638      	mov	r0, r7
 800a1a4:	f7ff ff62 	bl	800a06c <__sfmoreglue>
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	6030      	str	r0, [r6, #0]
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	d1d5      	bne.n	800a15c <__sfp+0x24>
 800a1b0:	f7ff ff78 	bl	800a0a4 <__sfp_lock_release>
 800a1b4:	230c      	movs	r3, #12
 800a1b6:	603b      	str	r3, [r7, #0]
 800a1b8:	e7ee      	b.n	800a198 <__sfp+0x60>
 800a1ba:	bf00      	nop
 800a1bc:	0800b2c4 	.word	0x0800b2c4
 800a1c0:	ffff0001 	.word	0xffff0001

0800a1c4 <_fwalk_reent>:
 800a1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1c8:	4606      	mov	r6, r0
 800a1ca:	4688      	mov	r8, r1
 800a1cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a1d0:	2700      	movs	r7, #0
 800a1d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1d6:	f1b9 0901 	subs.w	r9, r9, #1
 800a1da:	d505      	bpl.n	800a1e8 <_fwalk_reent+0x24>
 800a1dc:	6824      	ldr	r4, [r4, #0]
 800a1de:	2c00      	cmp	r4, #0
 800a1e0:	d1f7      	bne.n	800a1d2 <_fwalk_reent+0xe>
 800a1e2:	4638      	mov	r0, r7
 800a1e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1e8:	89ab      	ldrh	r3, [r5, #12]
 800a1ea:	2b01      	cmp	r3, #1
 800a1ec:	d907      	bls.n	800a1fe <_fwalk_reent+0x3a>
 800a1ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a1f2:	3301      	adds	r3, #1
 800a1f4:	d003      	beq.n	800a1fe <_fwalk_reent+0x3a>
 800a1f6:	4629      	mov	r1, r5
 800a1f8:	4630      	mov	r0, r6
 800a1fa:	47c0      	blx	r8
 800a1fc:	4307      	orrs	r7, r0
 800a1fe:	3568      	adds	r5, #104	; 0x68
 800a200:	e7e9      	b.n	800a1d6 <_fwalk_reent+0x12>
	...

0800a204 <_localeconv_r>:
 800a204:	4800      	ldr	r0, [pc, #0]	; (800a208 <_localeconv_r+0x4>)
 800a206:	4770      	bx	lr
 800a208:	2000017c 	.word	0x2000017c

0800a20c <__retarget_lock_init_recursive>:
 800a20c:	4770      	bx	lr

0800a20e <__retarget_lock_acquire_recursive>:
 800a20e:	4770      	bx	lr

0800a210 <__retarget_lock_release_recursive>:
 800a210:	4770      	bx	lr

0800a212 <__swhatbuf_r>:
 800a212:	b570      	push	{r4, r5, r6, lr}
 800a214:	460e      	mov	r6, r1
 800a216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a21a:	2900      	cmp	r1, #0
 800a21c:	b096      	sub	sp, #88	; 0x58
 800a21e:	4614      	mov	r4, r2
 800a220:	461d      	mov	r5, r3
 800a222:	da08      	bge.n	800a236 <__swhatbuf_r+0x24>
 800a224:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a228:	2200      	movs	r2, #0
 800a22a:	602a      	str	r2, [r5, #0]
 800a22c:	061a      	lsls	r2, r3, #24
 800a22e:	d410      	bmi.n	800a252 <__swhatbuf_r+0x40>
 800a230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a234:	e00e      	b.n	800a254 <__swhatbuf_r+0x42>
 800a236:	466a      	mov	r2, sp
 800a238:	f000 fdf4 	bl	800ae24 <_fstat_r>
 800a23c:	2800      	cmp	r0, #0
 800a23e:	dbf1      	blt.n	800a224 <__swhatbuf_r+0x12>
 800a240:	9a01      	ldr	r2, [sp, #4]
 800a242:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a246:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a24a:	425a      	negs	r2, r3
 800a24c:	415a      	adcs	r2, r3
 800a24e:	602a      	str	r2, [r5, #0]
 800a250:	e7ee      	b.n	800a230 <__swhatbuf_r+0x1e>
 800a252:	2340      	movs	r3, #64	; 0x40
 800a254:	2000      	movs	r0, #0
 800a256:	6023      	str	r3, [r4, #0]
 800a258:	b016      	add	sp, #88	; 0x58
 800a25a:	bd70      	pop	{r4, r5, r6, pc}

0800a25c <__smakebuf_r>:
 800a25c:	898b      	ldrh	r3, [r1, #12]
 800a25e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a260:	079d      	lsls	r5, r3, #30
 800a262:	4606      	mov	r6, r0
 800a264:	460c      	mov	r4, r1
 800a266:	d507      	bpl.n	800a278 <__smakebuf_r+0x1c>
 800a268:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a26c:	6023      	str	r3, [r4, #0]
 800a26e:	6123      	str	r3, [r4, #16]
 800a270:	2301      	movs	r3, #1
 800a272:	6163      	str	r3, [r4, #20]
 800a274:	b002      	add	sp, #8
 800a276:	bd70      	pop	{r4, r5, r6, pc}
 800a278:	ab01      	add	r3, sp, #4
 800a27a:	466a      	mov	r2, sp
 800a27c:	f7ff ffc9 	bl	800a212 <__swhatbuf_r>
 800a280:	9900      	ldr	r1, [sp, #0]
 800a282:	4605      	mov	r5, r0
 800a284:	4630      	mov	r0, r6
 800a286:	f7fe f945 	bl	8008514 <_malloc_r>
 800a28a:	b948      	cbnz	r0, 800a2a0 <__smakebuf_r+0x44>
 800a28c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a290:	059a      	lsls	r2, r3, #22
 800a292:	d4ef      	bmi.n	800a274 <__smakebuf_r+0x18>
 800a294:	f023 0303 	bic.w	r3, r3, #3
 800a298:	f043 0302 	orr.w	r3, r3, #2
 800a29c:	81a3      	strh	r3, [r4, #12]
 800a29e:	e7e3      	b.n	800a268 <__smakebuf_r+0xc>
 800a2a0:	4b0d      	ldr	r3, [pc, #52]	; (800a2d8 <__smakebuf_r+0x7c>)
 800a2a2:	62b3      	str	r3, [r6, #40]	; 0x28
 800a2a4:	89a3      	ldrh	r3, [r4, #12]
 800a2a6:	6020      	str	r0, [r4, #0]
 800a2a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2ac:	81a3      	strh	r3, [r4, #12]
 800a2ae:	9b00      	ldr	r3, [sp, #0]
 800a2b0:	6163      	str	r3, [r4, #20]
 800a2b2:	9b01      	ldr	r3, [sp, #4]
 800a2b4:	6120      	str	r0, [r4, #16]
 800a2b6:	b15b      	cbz	r3, 800a2d0 <__smakebuf_r+0x74>
 800a2b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2bc:	4630      	mov	r0, r6
 800a2be:	f000 fdc3 	bl	800ae48 <_isatty_r>
 800a2c2:	b128      	cbz	r0, 800a2d0 <__smakebuf_r+0x74>
 800a2c4:	89a3      	ldrh	r3, [r4, #12]
 800a2c6:	f023 0303 	bic.w	r3, r3, #3
 800a2ca:	f043 0301 	orr.w	r3, r3, #1
 800a2ce:	81a3      	strh	r3, [r4, #12]
 800a2d0:	89a0      	ldrh	r0, [r4, #12]
 800a2d2:	4305      	orrs	r5, r0
 800a2d4:	81a5      	strh	r5, [r4, #12]
 800a2d6:	e7cd      	b.n	800a274 <__smakebuf_r+0x18>
 800a2d8:	0800a061 	.word	0x0800a061

0800a2dc <memcpy>:
 800a2dc:	440a      	add	r2, r1
 800a2de:	4291      	cmp	r1, r2
 800a2e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2e4:	d100      	bne.n	800a2e8 <memcpy+0xc>
 800a2e6:	4770      	bx	lr
 800a2e8:	b510      	push	{r4, lr}
 800a2ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a2f2:	4291      	cmp	r1, r2
 800a2f4:	d1f9      	bne.n	800a2ea <memcpy+0xe>
 800a2f6:	bd10      	pop	{r4, pc}

0800a2f8 <__malloc_lock>:
 800a2f8:	4801      	ldr	r0, [pc, #4]	; (800a300 <__malloc_lock+0x8>)
 800a2fa:	f7ff bf88 	b.w	800a20e <__retarget_lock_acquire_recursive>
 800a2fe:	bf00      	nop
 800a300:	20003178 	.word	0x20003178

0800a304 <__malloc_unlock>:
 800a304:	4801      	ldr	r0, [pc, #4]	; (800a30c <__malloc_unlock+0x8>)
 800a306:	f7ff bf83 	b.w	800a210 <__retarget_lock_release_recursive>
 800a30a:	bf00      	nop
 800a30c:	20003178 	.word	0x20003178

0800a310 <_Balloc>:
 800a310:	b570      	push	{r4, r5, r6, lr}
 800a312:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a314:	4604      	mov	r4, r0
 800a316:	460d      	mov	r5, r1
 800a318:	b976      	cbnz	r6, 800a338 <_Balloc+0x28>
 800a31a:	2010      	movs	r0, #16
 800a31c:	f7fe f876 	bl	800840c <malloc>
 800a320:	4602      	mov	r2, r0
 800a322:	6260      	str	r0, [r4, #36]	; 0x24
 800a324:	b920      	cbnz	r0, 800a330 <_Balloc+0x20>
 800a326:	4b18      	ldr	r3, [pc, #96]	; (800a388 <_Balloc+0x78>)
 800a328:	4818      	ldr	r0, [pc, #96]	; (800a38c <_Balloc+0x7c>)
 800a32a:	2166      	movs	r1, #102	; 0x66
 800a32c:	f000 fd3a 	bl	800ada4 <__assert_func>
 800a330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a334:	6006      	str	r6, [r0, #0]
 800a336:	60c6      	str	r6, [r0, #12]
 800a338:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a33a:	68f3      	ldr	r3, [r6, #12]
 800a33c:	b183      	cbz	r3, 800a360 <_Balloc+0x50>
 800a33e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a346:	b9b8      	cbnz	r0, 800a378 <_Balloc+0x68>
 800a348:	2101      	movs	r1, #1
 800a34a:	fa01 f605 	lsl.w	r6, r1, r5
 800a34e:	1d72      	adds	r2, r6, #5
 800a350:	0092      	lsls	r2, r2, #2
 800a352:	4620      	mov	r0, r4
 800a354:	f000 fb60 	bl	800aa18 <_calloc_r>
 800a358:	b160      	cbz	r0, 800a374 <_Balloc+0x64>
 800a35a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a35e:	e00e      	b.n	800a37e <_Balloc+0x6e>
 800a360:	2221      	movs	r2, #33	; 0x21
 800a362:	2104      	movs	r1, #4
 800a364:	4620      	mov	r0, r4
 800a366:	f000 fb57 	bl	800aa18 <_calloc_r>
 800a36a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a36c:	60f0      	str	r0, [r6, #12]
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d1e4      	bne.n	800a33e <_Balloc+0x2e>
 800a374:	2000      	movs	r0, #0
 800a376:	bd70      	pop	{r4, r5, r6, pc}
 800a378:	6802      	ldr	r2, [r0, #0]
 800a37a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a37e:	2300      	movs	r3, #0
 800a380:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a384:	e7f7      	b.n	800a376 <_Balloc+0x66>
 800a386:	bf00      	nop
 800a388:	0800b309 	.word	0x0800b309
 800a38c:	0800b3ec 	.word	0x0800b3ec

0800a390 <_Bfree>:
 800a390:	b570      	push	{r4, r5, r6, lr}
 800a392:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a394:	4605      	mov	r5, r0
 800a396:	460c      	mov	r4, r1
 800a398:	b976      	cbnz	r6, 800a3b8 <_Bfree+0x28>
 800a39a:	2010      	movs	r0, #16
 800a39c:	f7fe f836 	bl	800840c <malloc>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	6268      	str	r0, [r5, #36]	; 0x24
 800a3a4:	b920      	cbnz	r0, 800a3b0 <_Bfree+0x20>
 800a3a6:	4b09      	ldr	r3, [pc, #36]	; (800a3cc <_Bfree+0x3c>)
 800a3a8:	4809      	ldr	r0, [pc, #36]	; (800a3d0 <_Bfree+0x40>)
 800a3aa:	218a      	movs	r1, #138	; 0x8a
 800a3ac:	f000 fcfa 	bl	800ada4 <__assert_func>
 800a3b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3b4:	6006      	str	r6, [r0, #0]
 800a3b6:	60c6      	str	r6, [r0, #12]
 800a3b8:	b13c      	cbz	r4, 800a3ca <_Bfree+0x3a>
 800a3ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a3bc:	6862      	ldr	r2, [r4, #4]
 800a3be:	68db      	ldr	r3, [r3, #12]
 800a3c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3c4:	6021      	str	r1, [r4, #0]
 800a3c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a3ca:	bd70      	pop	{r4, r5, r6, pc}
 800a3cc:	0800b309 	.word	0x0800b309
 800a3d0:	0800b3ec 	.word	0x0800b3ec

0800a3d4 <__multadd>:
 800a3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d8:	690d      	ldr	r5, [r1, #16]
 800a3da:	4607      	mov	r7, r0
 800a3dc:	460c      	mov	r4, r1
 800a3de:	461e      	mov	r6, r3
 800a3e0:	f101 0c14 	add.w	ip, r1, #20
 800a3e4:	2000      	movs	r0, #0
 800a3e6:	f8dc 3000 	ldr.w	r3, [ip]
 800a3ea:	b299      	uxth	r1, r3
 800a3ec:	fb02 6101 	mla	r1, r2, r1, r6
 800a3f0:	0c1e      	lsrs	r6, r3, #16
 800a3f2:	0c0b      	lsrs	r3, r1, #16
 800a3f4:	fb02 3306 	mla	r3, r2, r6, r3
 800a3f8:	b289      	uxth	r1, r1
 800a3fa:	3001      	adds	r0, #1
 800a3fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a400:	4285      	cmp	r5, r0
 800a402:	f84c 1b04 	str.w	r1, [ip], #4
 800a406:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a40a:	dcec      	bgt.n	800a3e6 <__multadd+0x12>
 800a40c:	b30e      	cbz	r6, 800a452 <__multadd+0x7e>
 800a40e:	68a3      	ldr	r3, [r4, #8]
 800a410:	42ab      	cmp	r3, r5
 800a412:	dc19      	bgt.n	800a448 <__multadd+0x74>
 800a414:	6861      	ldr	r1, [r4, #4]
 800a416:	4638      	mov	r0, r7
 800a418:	3101      	adds	r1, #1
 800a41a:	f7ff ff79 	bl	800a310 <_Balloc>
 800a41e:	4680      	mov	r8, r0
 800a420:	b928      	cbnz	r0, 800a42e <__multadd+0x5a>
 800a422:	4602      	mov	r2, r0
 800a424:	4b0c      	ldr	r3, [pc, #48]	; (800a458 <__multadd+0x84>)
 800a426:	480d      	ldr	r0, [pc, #52]	; (800a45c <__multadd+0x88>)
 800a428:	21b5      	movs	r1, #181	; 0xb5
 800a42a:	f000 fcbb 	bl	800ada4 <__assert_func>
 800a42e:	6922      	ldr	r2, [r4, #16]
 800a430:	3202      	adds	r2, #2
 800a432:	f104 010c 	add.w	r1, r4, #12
 800a436:	0092      	lsls	r2, r2, #2
 800a438:	300c      	adds	r0, #12
 800a43a:	f7ff ff4f 	bl	800a2dc <memcpy>
 800a43e:	4621      	mov	r1, r4
 800a440:	4638      	mov	r0, r7
 800a442:	f7ff ffa5 	bl	800a390 <_Bfree>
 800a446:	4644      	mov	r4, r8
 800a448:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a44c:	3501      	adds	r5, #1
 800a44e:	615e      	str	r6, [r3, #20]
 800a450:	6125      	str	r5, [r4, #16]
 800a452:	4620      	mov	r0, r4
 800a454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a458:	0800b37b 	.word	0x0800b37b
 800a45c:	0800b3ec 	.word	0x0800b3ec

0800a460 <__hi0bits>:
 800a460:	0c03      	lsrs	r3, r0, #16
 800a462:	041b      	lsls	r3, r3, #16
 800a464:	b9d3      	cbnz	r3, 800a49c <__hi0bits+0x3c>
 800a466:	0400      	lsls	r0, r0, #16
 800a468:	2310      	movs	r3, #16
 800a46a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a46e:	bf04      	itt	eq
 800a470:	0200      	lsleq	r0, r0, #8
 800a472:	3308      	addeq	r3, #8
 800a474:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a478:	bf04      	itt	eq
 800a47a:	0100      	lsleq	r0, r0, #4
 800a47c:	3304      	addeq	r3, #4
 800a47e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a482:	bf04      	itt	eq
 800a484:	0080      	lsleq	r0, r0, #2
 800a486:	3302      	addeq	r3, #2
 800a488:	2800      	cmp	r0, #0
 800a48a:	db05      	blt.n	800a498 <__hi0bits+0x38>
 800a48c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a490:	f103 0301 	add.w	r3, r3, #1
 800a494:	bf08      	it	eq
 800a496:	2320      	moveq	r3, #32
 800a498:	4618      	mov	r0, r3
 800a49a:	4770      	bx	lr
 800a49c:	2300      	movs	r3, #0
 800a49e:	e7e4      	b.n	800a46a <__hi0bits+0xa>

0800a4a0 <__lo0bits>:
 800a4a0:	6803      	ldr	r3, [r0, #0]
 800a4a2:	f013 0207 	ands.w	r2, r3, #7
 800a4a6:	4601      	mov	r1, r0
 800a4a8:	d00b      	beq.n	800a4c2 <__lo0bits+0x22>
 800a4aa:	07da      	lsls	r2, r3, #31
 800a4ac:	d423      	bmi.n	800a4f6 <__lo0bits+0x56>
 800a4ae:	0798      	lsls	r0, r3, #30
 800a4b0:	bf49      	itett	mi
 800a4b2:	085b      	lsrmi	r3, r3, #1
 800a4b4:	089b      	lsrpl	r3, r3, #2
 800a4b6:	2001      	movmi	r0, #1
 800a4b8:	600b      	strmi	r3, [r1, #0]
 800a4ba:	bf5c      	itt	pl
 800a4bc:	600b      	strpl	r3, [r1, #0]
 800a4be:	2002      	movpl	r0, #2
 800a4c0:	4770      	bx	lr
 800a4c2:	b298      	uxth	r0, r3
 800a4c4:	b9a8      	cbnz	r0, 800a4f2 <__lo0bits+0x52>
 800a4c6:	0c1b      	lsrs	r3, r3, #16
 800a4c8:	2010      	movs	r0, #16
 800a4ca:	b2da      	uxtb	r2, r3
 800a4cc:	b90a      	cbnz	r2, 800a4d2 <__lo0bits+0x32>
 800a4ce:	3008      	adds	r0, #8
 800a4d0:	0a1b      	lsrs	r3, r3, #8
 800a4d2:	071a      	lsls	r2, r3, #28
 800a4d4:	bf04      	itt	eq
 800a4d6:	091b      	lsreq	r3, r3, #4
 800a4d8:	3004      	addeq	r0, #4
 800a4da:	079a      	lsls	r2, r3, #30
 800a4dc:	bf04      	itt	eq
 800a4de:	089b      	lsreq	r3, r3, #2
 800a4e0:	3002      	addeq	r0, #2
 800a4e2:	07da      	lsls	r2, r3, #31
 800a4e4:	d403      	bmi.n	800a4ee <__lo0bits+0x4e>
 800a4e6:	085b      	lsrs	r3, r3, #1
 800a4e8:	f100 0001 	add.w	r0, r0, #1
 800a4ec:	d005      	beq.n	800a4fa <__lo0bits+0x5a>
 800a4ee:	600b      	str	r3, [r1, #0]
 800a4f0:	4770      	bx	lr
 800a4f2:	4610      	mov	r0, r2
 800a4f4:	e7e9      	b.n	800a4ca <__lo0bits+0x2a>
 800a4f6:	2000      	movs	r0, #0
 800a4f8:	4770      	bx	lr
 800a4fa:	2020      	movs	r0, #32
 800a4fc:	4770      	bx	lr
	...

0800a500 <__i2b>:
 800a500:	b510      	push	{r4, lr}
 800a502:	460c      	mov	r4, r1
 800a504:	2101      	movs	r1, #1
 800a506:	f7ff ff03 	bl	800a310 <_Balloc>
 800a50a:	4602      	mov	r2, r0
 800a50c:	b928      	cbnz	r0, 800a51a <__i2b+0x1a>
 800a50e:	4b05      	ldr	r3, [pc, #20]	; (800a524 <__i2b+0x24>)
 800a510:	4805      	ldr	r0, [pc, #20]	; (800a528 <__i2b+0x28>)
 800a512:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a516:	f000 fc45 	bl	800ada4 <__assert_func>
 800a51a:	2301      	movs	r3, #1
 800a51c:	6144      	str	r4, [r0, #20]
 800a51e:	6103      	str	r3, [r0, #16]
 800a520:	bd10      	pop	{r4, pc}
 800a522:	bf00      	nop
 800a524:	0800b37b 	.word	0x0800b37b
 800a528:	0800b3ec 	.word	0x0800b3ec

0800a52c <__multiply>:
 800a52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a530:	4691      	mov	r9, r2
 800a532:	690a      	ldr	r2, [r1, #16]
 800a534:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a538:	429a      	cmp	r2, r3
 800a53a:	bfb8      	it	lt
 800a53c:	460b      	movlt	r3, r1
 800a53e:	460c      	mov	r4, r1
 800a540:	bfbc      	itt	lt
 800a542:	464c      	movlt	r4, r9
 800a544:	4699      	movlt	r9, r3
 800a546:	6927      	ldr	r7, [r4, #16]
 800a548:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a54c:	68a3      	ldr	r3, [r4, #8]
 800a54e:	6861      	ldr	r1, [r4, #4]
 800a550:	eb07 060a 	add.w	r6, r7, sl
 800a554:	42b3      	cmp	r3, r6
 800a556:	b085      	sub	sp, #20
 800a558:	bfb8      	it	lt
 800a55a:	3101      	addlt	r1, #1
 800a55c:	f7ff fed8 	bl	800a310 <_Balloc>
 800a560:	b930      	cbnz	r0, 800a570 <__multiply+0x44>
 800a562:	4602      	mov	r2, r0
 800a564:	4b44      	ldr	r3, [pc, #272]	; (800a678 <__multiply+0x14c>)
 800a566:	4845      	ldr	r0, [pc, #276]	; (800a67c <__multiply+0x150>)
 800a568:	f240 115d 	movw	r1, #349	; 0x15d
 800a56c:	f000 fc1a 	bl	800ada4 <__assert_func>
 800a570:	f100 0514 	add.w	r5, r0, #20
 800a574:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a578:	462b      	mov	r3, r5
 800a57a:	2200      	movs	r2, #0
 800a57c:	4543      	cmp	r3, r8
 800a57e:	d321      	bcc.n	800a5c4 <__multiply+0x98>
 800a580:	f104 0314 	add.w	r3, r4, #20
 800a584:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a588:	f109 0314 	add.w	r3, r9, #20
 800a58c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a590:	9202      	str	r2, [sp, #8]
 800a592:	1b3a      	subs	r2, r7, r4
 800a594:	3a15      	subs	r2, #21
 800a596:	f022 0203 	bic.w	r2, r2, #3
 800a59a:	3204      	adds	r2, #4
 800a59c:	f104 0115 	add.w	r1, r4, #21
 800a5a0:	428f      	cmp	r7, r1
 800a5a2:	bf38      	it	cc
 800a5a4:	2204      	movcc	r2, #4
 800a5a6:	9201      	str	r2, [sp, #4]
 800a5a8:	9a02      	ldr	r2, [sp, #8]
 800a5aa:	9303      	str	r3, [sp, #12]
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d80c      	bhi.n	800a5ca <__multiply+0x9e>
 800a5b0:	2e00      	cmp	r6, #0
 800a5b2:	dd03      	ble.n	800a5bc <__multiply+0x90>
 800a5b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d05a      	beq.n	800a672 <__multiply+0x146>
 800a5bc:	6106      	str	r6, [r0, #16]
 800a5be:	b005      	add	sp, #20
 800a5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c4:	f843 2b04 	str.w	r2, [r3], #4
 800a5c8:	e7d8      	b.n	800a57c <__multiply+0x50>
 800a5ca:	f8b3 a000 	ldrh.w	sl, [r3]
 800a5ce:	f1ba 0f00 	cmp.w	sl, #0
 800a5d2:	d024      	beq.n	800a61e <__multiply+0xf2>
 800a5d4:	f104 0e14 	add.w	lr, r4, #20
 800a5d8:	46a9      	mov	r9, r5
 800a5da:	f04f 0c00 	mov.w	ip, #0
 800a5de:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a5e2:	f8d9 1000 	ldr.w	r1, [r9]
 800a5e6:	fa1f fb82 	uxth.w	fp, r2
 800a5ea:	b289      	uxth	r1, r1
 800a5ec:	fb0a 110b 	mla	r1, sl, fp, r1
 800a5f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a5f4:	f8d9 2000 	ldr.w	r2, [r9]
 800a5f8:	4461      	add	r1, ip
 800a5fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a5fe:	fb0a c20b 	mla	r2, sl, fp, ip
 800a602:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a606:	b289      	uxth	r1, r1
 800a608:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a60c:	4577      	cmp	r7, lr
 800a60e:	f849 1b04 	str.w	r1, [r9], #4
 800a612:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a616:	d8e2      	bhi.n	800a5de <__multiply+0xb2>
 800a618:	9a01      	ldr	r2, [sp, #4]
 800a61a:	f845 c002 	str.w	ip, [r5, r2]
 800a61e:	9a03      	ldr	r2, [sp, #12]
 800a620:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a624:	3304      	adds	r3, #4
 800a626:	f1b9 0f00 	cmp.w	r9, #0
 800a62a:	d020      	beq.n	800a66e <__multiply+0x142>
 800a62c:	6829      	ldr	r1, [r5, #0]
 800a62e:	f104 0c14 	add.w	ip, r4, #20
 800a632:	46ae      	mov	lr, r5
 800a634:	f04f 0a00 	mov.w	sl, #0
 800a638:	f8bc b000 	ldrh.w	fp, [ip]
 800a63c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a640:	fb09 220b 	mla	r2, r9, fp, r2
 800a644:	4492      	add	sl, r2
 800a646:	b289      	uxth	r1, r1
 800a648:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a64c:	f84e 1b04 	str.w	r1, [lr], #4
 800a650:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a654:	f8be 1000 	ldrh.w	r1, [lr]
 800a658:	0c12      	lsrs	r2, r2, #16
 800a65a:	fb09 1102 	mla	r1, r9, r2, r1
 800a65e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a662:	4567      	cmp	r7, ip
 800a664:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a668:	d8e6      	bhi.n	800a638 <__multiply+0x10c>
 800a66a:	9a01      	ldr	r2, [sp, #4]
 800a66c:	50a9      	str	r1, [r5, r2]
 800a66e:	3504      	adds	r5, #4
 800a670:	e79a      	b.n	800a5a8 <__multiply+0x7c>
 800a672:	3e01      	subs	r6, #1
 800a674:	e79c      	b.n	800a5b0 <__multiply+0x84>
 800a676:	bf00      	nop
 800a678:	0800b37b 	.word	0x0800b37b
 800a67c:	0800b3ec 	.word	0x0800b3ec

0800a680 <__pow5mult>:
 800a680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a684:	4615      	mov	r5, r2
 800a686:	f012 0203 	ands.w	r2, r2, #3
 800a68a:	4606      	mov	r6, r0
 800a68c:	460f      	mov	r7, r1
 800a68e:	d007      	beq.n	800a6a0 <__pow5mult+0x20>
 800a690:	4c25      	ldr	r4, [pc, #148]	; (800a728 <__pow5mult+0xa8>)
 800a692:	3a01      	subs	r2, #1
 800a694:	2300      	movs	r3, #0
 800a696:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a69a:	f7ff fe9b 	bl	800a3d4 <__multadd>
 800a69e:	4607      	mov	r7, r0
 800a6a0:	10ad      	asrs	r5, r5, #2
 800a6a2:	d03d      	beq.n	800a720 <__pow5mult+0xa0>
 800a6a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6a6:	b97c      	cbnz	r4, 800a6c8 <__pow5mult+0x48>
 800a6a8:	2010      	movs	r0, #16
 800a6aa:	f7fd feaf 	bl	800840c <malloc>
 800a6ae:	4602      	mov	r2, r0
 800a6b0:	6270      	str	r0, [r6, #36]	; 0x24
 800a6b2:	b928      	cbnz	r0, 800a6c0 <__pow5mult+0x40>
 800a6b4:	4b1d      	ldr	r3, [pc, #116]	; (800a72c <__pow5mult+0xac>)
 800a6b6:	481e      	ldr	r0, [pc, #120]	; (800a730 <__pow5mult+0xb0>)
 800a6b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a6bc:	f000 fb72 	bl	800ada4 <__assert_func>
 800a6c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6c4:	6004      	str	r4, [r0, #0]
 800a6c6:	60c4      	str	r4, [r0, #12]
 800a6c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6d0:	b94c      	cbnz	r4, 800a6e6 <__pow5mult+0x66>
 800a6d2:	f240 2171 	movw	r1, #625	; 0x271
 800a6d6:	4630      	mov	r0, r6
 800a6d8:	f7ff ff12 	bl	800a500 <__i2b>
 800a6dc:	2300      	movs	r3, #0
 800a6de:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6e2:	4604      	mov	r4, r0
 800a6e4:	6003      	str	r3, [r0, #0]
 800a6e6:	f04f 0900 	mov.w	r9, #0
 800a6ea:	07eb      	lsls	r3, r5, #31
 800a6ec:	d50a      	bpl.n	800a704 <__pow5mult+0x84>
 800a6ee:	4639      	mov	r1, r7
 800a6f0:	4622      	mov	r2, r4
 800a6f2:	4630      	mov	r0, r6
 800a6f4:	f7ff ff1a 	bl	800a52c <__multiply>
 800a6f8:	4639      	mov	r1, r7
 800a6fa:	4680      	mov	r8, r0
 800a6fc:	4630      	mov	r0, r6
 800a6fe:	f7ff fe47 	bl	800a390 <_Bfree>
 800a702:	4647      	mov	r7, r8
 800a704:	106d      	asrs	r5, r5, #1
 800a706:	d00b      	beq.n	800a720 <__pow5mult+0xa0>
 800a708:	6820      	ldr	r0, [r4, #0]
 800a70a:	b938      	cbnz	r0, 800a71c <__pow5mult+0x9c>
 800a70c:	4622      	mov	r2, r4
 800a70e:	4621      	mov	r1, r4
 800a710:	4630      	mov	r0, r6
 800a712:	f7ff ff0b 	bl	800a52c <__multiply>
 800a716:	6020      	str	r0, [r4, #0]
 800a718:	f8c0 9000 	str.w	r9, [r0]
 800a71c:	4604      	mov	r4, r0
 800a71e:	e7e4      	b.n	800a6ea <__pow5mult+0x6a>
 800a720:	4638      	mov	r0, r7
 800a722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a726:	bf00      	nop
 800a728:	0800b538 	.word	0x0800b538
 800a72c:	0800b309 	.word	0x0800b309
 800a730:	0800b3ec 	.word	0x0800b3ec

0800a734 <__lshift>:
 800a734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a738:	460c      	mov	r4, r1
 800a73a:	6849      	ldr	r1, [r1, #4]
 800a73c:	6923      	ldr	r3, [r4, #16]
 800a73e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a742:	68a3      	ldr	r3, [r4, #8]
 800a744:	4607      	mov	r7, r0
 800a746:	4691      	mov	r9, r2
 800a748:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a74c:	f108 0601 	add.w	r6, r8, #1
 800a750:	42b3      	cmp	r3, r6
 800a752:	db0b      	blt.n	800a76c <__lshift+0x38>
 800a754:	4638      	mov	r0, r7
 800a756:	f7ff fddb 	bl	800a310 <_Balloc>
 800a75a:	4605      	mov	r5, r0
 800a75c:	b948      	cbnz	r0, 800a772 <__lshift+0x3e>
 800a75e:	4602      	mov	r2, r0
 800a760:	4b2a      	ldr	r3, [pc, #168]	; (800a80c <__lshift+0xd8>)
 800a762:	482b      	ldr	r0, [pc, #172]	; (800a810 <__lshift+0xdc>)
 800a764:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a768:	f000 fb1c 	bl	800ada4 <__assert_func>
 800a76c:	3101      	adds	r1, #1
 800a76e:	005b      	lsls	r3, r3, #1
 800a770:	e7ee      	b.n	800a750 <__lshift+0x1c>
 800a772:	2300      	movs	r3, #0
 800a774:	f100 0114 	add.w	r1, r0, #20
 800a778:	f100 0210 	add.w	r2, r0, #16
 800a77c:	4618      	mov	r0, r3
 800a77e:	4553      	cmp	r3, sl
 800a780:	db37      	blt.n	800a7f2 <__lshift+0xbe>
 800a782:	6920      	ldr	r0, [r4, #16]
 800a784:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a788:	f104 0314 	add.w	r3, r4, #20
 800a78c:	f019 091f 	ands.w	r9, r9, #31
 800a790:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a794:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a798:	d02f      	beq.n	800a7fa <__lshift+0xc6>
 800a79a:	f1c9 0e20 	rsb	lr, r9, #32
 800a79e:	468a      	mov	sl, r1
 800a7a0:	f04f 0c00 	mov.w	ip, #0
 800a7a4:	681a      	ldr	r2, [r3, #0]
 800a7a6:	fa02 f209 	lsl.w	r2, r2, r9
 800a7aa:	ea42 020c 	orr.w	r2, r2, ip
 800a7ae:	f84a 2b04 	str.w	r2, [sl], #4
 800a7b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7b6:	4298      	cmp	r0, r3
 800a7b8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a7bc:	d8f2      	bhi.n	800a7a4 <__lshift+0x70>
 800a7be:	1b03      	subs	r3, r0, r4
 800a7c0:	3b15      	subs	r3, #21
 800a7c2:	f023 0303 	bic.w	r3, r3, #3
 800a7c6:	3304      	adds	r3, #4
 800a7c8:	f104 0215 	add.w	r2, r4, #21
 800a7cc:	4290      	cmp	r0, r2
 800a7ce:	bf38      	it	cc
 800a7d0:	2304      	movcc	r3, #4
 800a7d2:	f841 c003 	str.w	ip, [r1, r3]
 800a7d6:	f1bc 0f00 	cmp.w	ip, #0
 800a7da:	d001      	beq.n	800a7e0 <__lshift+0xac>
 800a7dc:	f108 0602 	add.w	r6, r8, #2
 800a7e0:	3e01      	subs	r6, #1
 800a7e2:	4638      	mov	r0, r7
 800a7e4:	612e      	str	r6, [r5, #16]
 800a7e6:	4621      	mov	r1, r4
 800a7e8:	f7ff fdd2 	bl	800a390 <_Bfree>
 800a7ec:	4628      	mov	r0, r5
 800a7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	e7c1      	b.n	800a77e <__lshift+0x4a>
 800a7fa:	3904      	subs	r1, #4
 800a7fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a800:	f841 2f04 	str.w	r2, [r1, #4]!
 800a804:	4298      	cmp	r0, r3
 800a806:	d8f9      	bhi.n	800a7fc <__lshift+0xc8>
 800a808:	e7ea      	b.n	800a7e0 <__lshift+0xac>
 800a80a:	bf00      	nop
 800a80c:	0800b37b 	.word	0x0800b37b
 800a810:	0800b3ec 	.word	0x0800b3ec

0800a814 <__mcmp>:
 800a814:	b530      	push	{r4, r5, lr}
 800a816:	6902      	ldr	r2, [r0, #16]
 800a818:	690c      	ldr	r4, [r1, #16]
 800a81a:	1b12      	subs	r2, r2, r4
 800a81c:	d10e      	bne.n	800a83c <__mcmp+0x28>
 800a81e:	f100 0314 	add.w	r3, r0, #20
 800a822:	3114      	adds	r1, #20
 800a824:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a828:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a82c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a830:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a834:	42a5      	cmp	r5, r4
 800a836:	d003      	beq.n	800a840 <__mcmp+0x2c>
 800a838:	d305      	bcc.n	800a846 <__mcmp+0x32>
 800a83a:	2201      	movs	r2, #1
 800a83c:	4610      	mov	r0, r2
 800a83e:	bd30      	pop	{r4, r5, pc}
 800a840:	4283      	cmp	r3, r0
 800a842:	d3f3      	bcc.n	800a82c <__mcmp+0x18>
 800a844:	e7fa      	b.n	800a83c <__mcmp+0x28>
 800a846:	f04f 32ff 	mov.w	r2, #4294967295
 800a84a:	e7f7      	b.n	800a83c <__mcmp+0x28>

0800a84c <__mdiff>:
 800a84c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a850:	460c      	mov	r4, r1
 800a852:	4606      	mov	r6, r0
 800a854:	4611      	mov	r1, r2
 800a856:	4620      	mov	r0, r4
 800a858:	4690      	mov	r8, r2
 800a85a:	f7ff ffdb 	bl	800a814 <__mcmp>
 800a85e:	1e05      	subs	r5, r0, #0
 800a860:	d110      	bne.n	800a884 <__mdiff+0x38>
 800a862:	4629      	mov	r1, r5
 800a864:	4630      	mov	r0, r6
 800a866:	f7ff fd53 	bl	800a310 <_Balloc>
 800a86a:	b930      	cbnz	r0, 800a87a <__mdiff+0x2e>
 800a86c:	4b3a      	ldr	r3, [pc, #232]	; (800a958 <__mdiff+0x10c>)
 800a86e:	4602      	mov	r2, r0
 800a870:	f240 2132 	movw	r1, #562	; 0x232
 800a874:	4839      	ldr	r0, [pc, #228]	; (800a95c <__mdiff+0x110>)
 800a876:	f000 fa95 	bl	800ada4 <__assert_func>
 800a87a:	2301      	movs	r3, #1
 800a87c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a880:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a884:	bfa4      	itt	ge
 800a886:	4643      	movge	r3, r8
 800a888:	46a0      	movge	r8, r4
 800a88a:	4630      	mov	r0, r6
 800a88c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a890:	bfa6      	itte	ge
 800a892:	461c      	movge	r4, r3
 800a894:	2500      	movge	r5, #0
 800a896:	2501      	movlt	r5, #1
 800a898:	f7ff fd3a 	bl	800a310 <_Balloc>
 800a89c:	b920      	cbnz	r0, 800a8a8 <__mdiff+0x5c>
 800a89e:	4b2e      	ldr	r3, [pc, #184]	; (800a958 <__mdiff+0x10c>)
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a8a6:	e7e5      	b.n	800a874 <__mdiff+0x28>
 800a8a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a8ac:	6926      	ldr	r6, [r4, #16]
 800a8ae:	60c5      	str	r5, [r0, #12]
 800a8b0:	f104 0914 	add.w	r9, r4, #20
 800a8b4:	f108 0514 	add.w	r5, r8, #20
 800a8b8:	f100 0e14 	add.w	lr, r0, #20
 800a8bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a8c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a8c4:	f108 0210 	add.w	r2, r8, #16
 800a8c8:	46f2      	mov	sl, lr
 800a8ca:	2100      	movs	r1, #0
 800a8cc:	f859 3b04 	ldr.w	r3, [r9], #4
 800a8d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a8d4:	fa1f f883 	uxth.w	r8, r3
 800a8d8:	fa11 f18b 	uxtah	r1, r1, fp
 800a8dc:	0c1b      	lsrs	r3, r3, #16
 800a8de:	eba1 0808 	sub.w	r8, r1, r8
 800a8e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a8e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a8ea:	fa1f f888 	uxth.w	r8, r8
 800a8ee:	1419      	asrs	r1, r3, #16
 800a8f0:	454e      	cmp	r6, r9
 800a8f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a8f6:	f84a 3b04 	str.w	r3, [sl], #4
 800a8fa:	d8e7      	bhi.n	800a8cc <__mdiff+0x80>
 800a8fc:	1b33      	subs	r3, r6, r4
 800a8fe:	3b15      	subs	r3, #21
 800a900:	f023 0303 	bic.w	r3, r3, #3
 800a904:	3304      	adds	r3, #4
 800a906:	3415      	adds	r4, #21
 800a908:	42a6      	cmp	r6, r4
 800a90a:	bf38      	it	cc
 800a90c:	2304      	movcc	r3, #4
 800a90e:	441d      	add	r5, r3
 800a910:	4473      	add	r3, lr
 800a912:	469e      	mov	lr, r3
 800a914:	462e      	mov	r6, r5
 800a916:	4566      	cmp	r6, ip
 800a918:	d30e      	bcc.n	800a938 <__mdiff+0xec>
 800a91a:	f10c 0203 	add.w	r2, ip, #3
 800a91e:	1b52      	subs	r2, r2, r5
 800a920:	f022 0203 	bic.w	r2, r2, #3
 800a924:	3d03      	subs	r5, #3
 800a926:	45ac      	cmp	ip, r5
 800a928:	bf38      	it	cc
 800a92a:	2200      	movcc	r2, #0
 800a92c:	441a      	add	r2, r3
 800a92e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a932:	b17b      	cbz	r3, 800a954 <__mdiff+0x108>
 800a934:	6107      	str	r7, [r0, #16]
 800a936:	e7a3      	b.n	800a880 <__mdiff+0x34>
 800a938:	f856 8b04 	ldr.w	r8, [r6], #4
 800a93c:	fa11 f288 	uxtah	r2, r1, r8
 800a940:	1414      	asrs	r4, r2, #16
 800a942:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a946:	b292      	uxth	r2, r2
 800a948:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a94c:	f84e 2b04 	str.w	r2, [lr], #4
 800a950:	1421      	asrs	r1, r4, #16
 800a952:	e7e0      	b.n	800a916 <__mdiff+0xca>
 800a954:	3f01      	subs	r7, #1
 800a956:	e7ea      	b.n	800a92e <__mdiff+0xe2>
 800a958:	0800b37b 	.word	0x0800b37b
 800a95c:	0800b3ec 	.word	0x0800b3ec

0800a960 <__d2b>:
 800a960:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a964:	4689      	mov	r9, r1
 800a966:	2101      	movs	r1, #1
 800a968:	ec57 6b10 	vmov	r6, r7, d0
 800a96c:	4690      	mov	r8, r2
 800a96e:	f7ff fccf 	bl	800a310 <_Balloc>
 800a972:	4604      	mov	r4, r0
 800a974:	b930      	cbnz	r0, 800a984 <__d2b+0x24>
 800a976:	4602      	mov	r2, r0
 800a978:	4b25      	ldr	r3, [pc, #148]	; (800aa10 <__d2b+0xb0>)
 800a97a:	4826      	ldr	r0, [pc, #152]	; (800aa14 <__d2b+0xb4>)
 800a97c:	f240 310a 	movw	r1, #778	; 0x30a
 800a980:	f000 fa10 	bl	800ada4 <__assert_func>
 800a984:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a988:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a98c:	bb35      	cbnz	r5, 800a9dc <__d2b+0x7c>
 800a98e:	2e00      	cmp	r6, #0
 800a990:	9301      	str	r3, [sp, #4]
 800a992:	d028      	beq.n	800a9e6 <__d2b+0x86>
 800a994:	4668      	mov	r0, sp
 800a996:	9600      	str	r6, [sp, #0]
 800a998:	f7ff fd82 	bl	800a4a0 <__lo0bits>
 800a99c:	9900      	ldr	r1, [sp, #0]
 800a99e:	b300      	cbz	r0, 800a9e2 <__d2b+0x82>
 800a9a0:	9a01      	ldr	r2, [sp, #4]
 800a9a2:	f1c0 0320 	rsb	r3, r0, #32
 800a9a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a9aa:	430b      	orrs	r3, r1
 800a9ac:	40c2      	lsrs	r2, r0
 800a9ae:	6163      	str	r3, [r4, #20]
 800a9b0:	9201      	str	r2, [sp, #4]
 800a9b2:	9b01      	ldr	r3, [sp, #4]
 800a9b4:	61a3      	str	r3, [r4, #24]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	bf14      	ite	ne
 800a9ba:	2202      	movne	r2, #2
 800a9bc:	2201      	moveq	r2, #1
 800a9be:	6122      	str	r2, [r4, #16]
 800a9c0:	b1d5      	cbz	r5, 800a9f8 <__d2b+0x98>
 800a9c2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a9c6:	4405      	add	r5, r0
 800a9c8:	f8c9 5000 	str.w	r5, [r9]
 800a9cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a9d0:	f8c8 0000 	str.w	r0, [r8]
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	b003      	add	sp, #12
 800a9d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a9e0:	e7d5      	b.n	800a98e <__d2b+0x2e>
 800a9e2:	6161      	str	r1, [r4, #20]
 800a9e4:	e7e5      	b.n	800a9b2 <__d2b+0x52>
 800a9e6:	a801      	add	r0, sp, #4
 800a9e8:	f7ff fd5a 	bl	800a4a0 <__lo0bits>
 800a9ec:	9b01      	ldr	r3, [sp, #4]
 800a9ee:	6163      	str	r3, [r4, #20]
 800a9f0:	2201      	movs	r2, #1
 800a9f2:	6122      	str	r2, [r4, #16]
 800a9f4:	3020      	adds	r0, #32
 800a9f6:	e7e3      	b.n	800a9c0 <__d2b+0x60>
 800a9f8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a9fc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa00:	f8c9 0000 	str.w	r0, [r9]
 800aa04:	6918      	ldr	r0, [r3, #16]
 800aa06:	f7ff fd2b 	bl	800a460 <__hi0bits>
 800aa0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa0e:	e7df      	b.n	800a9d0 <__d2b+0x70>
 800aa10:	0800b37b 	.word	0x0800b37b
 800aa14:	0800b3ec 	.word	0x0800b3ec

0800aa18 <_calloc_r>:
 800aa18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa1a:	fba1 2402 	umull	r2, r4, r1, r2
 800aa1e:	b94c      	cbnz	r4, 800aa34 <_calloc_r+0x1c>
 800aa20:	4611      	mov	r1, r2
 800aa22:	9201      	str	r2, [sp, #4]
 800aa24:	f7fd fd76 	bl	8008514 <_malloc_r>
 800aa28:	9a01      	ldr	r2, [sp, #4]
 800aa2a:	4605      	mov	r5, r0
 800aa2c:	b930      	cbnz	r0, 800aa3c <_calloc_r+0x24>
 800aa2e:	4628      	mov	r0, r5
 800aa30:	b003      	add	sp, #12
 800aa32:	bd30      	pop	{r4, r5, pc}
 800aa34:	220c      	movs	r2, #12
 800aa36:	6002      	str	r2, [r0, #0]
 800aa38:	2500      	movs	r5, #0
 800aa3a:	e7f8      	b.n	800aa2e <_calloc_r+0x16>
 800aa3c:	4621      	mov	r1, r4
 800aa3e:	f7fd fcf5 	bl	800842c <memset>
 800aa42:	e7f4      	b.n	800aa2e <_calloc_r+0x16>

0800aa44 <__sfputc_r>:
 800aa44:	6893      	ldr	r3, [r2, #8]
 800aa46:	3b01      	subs	r3, #1
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	b410      	push	{r4}
 800aa4c:	6093      	str	r3, [r2, #8]
 800aa4e:	da08      	bge.n	800aa62 <__sfputc_r+0x1e>
 800aa50:	6994      	ldr	r4, [r2, #24]
 800aa52:	42a3      	cmp	r3, r4
 800aa54:	db01      	blt.n	800aa5a <__sfputc_r+0x16>
 800aa56:	290a      	cmp	r1, #10
 800aa58:	d103      	bne.n	800aa62 <__sfputc_r+0x1e>
 800aa5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa5e:	f7fe badd 	b.w	800901c <__swbuf_r>
 800aa62:	6813      	ldr	r3, [r2, #0]
 800aa64:	1c58      	adds	r0, r3, #1
 800aa66:	6010      	str	r0, [r2, #0]
 800aa68:	7019      	strb	r1, [r3, #0]
 800aa6a:	4608      	mov	r0, r1
 800aa6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa70:	4770      	bx	lr

0800aa72 <__sfputs_r>:
 800aa72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa74:	4606      	mov	r6, r0
 800aa76:	460f      	mov	r7, r1
 800aa78:	4614      	mov	r4, r2
 800aa7a:	18d5      	adds	r5, r2, r3
 800aa7c:	42ac      	cmp	r4, r5
 800aa7e:	d101      	bne.n	800aa84 <__sfputs_r+0x12>
 800aa80:	2000      	movs	r0, #0
 800aa82:	e007      	b.n	800aa94 <__sfputs_r+0x22>
 800aa84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa88:	463a      	mov	r2, r7
 800aa8a:	4630      	mov	r0, r6
 800aa8c:	f7ff ffda 	bl	800aa44 <__sfputc_r>
 800aa90:	1c43      	adds	r3, r0, #1
 800aa92:	d1f3      	bne.n	800aa7c <__sfputs_r+0xa>
 800aa94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa98 <_vfiprintf_r>:
 800aa98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa9c:	460d      	mov	r5, r1
 800aa9e:	b09d      	sub	sp, #116	; 0x74
 800aaa0:	4614      	mov	r4, r2
 800aaa2:	4698      	mov	r8, r3
 800aaa4:	4606      	mov	r6, r0
 800aaa6:	b118      	cbz	r0, 800aab0 <_vfiprintf_r+0x18>
 800aaa8:	6983      	ldr	r3, [r0, #24]
 800aaaa:	b90b      	cbnz	r3, 800aab0 <_vfiprintf_r+0x18>
 800aaac:	f7ff fb0c 	bl	800a0c8 <__sinit>
 800aab0:	4b89      	ldr	r3, [pc, #548]	; (800acd8 <_vfiprintf_r+0x240>)
 800aab2:	429d      	cmp	r5, r3
 800aab4:	d11b      	bne.n	800aaee <_vfiprintf_r+0x56>
 800aab6:	6875      	ldr	r5, [r6, #4]
 800aab8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aaba:	07d9      	lsls	r1, r3, #31
 800aabc:	d405      	bmi.n	800aaca <_vfiprintf_r+0x32>
 800aabe:	89ab      	ldrh	r3, [r5, #12]
 800aac0:	059a      	lsls	r2, r3, #22
 800aac2:	d402      	bmi.n	800aaca <_vfiprintf_r+0x32>
 800aac4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aac6:	f7ff fba2 	bl	800a20e <__retarget_lock_acquire_recursive>
 800aaca:	89ab      	ldrh	r3, [r5, #12]
 800aacc:	071b      	lsls	r3, r3, #28
 800aace:	d501      	bpl.n	800aad4 <_vfiprintf_r+0x3c>
 800aad0:	692b      	ldr	r3, [r5, #16]
 800aad2:	b9eb      	cbnz	r3, 800ab10 <_vfiprintf_r+0x78>
 800aad4:	4629      	mov	r1, r5
 800aad6:	4630      	mov	r0, r6
 800aad8:	f7fe faf2 	bl	80090c0 <__swsetup_r>
 800aadc:	b1c0      	cbz	r0, 800ab10 <_vfiprintf_r+0x78>
 800aade:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aae0:	07dc      	lsls	r4, r3, #31
 800aae2:	d50e      	bpl.n	800ab02 <_vfiprintf_r+0x6a>
 800aae4:	f04f 30ff 	mov.w	r0, #4294967295
 800aae8:	b01d      	add	sp, #116	; 0x74
 800aaea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaee:	4b7b      	ldr	r3, [pc, #492]	; (800acdc <_vfiprintf_r+0x244>)
 800aaf0:	429d      	cmp	r5, r3
 800aaf2:	d101      	bne.n	800aaf8 <_vfiprintf_r+0x60>
 800aaf4:	68b5      	ldr	r5, [r6, #8]
 800aaf6:	e7df      	b.n	800aab8 <_vfiprintf_r+0x20>
 800aaf8:	4b79      	ldr	r3, [pc, #484]	; (800ace0 <_vfiprintf_r+0x248>)
 800aafa:	429d      	cmp	r5, r3
 800aafc:	bf08      	it	eq
 800aafe:	68f5      	ldreq	r5, [r6, #12]
 800ab00:	e7da      	b.n	800aab8 <_vfiprintf_r+0x20>
 800ab02:	89ab      	ldrh	r3, [r5, #12]
 800ab04:	0598      	lsls	r0, r3, #22
 800ab06:	d4ed      	bmi.n	800aae4 <_vfiprintf_r+0x4c>
 800ab08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab0a:	f7ff fb81 	bl	800a210 <__retarget_lock_release_recursive>
 800ab0e:	e7e9      	b.n	800aae4 <_vfiprintf_r+0x4c>
 800ab10:	2300      	movs	r3, #0
 800ab12:	9309      	str	r3, [sp, #36]	; 0x24
 800ab14:	2320      	movs	r3, #32
 800ab16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab1e:	2330      	movs	r3, #48	; 0x30
 800ab20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ace4 <_vfiprintf_r+0x24c>
 800ab24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab28:	f04f 0901 	mov.w	r9, #1
 800ab2c:	4623      	mov	r3, r4
 800ab2e:	469a      	mov	sl, r3
 800ab30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab34:	b10a      	cbz	r2, 800ab3a <_vfiprintf_r+0xa2>
 800ab36:	2a25      	cmp	r2, #37	; 0x25
 800ab38:	d1f9      	bne.n	800ab2e <_vfiprintf_r+0x96>
 800ab3a:	ebba 0b04 	subs.w	fp, sl, r4
 800ab3e:	d00b      	beq.n	800ab58 <_vfiprintf_r+0xc0>
 800ab40:	465b      	mov	r3, fp
 800ab42:	4622      	mov	r2, r4
 800ab44:	4629      	mov	r1, r5
 800ab46:	4630      	mov	r0, r6
 800ab48:	f7ff ff93 	bl	800aa72 <__sfputs_r>
 800ab4c:	3001      	adds	r0, #1
 800ab4e:	f000 80aa 	beq.w	800aca6 <_vfiprintf_r+0x20e>
 800ab52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab54:	445a      	add	r2, fp
 800ab56:	9209      	str	r2, [sp, #36]	; 0x24
 800ab58:	f89a 3000 	ldrb.w	r3, [sl]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	f000 80a2 	beq.w	800aca6 <_vfiprintf_r+0x20e>
 800ab62:	2300      	movs	r3, #0
 800ab64:	f04f 32ff 	mov.w	r2, #4294967295
 800ab68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab6c:	f10a 0a01 	add.w	sl, sl, #1
 800ab70:	9304      	str	r3, [sp, #16]
 800ab72:	9307      	str	r3, [sp, #28]
 800ab74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab78:	931a      	str	r3, [sp, #104]	; 0x68
 800ab7a:	4654      	mov	r4, sl
 800ab7c:	2205      	movs	r2, #5
 800ab7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab82:	4858      	ldr	r0, [pc, #352]	; (800ace4 <_vfiprintf_r+0x24c>)
 800ab84:	f7f5 fb34 	bl	80001f0 <memchr>
 800ab88:	9a04      	ldr	r2, [sp, #16]
 800ab8a:	b9d8      	cbnz	r0, 800abc4 <_vfiprintf_r+0x12c>
 800ab8c:	06d1      	lsls	r1, r2, #27
 800ab8e:	bf44      	itt	mi
 800ab90:	2320      	movmi	r3, #32
 800ab92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab96:	0713      	lsls	r3, r2, #28
 800ab98:	bf44      	itt	mi
 800ab9a:	232b      	movmi	r3, #43	; 0x2b
 800ab9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aba0:	f89a 3000 	ldrb.w	r3, [sl]
 800aba4:	2b2a      	cmp	r3, #42	; 0x2a
 800aba6:	d015      	beq.n	800abd4 <_vfiprintf_r+0x13c>
 800aba8:	9a07      	ldr	r2, [sp, #28]
 800abaa:	4654      	mov	r4, sl
 800abac:	2000      	movs	r0, #0
 800abae:	f04f 0c0a 	mov.w	ip, #10
 800abb2:	4621      	mov	r1, r4
 800abb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abb8:	3b30      	subs	r3, #48	; 0x30
 800abba:	2b09      	cmp	r3, #9
 800abbc:	d94e      	bls.n	800ac5c <_vfiprintf_r+0x1c4>
 800abbe:	b1b0      	cbz	r0, 800abee <_vfiprintf_r+0x156>
 800abc0:	9207      	str	r2, [sp, #28]
 800abc2:	e014      	b.n	800abee <_vfiprintf_r+0x156>
 800abc4:	eba0 0308 	sub.w	r3, r0, r8
 800abc8:	fa09 f303 	lsl.w	r3, r9, r3
 800abcc:	4313      	orrs	r3, r2
 800abce:	9304      	str	r3, [sp, #16]
 800abd0:	46a2      	mov	sl, r4
 800abd2:	e7d2      	b.n	800ab7a <_vfiprintf_r+0xe2>
 800abd4:	9b03      	ldr	r3, [sp, #12]
 800abd6:	1d19      	adds	r1, r3, #4
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	9103      	str	r1, [sp, #12]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	bfbb      	ittet	lt
 800abe0:	425b      	neglt	r3, r3
 800abe2:	f042 0202 	orrlt.w	r2, r2, #2
 800abe6:	9307      	strge	r3, [sp, #28]
 800abe8:	9307      	strlt	r3, [sp, #28]
 800abea:	bfb8      	it	lt
 800abec:	9204      	strlt	r2, [sp, #16]
 800abee:	7823      	ldrb	r3, [r4, #0]
 800abf0:	2b2e      	cmp	r3, #46	; 0x2e
 800abf2:	d10c      	bne.n	800ac0e <_vfiprintf_r+0x176>
 800abf4:	7863      	ldrb	r3, [r4, #1]
 800abf6:	2b2a      	cmp	r3, #42	; 0x2a
 800abf8:	d135      	bne.n	800ac66 <_vfiprintf_r+0x1ce>
 800abfa:	9b03      	ldr	r3, [sp, #12]
 800abfc:	1d1a      	adds	r2, r3, #4
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	9203      	str	r2, [sp, #12]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	bfb8      	it	lt
 800ac06:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac0a:	3402      	adds	r4, #2
 800ac0c:	9305      	str	r3, [sp, #20]
 800ac0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800acf4 <_vfiprintf_r+0x25c>
 800ac12:	7821      	ldrb	r1, [r4, #0]
 800ac14:	2203      	movs	r2, #3
 800ac16:	4650      	mov	r0, sl
 800ac18:	f7f5 faea 	bl	80001f0 <memchr>
 800ac1c:	b140      	cbz	r0, 800ac30 <_vfiprintf_r+0x198>
 800ac1e:	2340      	movs	r3, #64	; 0x40
 800ac20:	eba0 000a 	sub.w	r0, r0, sl
 800ac24:	fa03 f000 	lsl.w	r0, r3, r0
 800ac28:	9b04      	ldr	r3, [sp, #16]
 800ac2a:	4303      	orrs	r3, r0
 800ac2c:	3401      	adds	r4, #1
 800ac2e:	9304      	str	r3, [sp, #16]
 800ac30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac34:	482c      	ldr	r0, [pc, #176]	; (800ace8 <_vfiprintf_r+0x250>)
 800ac36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac3a:	2206      	movs	r2, #6
 800ac3c:	f7f5 fad8 	bl	80001f0 <memchr>
 800ac40:	2800      	cmp	r0, #0
 800ac42:	d03f      	beq.n	800acc4 <_vfiprintf_r+0x22c>
 800ac44:	4b29      	ldr	r3, [pc, #164]	; (800acec <_vfiprintf_r+0x254>)
 800ac46:	bb1b      	cbnz	r3, 800ac90 <_vfiprintf_r+0x1f8>
 800ac48:	9b03      	ldr	r3, [sp, #12]
 800ac4a:	3307      	adds	r3, #7
 800ac4c:	f023 0307 	bic.w	r3, r3, #7
 800ac50:	3308      	adds	r3, #8
 800ac52:	9303      	str	r3, [sp, #12]
 800ac54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac56:	443b      	add	r3, r7
 800ac58:	9309      	str	r3, [sp, #36]	; 0x24
 800ac5a:	e767      	b.n	800ab2c <_vfiprintf_r+0x94>
 800ac5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac60:	460c      	mov	r4, r1
 800ac62:	2001      	movs	r0, #1
 800ac64:	e7a5      	b.n	800abb2 <_vfiprintf_r+0x11a>
 800ac66:	2300      	movs	r3, #0
 800ac68:	3401      	adds	r4, #1
 800ac6a:	9305      	str	r3, [sp, #20]
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	f04f 0c0a 	mov.w	ip, #10
 800ac72:	4620      	mov	r0, r4
 800ac74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac78:	3a30      	subs	r2, #48	; 0x30
 800ac7a:	2a09      	cmp	r2, #9
 800ac7c:	d903      	bls.n	800ac86 <_vfiprintf_r+0x1ee>
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d0c5      	beq.n	800ac0e <_vfiprintf_r+0x176>
 800ac82:	9105      	str	r1, [sp, #20]
 800ac84:	e7c3      	b.n	800ac0e <_vfiprintf_r+0x176>
 800ac86:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac8a:	4604      	mov	r4, r0
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	e7f0      	b.n	800ac72 <_vfiprintf_r+0x1da>
 800ac90:	ab03      	add	r3, sp, #12
 800ac92:	9300      	str	r3, [sp, #0]
 800ac94:	462a      	mov	r2, r5
 800ac96:	4b16      	ldr	r3, [pc, #88]	; (800acf0 <_vfiprintf_r+0x258>)
 800ac98:	a904      	add	r1, sp, #16
 800ac9a:	4630      	mov	r0, r6
 800ac9c:	f7fd fd4e 	bl	800873c <_printf_float>
 800aca0:	4607      	mov	r7, r0
 800aca2:	1c78      	adds	r0, r7, #1
 800aca4:	d1d6      	bne.n	800ac54 <_vfiprintf_r+0x1bc>
 800aca6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aca8:	07d9      	lsls	r1, r3, #31
 800acaa:	d405      	bmi.n	800acb8 <_vfiprintf_r+0x220>
 800acac:	89ab      	ldrh	r3, [r5, #12]
 800acae:	059a      	lsls	r2, r3, #22
 800acb0:	d402      	bmi.n	800acb8 <_vfiprintf_r+0x220>
 800acb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acb4:	f7ff faac 	bl	800a210 <__retarget_lock_release_recursive>
 800acb8:	89ab      	ldrh	r3, [r5, #12]
 800acba:	065b      	lsls	r3, r3, #25
 800acbc:	f53f af12 	bmi.w	800aae4 <_vfiprintf_r+0x4c>
 800acc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800acc2:	e711      	b.n	800aae8 <_vfiprintf_r+0x50>
 800acc4:	ab03      	add	r3, sp, #12
 800acc6:	9300      	str	r3, [sp, #0]
 800acc8:	462a      	mov	r2, r5
 800acca:	4b09      	ldr	r3, [pc, #36]	; (800acf0 <_vfiprintf_r+0x258>)
 800accc:	a904      	add	r1, sp, #16
 800acce:	4630      	mov	r0, r6
 800acd0:	f7fd ffd8 	bl	8008c84 <_printf_i>
 800acd4:	e7e4      	b.n	800aca0 <_vfiprintf_r+0x208>
 800acd6:	bf00      	nop
 800acd8:	0800b3ac 	.word	0x0800b3ac
 800acdc:	0800b3cc 	.word	0x0800b3cc
 800ace0:	0800b38c 	.word	0x0800b38c
 800ace4:	0800b544 	.word	0x0800b544
 800ace8:	0800b54e 	.word	0x0800b54e
 800acec:	0800873d 	.word	0x0800873d
 800acf0:	0800aa73 	.word	0x0800aa73
 800acf4:	0800b54a 	.word	0x0800b54a

0800acf8 <__sread>:
 800acf8:	b510      	push	{r4, lr}
 800acfa:	460c      	mov	r4, r1
 800acfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad00:	f000 f8d6 	bl	800aeb0 <_read_r>
 800ad04:	2800      	cmp	r0, #0
 800ad06:	bfab      	itete	ge
 800ad08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad0a:	89a3      	ldrhlt	r3, [r4, #12]
 800ad0c:	181b      	addge	r3, r3, r0
 800ad0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad12:	bfac      	ite	ge
 800ad14:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad16:	81a3      	strhlt	r3, [r4, #12]
 800ad18:	bd10      	pop	{r4, pc}

0800ad1a <__swrite>:
 800ad1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad1e:	461f      	mov	r7, r3
 800ad20:	898b      	ldrh	r3, [r1, #12]
 800ad22:	05db      	lsls	r3, r3, #23
 800ad24:	4605      	mov	r5, r0
 800ad26:	460c      	mov	r4, r1
 800ad28:	4616      	mov	r6, r2
 800ad2a:	d505      	bpl.n	800ad38 <__swrite+0x1e>
 800ad2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad30:	2302      	movs	r3, #2
 800ad32:	2200      	movs	r2, #0
 800ad34:	f000 f898 	bl	800ae68 <_lseek_r>
 800ad38:	89a3      	ldrh	r3, [r4, #12]
 800ad3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad42:	81a3      	strh	r3, [r4, #12]
 800ad44:	4632      	mov	r2, r6
 800ad46:	463b      	mov	r3, r7
 800ad48:	4628      	mov	r0, r5
 800ad4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad4e:	f000 b817 	b.w	800ad80 <_write_r>

0800ad52 <__sseek>:
 800ad52:	b510      	push	{r4, lr}
 800ad54:	460c      	mov	r4, r1
 800ad56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad5a:	f000 f885 	bl	800ae68 <_lseek_r>
 800ad5e:	1c43      	adds	r3, r0, #1
 800ad60:	89a3      	ldrh	r3, [r4, #12]
 800ad62:	bf15      	itete	ne
 800ad64:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad6e:	81a3      	strheq	r3, [r4, #12]
 800ad70:	bf18      	it	ne
 800ad72:	81a3      	strhne	r3, [r4, #12]
 800ad74:	bd10      	pop	{r4, pc}

0800ad76 <__sclose>:
 800ad76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad7a:	f000 b831 	b.w	800ade0 <_close_r>
	...

0800ad80 <_write_r>:
 800ad80:	b538      	push	{r3, r4, r5, lr}
 800ad82:	4d07      	ldr	r5, [pc, #28]	; (800ada0 <_write_r+0x20>)
 800ad84:	4604      	mov	r4, r0
 800ad86:	4608      	mov	r0, r1
 800ad88:	4611      	mov	r1, r2
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	602a      	str	r2, [r5, #0]
 800ad8e:	461a      	mov	r2, r3
 800ad90:	f7f8 f890 	bl	8002eb4 <_write>
 800ad94:	1c43      	adds	r3, r0, #1
 800ad96:	d102      	bne.n	800ad9e <_write_r+0x1e>
 800ad98:	682b      	ldr	r3, [r5, #0]
 800ad9a:	b103      	cbz	r3, 800ad9e <_write_r+0x1e>
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	bd38      	pop	{r3, r4, r5, pc}
 800ada0:	2000317c 	.word	0x2000317c

0800ada4 <__assert_func>:
 800ada4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ada6:	4614      	mov	r4, r2
 800ada8:	461a      	mov	r2, r3
 800adaa:	4b09      	ldr	r3, [pc, #36]	; (800add0 <__assert_func+0x2c>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4605      	mov	r5, r0
 800adb0:	68d8      	ldr	r0, [r3, #12]
 800adb2:	b14c      	cbz	r4, 800adc8 <__assert_func+0x24>
 800adb4:	4b07      	ldr	r3, [pc, #28]	; (800add4 <__assert_func+0x30>)
 800adb6:	9100      	str	r1, [sp, #0]
 800adb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800adbc:	4906      	ldr	r1, [pc, #24]	; (800add8 <__assert_func+0x34>)
 800adbe:	462b      	mov	r3, r5
 800adc0:	f000 f81e 	bl	800ae00 <fiprintf>
 800adc4:	f000 f893 	bl	800aeee <abort>
 800adc8:	4b04      	ldr	r3, [pc, #16]	; (800addc <__assert_func+0x38>)
 800adca:	461c      	mov	r4, r3
 800adcc:	e7f3      	b.n	800adb6 <__assert_func+0x12>
 800adce:	bf00      	nop
 800add0:	20000028 	.word	0x20000028
 800add4:	0800b555 	.word	0x0800b555
 800add8:	0800b562 	.word	0x0800b562
 800addc:	0800b590 	.word	0x0800b590

0800ade0 <_close_r>:
 800ade0:	b538      	push	{r3, r4, r5, lr}
 800ade2:	4d06      	ldr	r5, [pc, #24]	; (800adfc <_close_r+0x1c>)
 800ade4:	2300      	movs	r3, #0
 800ade6:	4604      	mov	r4, r0
 800ade8:	4608      	mov	r0, r1
 800adea:	602b      	str	r3, [r5, #0]
 800adec:	f7f8 f870 	bl	8002ed0 <_close>
 800adf0:	1c43      	adds	r3, r0, #1
 800adf2:	d102      	bne.n	800adfa <_close_r+0x1a>
 800adf4:	682b      	ldr	r3, [r5, #0]
 800adf6:	b103      	cbz	r3, 800adfa <_close_r+0x1a>
 800adf8:	6023      	str	r3, [r4, #0]
 800adfa:	bd38      	pop	{r3, r4, r5, pc}
 800adfc:	2000317c 	.word	0x2000317c

0800ae00 <fiprintf>:
 800ae00:	b40e      	push	{r1, r2, r3}
 800ae02:	b503      	push	{r0, r1, lr}
 800ae04:	4601      	mov	r1, r0
 800ae06:	ab03      	add	r3, sp, #12
 800ae08:	4805      	ldr	r0, [pc, #20]	; (800ae20 <fiprintf+0x20>)
 800ae0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae0e:	6800      	ldr	r0, [r0, #0]
 800ae10:	9301      	str	r3, [sp, #4]
 800ae12:	f7ff fe41 	bl	800aa98 <_vfiprintf_r>
 800ae16:	b002      	add	sp, #8
 800ae18:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae1c:	b003      	add	sp, #12
 800ae1e:	4770      	bx	lr
 800ae20:	20000028 	.word	0x20000028

0800ae24 <_fstat_r>:
 800ae24:	b538      	push	{r3, r4, r5, lr}
 800ae26:	4d07      	ldr	r5, [pc, #28]	; (800ae44 <_fstat_r+0x20>)
 800ae28:	2300      	movs	r3, #0
 800ae2a:	4604      	mov	r4, r0
 800ae2c:	4608      	mov	r0, r1
 800ae2e:	4611      	mov	r1, r2
 800ae30:	602b      	str	r3, [r5, #0]
 800ae32:	f7f8 f851 	bl	8002ed8 <_fstat>
 800ae36:	1c43      	adds	r3, r0, #1
 800ae38:	d102      	bne.n	800ae40 <_fstat_r+0x1c>
 800ae3a:	682b      	ldr	r3, [r5, #0]
 800ae3c:	b103      	cbz	r3, 800ae40 <_fstat_r+0x1c>
 800ae3e:	6023      	str	r3, [r4, #0]
 800ae40:	bd38      	pop	{r3, r4, r5, pc}
 800ae42:	bf00      	nop
 800ae44:	2000317c 	.word	0x2000317c

0800ae48 <_isatty_r>:
 800ae48:	b538      	push	{r3, r4, r5, lr}
 800ae4a:	4d06      	ldr	r5, [pc, #24]	; (800ae64 <_isatty_r+0x1c>)
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	4604      	mov	r4, r0
 800ae50:	4608      	mov	r0, r1
 800ae52:	602b      	str	r3, [r5, #0]
 800ae54:	f7f8 f846 	bl	8002ee4 <_isatty>
 800ae58:	1c43      	adds	r3, r0, #1
 800ae5a:	d102      	bne.n	800ae62 <_isatty_r+0x1a>
 800ae5c:	682b      	ldr	r3, [r5, #0]
 800ae5e:	b103      	cbz	r3, 800ae62 <_isatty_r+0x1a>
 800ae60:	6023      	str	r3, [r4, #0]
 800ae62:	bd38      	pop	{r3, r4, r5, pc}
 800ae64:	2000317c 	.word	0x2000317c

0800ae68 <_lseek_r>:
 800ae68:	b538      	push	{r3, r4, r5, lr}
 800ae6a:	4d07      	ldr	r5, [pc, #28]	; (800ae88 <_lseek_r+0x20>)
 800ae6c:	4604      	mov	r4, r0
 800ae6e:	4608      	mov	r0, r1
 800ae70:	4611      	mov	r1, r2
 800ae72:	2200      	movs	r2, #0
 800ae74:	602a      	str	r2, [r5, #0]
 800ae76:	461a      	mov	r2, r3
 800ae78:	f7f8 f836 	bl	8002ee8 <_lseek>
 800ae7c:	1c43      	adds	r3, r0, #1
 800ae7e:	d102      	bne.n	800ae86 <_lseek_r+0x1e>
 800ae80:	682b      	ldr	r3, [r5, #0]
 800ae82:	b103      	cbz	r3, 800ae86 <_lseek_r+0x1e>
 800ae84:	6023      	str	r3, [r4, #0]
 800ae86:	bd38      	pop	{r3, r4, r5, pc}
 800ae88:	2000317c 	.word	0x2000317c

0800ae8c <__ascii_mbtowc>:
 800ae8c:	b082      	sub	sp, #8
 800ae8e:	b901      	cbnz	r1, 800ae92 <__ascii_mbtowc+0x6>
 800ae90:	a901      	add	r1, sp, #4
 800ae92:	b142      	cbz	r2, 800aea6 <__ascii_mbtowc+0x1a>
 800ae94:	b14b      	cbz	r3, 800aeaa <__ascii_mbtowc+0x1e>
 800ae96:	7813      	ldrb	r3, [r2, #0]
 800ae98:	600b      	str	r3, [r1, #0]
 800ae9a:	7812      	ldrb	r2, [r2, #0]
 800ae9c:	1e10      	subs	r0, r2, #0
 800ae9e:	bf18      	it	ne
 800aea0:	2001      	movne	r0, #1
 800aea2:	b002      	add	sp, #8
 800aea4:	4770      	bx	lr
 800aea6:	4610      	mov	r0, r2
 800aea8:	e7fb      	b.n	800aea2 <__ascii_mbtowc+0x16>
 800aeaa:	f06f 0001 	mvn.w	r0, #1
 800aeae:	e7f8      	b.n	800aea2 <__ascii_mbtowc+0x16>

0800aeb0 <_read_r>:
 800aeb0:	b538      	push	{r3, r4, r5, lr}
 800aeb2:	4d07      	ldr	r5, [pc, #28]	; (800aed0 <_read_r+0x20>)
 800aeb4:	4604      	mov	r4, r0
 800aeb6:	4608      	mov	r0, r1
 800aeb8:	4611      	mov	r1, r2
 800aeba:	2200      	movs	r2, #0
 800aebc:	602a      	str	r2, [r5, #0]
 800aebe:	461a      	mov	r2, r3
 800aec0:	f7f7 ffea 	bl	8002e98 <_read>
 800aec4:	1c43      	adds	r3, r0, #1
 800aec6:	d102      	bne.n	800aece <_read_r+0x1e>
 800aec8:	682b      	ldr	r3, [r5, #0]
 800aeca:	b103      	cbz	r3, 800aece <_read_r+0x1e>
 800aecc:	6023      	str	r3, [r4, #0]
 800aece:	bd38      	pop	{r3, r4, r5, pc}
 800aed0:	2000317c 	.word	0x2000317c

0800aed4 <__ascii_wctomb>:
 800aed4:	b149      	cbz	r1, 800aeea <__ascii_wctomb+0x16>
 800aed6:	2aff      	cmp	r2, #255	; 0xff
 800aed8:	bf85      	ittet	hi
 800aeda:	238a      	movhi	r3, #138	; 0x8a
 800aedc:	6003      	strhi	r3, [r0, #0]
 800aede:	700a      	strbls	r2, [r1, #0]
 800aee0:	f04f 30ff 	movhi.w	r0, #4294967295
 800aee4:	bf98      	it	ls
 800aee6:	2001      	movls	r0, #1
 800aee8:	4770      	bx	lr
 800aeea:	4608      	mov	r0, r1
 800aeec:	4770      	bx	lr

0800aeee <abort>:
 800aeee:	b508      	push	{r3, lr}
 800aef0:	2006      	movs	r0, #6
 800aef2:	f000 f82b 	bl	800af4c <raise>
 800aef6:	2001      	movs	r0, #1
 800aef8:	f7f7 ffc8 	bl	8002e8c <_exit>

0800aefc <_raise_r>:
 800aefc:	291f      	cmp	r1, #31
 800aefe:	b538      	push	{r3, r4, r5, lr}
 800af00:	4604      	mov	r4, r0
 800af02:	460d      	mov	r5, r1
 800af04:	d904      	bls.n	800af10 <_raise_r+0x14>
 800af06:	2316      	movs	r3, #22
 800af08:	6003      	str	r3, [r0, #0]
 800af0a:	f04f 30ff 	mov.w	r0, #4294967295
 800af0e:	bd38      	pop	{r3, r4, r5, pc}
 800af10:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800af12:	b112      	cbz	r2, 800af1a <_raise_r+0x1e>
 800af14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af18:	b94b      	cbnz	r3, 800af2e <_raise_r+0x32>
 800af1a:	4620      	mov	r0, r4
 800af1c:	f000 f830 	bl	800af80 <_getpid_r>
 800af20:	462a      	mov	r2, r5
 800af22:	4601      	mov	r1, r0
 800af24:	4620      	mov	r0, r4
 800af26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af2a:	f000 b817 	b.w	800af5c <_kill_r>
 800af2e:	2b01      	cmp	r3, #1
 800af30:	d00a      	beq.n	800af48 <_raise_r+0x4c>
 800af32:	1c59      	adds	r1, r3, #1
 800af34:	d103      	bne.n	800af3e <_raise_r+0x42>
 800af36:	2316      	movs	r3, #22
 800af38:	6003      	str	r3, [r0, #0]
 800af3a:	2001      	movs	r0, #1
 800af3c:	e7e7      	b.n	800af0e <_raise_r+0x12>
 800af3e:	2400      	movs	r4, #0
 800af40:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800af44:	4628      	mov	r0, r5
 800af46:	4798      	blx	r3
 800af48:	2000      	movs	r0, #0
 800af4a:	e7e0      	b.n	800af0e <_raise_r+0x12>

0800af4c <raise>:
 800af4c:	4b02      	ldr	r3, [pc, #8]	; (800af58 <raise+0xc>)
 800af4e:	4601      	mov	r1, r0
 800af50:	6818      	ldr	r0, [r3, #0]
 800af52:	f7ff bfd3 	b.w	800aefc <_raise_r>
 800af56:	bf00      	nop
 800af58:	20000028 	.word	0x20000028

0800af5c <_kill_r>:
 800af5c:	b538      	push	{r3, r4, r5, lr}
 800af5e:	4d07      	ldr	r5, [pc, #28]	; (800af7c <_kill_r+0x20>)
 800af60:	2300      	movs	r3, #0
 800af62:	4604      	mov	r4, r0
 800af64:	4608      	mov	r0, r1
 800af66:	4611      	mov	r1, r2
 800af68:	602b      	str	r3, [r5, #0]
 800af6a:	f7f7 ff87 	bl	8002e7c <_kill>
 800af6e:	1c43      	adds	r3, r0, #1
 800af70:	d102      	bne.n	800af78 <_kill_r+0x1c>
 800af72:	682b      	ldr	r3, [r5, #0]
 800af74:	b103      	cbz	r3, 800af78 <_kill_r+0x1c>
 800af76:	6023      	str	r3, [r4, #0]
 800af78:	bd38      	pop	{r3, r4, r5, pc}
 800af7a:	bf00      	nop
 800af7c:	2000317c 	.word	0x2000317c

0800af80 <_getpid_r>:
 800af80:	f7f7 bf7a 	b.w	8002e78 <_getpid>

0800af84 <_init>:
 800af84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af86:	bf00      	nop
 800af88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af8a:	bc08      	pop	{r3}
 800af8c:	469e      	mov	lr, r3
 800af8e:	4770      	bx	lr

0800af90 <_fini>:
 800af90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af92:	bf00      	nop
 800af94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af96:	bc08      	pop	{r3}
 800af98:	469e      	mov	lr, r3
 800af9a:	4770      	bx	lr
