<module name="NAVSS0_UDMAP_0_VIRT_ALIAS_9_UDMAP0_CFG_TCHAN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TCFG" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TCFG" offset="0x0" width="32" description="">
		<bitfield id="TX_PAUSE_ON_ERR" width="1" begin="31" end="31" resetval="0x0" description="Pause On Error:  this field controls what the channel will do if an error or exception occurs during a data transfer.  This field is encoded as follows: 0 = Channel will drop current work and move on 1 = Channel will pause and wait for SW to investigate and un-pause the channel." range="31" rwaccess="R/W"/> 
		<bitfield id="TX_FILT_EINFO" width="1" begin="30" end="30" resetval="0x0" description="This field controls whether or not the DMA controller will pass the extended packet information fields (if present) from the descriptor to the back end application.  This field is encoded as follows: 0=DMA controller will pass extended packet info words if they are present in the descriptor 1=DMA controller will filter extended packet info words." range="30" rwaccess="R/W"/> 
		<bitfield id="TX_FILT_PSWORDS" width="1" begin="29" end="29" resetval="0x0" description="This field controls whether or not the DMA controller will pass the protocol specific words (if present) from the descriptor to the back end application.  This field is encoded as follows: 0=DMA controller will pass PS words if present in descriptor 1=DMA controller will filter PS words." range="29" rwaccess="R/W"/> 
		<bitfield id="TX_ATYPE" width="2" begin="25" end="24" resetval="0x0" description="This field controls how pointers will be interpreted for non Ring Accelerator accesses on this channel.  The values are encoded as follows:  0 = Pointers are physical addresses 1 = Pointers are intermediate addresses which require intermediate to physical transaction before they can be decoded 2 = Pointers are virtual addresses which require virtual to physical translation before they can be decoded.  All transactions from this channel which are not destined to the Ring Accelerator will have the mem*_catype attribute set equal to the value given in this register field.  Accesses to the RA will always use physical addresses." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="TX_CHAN_TYPE" width="4" begin="19" end="16" resetval="0x0" description="Tx Channel Type:  this field controls and / or indicates the functional channel type for this channel and the work passing mechanism that the channel uses for communicating with the Host.  Available channel types are as follows: 0 = RESERVED 1 = RESERVED 2 = Channel performs packet oriented data transfers using pass by reference rings.  Channels configured in this mode can only use Host and Monolithic descriptors and the pointers to those descriptors are passed from/to SW using rings in the Ring Accelerator.  3-9 = RESERVED 10 = Channel performs Third Party DMA transfers using pass by reference rings.  Channels configured in this mode can only use TR descriptors and the pointers to those descriptors are passed from/to SW using rings in the Ring Accelerator.  11 = Channel performs Third Party DMA transfers using pass by value rings.  Channels configured in this mode will directly pass individual Transfer Request/Transfer Response messages from/to SW using rings in the Ring Accelerator.  12 = Channel performs Third Party Block Copy DMA transfers using pass by reference rings.    Channels configured in this mode are linked to the same index Rx channel to form a bonded read/write channel 13 = Channel performs Third Party Block Copy DMA transfers using pass by value rings. Channels configured in this mode are linked to the same index Rx channel to form a bonded read/write channel 14 = Channel performs Third Party DMA transfers using TRs provided via PSI-L (not supported in UDMA-P).  15 = Channel performs Third Party DMA transfers using TRs provided via QDMA channel (not supported in UDMA-P)" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_BURST_SIZE" width="2" begin="11" end="10" resetval="0x1" description="Specifies the nominal burst size and alignment for data transfers on this channel.  0 = RESERVED 1 = 64 Bytes 2 = 128 bytes 3 = 256 bytes" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="TX_TDTYPE" width="1" begin="9" end="9" resetval="0x0" description="Specifies whether or not the channel should immediately return a teardown completion response to the default completion queue or wait until a status message is returned from the remote PSI-L paired peripheral.  0 = return immediately once all traffic is complete in UDMAP.  1 = wait until remote peer sends back a completion message." range="9" rwaccess="R/W"/> 
		<bitfield id="TX_NOTDPKT" width="1" begin="8" end="8" resetval="0x0" description="Specifies whether or not the channel should suppress sending the single data phase teardown packet when teardown is complete.  0 = TD packet is sent 1 = Suppress sending TD packet" range="8" rwaccess="R/W"/> 
		<bitfield id="TX_FETCH_SIZE" width="7" begin="6" end="0" resetval="0x0" description="Specifies the # of 32-bit descriptor words to fetch.  This must be set to the maximum word count that can pass through the channel for any allowed descriptor type." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TCREDIT" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TCREDIT" offset="0x4" width="32" description="">
		<bitfield id="COUNT" width="3" begin="2" end="0" resetval="0x0" description="Transfer Request Credit Count:  this field specifies how many credits for complete TRs are available.  This field should be initialized before the channel is enabled and will then increment/decrement as TRs are submitted and responses are received." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TCQ" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TCQ" offset="0x14" width="32" description="">
		<bitfield id="TXCQ_QNUM" width="16" begin="15" end="0" resetval="0x0" description="Specifies the queue number to return pass by value Transfer Responses and teardown completion teardown messages to." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TOES" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TOES" offset="0x20" width="32" description="">
		<bitfield id="EVT_NUM" width="16" begin="15" end="0" resetval="0x65535" description="This is the global event number to be generated" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TEOES" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TEOES" offset="0x60" width="32" description="">
		<bitfield id="EVT_NUM" width="16" begin="15" end="0" resetval="0x65535" description="This is the global event number to be generated" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TPRI_CTRL" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TPRI_CTRL" offset="0x64" width="32" description="">
		<bitfield id="PRIORITY" width="3" begin="30" end="28" resetval="0x0" description="Tx Priority: This field contains the 3-bit value which will be output on the mem*_cpriority and mem_cepriority outputs during all transactions for this channel." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="18" end="16" resetval="0x0" description="Tx Quality of Service Level: This field contains the 3-bit value which will be output on the mem*_cqos output during all transactions for this channel." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="3" end="0" resetval="0x0" description="Tx Order ID: This field contains the 4-bit value which will be output on the mem*_corderid output during all transactions for this channel." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_THRD_ID" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_THRD_ID" offset="0x68" width="32" description="">
		<bitfield id="THREAD_ID" width="16" begin="15" end="0" resetval="0x0" description="Thread ID: This field contains the 16-bit value which will be output on the strm_o_thread_id output during all transactions for this channel." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TFIFO_DEPTH" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TFIFO_DEPTH" offset="0x70" width="32" description="">
		<bitfield id="FDEPTH" width="13" begin="12" end="0" resetval="0x4096" description="FIFO Depth: This field contains the number of Tx FIFO bytes which will be allowed to be stored for the channel.  The minimum value is equal to the PSI-L interface data path width (tstrm_wdth), the maximum value varies by channel class (ultra-high capacity/high capacity/normal capacity) and is equal to the tubuf_size/thbuf_size/tbuf_size parameter respectively multiplied by the PSI-L data path width (tstrm_wdth). The fdepth must always be an integer multiple of tstrm_wdth.  The reset value of this register varies by channel class (ultra-high capacity/high capacity/normal capacity) but will be equal to the tubuf_size/thbuf_size/tbuf_size parameter respectively multiplied by the PSI-L interface data width (tstrm_wdth)." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TST_SCHED" acronym="VIRT_ALIAS_9_UDMAP0__CFG__TCHAN_TST_SCHED" offset="0x80" width="32" description="">
		<bitfield id="PRIORITY" width="2" begin="1" end="0" resetval="0x0" description="Tx Scheduling Priority:  These bits select which scheduling bin the channel will be placed in for bandwidth allocation of the Tx DMA units.  This field is encoded as follows: 0 = High priority 1 = Medium - high priority 2 = Medium - low priority 3 = Low priority Arbitration between bins is performed in a strict priority fashion.   High priority channels will always be serviced first.  If no high priority channels are requesting then all medium-high priority channels will be serviced next.  If no high priority or medium-high priority channels are requesting then all medium-low priority channels will be serviced next.  When no other channels are requesting, the low priority channels will be serviced.  All channels within a given bin are serviced in a round robin order.  Only channels which are enabled and which have sufficient free space in their Per Channel FIFO will be included in the round robin arbitration." range="1 - 0" rwaccess="R/W"/>
	</register>
</module>