{:input (genetic.crossover/dumb-crossover 1374677142 (genetic.mutation/change-names-remove-clause 737917688 (genetic.mutation/change-constant-value 1290520998 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))) (genetic.mutation/change-names-remove-clause 819304690 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_11_:missing_13 , wire1_12_13_14, wire2_15, wire3_19, \\wire:missing_edge , \\wire25_:missing , wire26_47, wire27_15);\n  wire \\:missing_edge ;\n  input \\wire0_11_:missing_13 ;\n  wire \\wire0_11_:missing_13 ;\n  wire wire10_15_23;\n  wire \\wire10_:missing ;\n  wire wire11_12;\n  wire \\wire12_11_:missing_14 ;\n  wire wire12_15;\n  wire wire12_18;\n  wire wire12_19;\n  wire \\wire12_35_:missing ;\n  wire wire12_42;\n  wire \\wire12_44_:missing_49 ;\n  wire wire12_46;\n  wire \\wire12_:missing ;\n  wire \\wire12_:missing_20_22 ;\n  input wire1_12_13_14;\n  wire wire1_12_13_14;\n  wire wire21_24;\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  output wire26_47;\n  wire wire26_47;\n  output wire27_15;\n  wire wire27_15;\n  wire \\wire29_45_48_:missing ;\n  output wire2_15;\n  wire wire2_15;\n  wire wire30_15;\n  wire wire30_36;\n  wire wire31_15;\n  wire wire31_36;\n  wire wire33_37_51;\n  wire wire33_43;\n  wire \\wire34_41_:missing ;\n  wire wire34_50;\n  wire \\wire35_:missing ;\n  wire wire36_37;\n  wire wire38_39_40_42;\n  wire wire38_39_40_5;\n  wire \\wire38_:missing ;\n  output wire3_19;\n  wire wire3_19;\n  wire wire40_41;\n  wire wire47_15;\n  wire wire48;\n  wire wire49;\n  wire \\wire4_:missing ;\n  wire wire50;\n  wire wire7_14;\n  wire wire7_15;\n  wire wire8_21;\n  wire \\wire8_:missing ;\n  wire wire9_16;\n  wire \\wire:missing_15_24 ;\n  wire \\wire:missing_16_17 ;\n  wire \\wire:missing_16_5 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_51 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire2_15 = 4'h8 >> { wire7_15, wire12_15 };\n  assign wire9_16 = 4'h8 >> { \\wire:missing_16_17 , \\wire:missing_16_5  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire12_:missing_20_22 ;\n  assign wire7_15 = 2'h1 >> wire7_14;\n  assign wire30_36 = 2'h1 >> wire30_15;\n  assign wire31_36 = 2'h1 >> wire31_15;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire33_43 = 2'hx >> wire33_37_51;\n  assign wire34_50 = 2'h1 >> \\wire34_41_:missing ;\n  assign \\wire35_:missing  = 4'h2 >> { \\wire12_35_:missing , \\wire12_35_:missing  };\n  assign wire36_37 = 4'h8 >> { wire31_36, wire30_36 };\n  assign wire33_37_51 = 4'h8 >> { \\wire:missing_edge , wire36_37 };\n  assign \\wire38_:missing  = 4'h4 >> { wire38_39_40_5, wire38_39_40_42 };\n  assign \\wire:missing_39  = 4'h8 >> { wire38_39_40_5, wire38_39_40_42 };\n  assign \\wire8_:missing  = 2'h1 >> wire8_21;\n  assign \\wire:missing_40  = 4'h8 >> { wire38_39_40_5, wire38_39_40_42 };\n  assign \\wire34_41_:missing  = 4'h8 >> { \\wire:missing_edge , wire40_41 };\n  assign \\wire:missing_edge  = 2'h1 >> wire9_16;\n  assign \\wire10_:missing  = 2'h1 >> wire10_15_23;\n  assign wire11_12 = 4'h4 >> { \\wire12_11_:missing_14 , \\wire0_11_:missing_13  };\n  assign \\wire12_:missing  = 4'h6 >> { wire1_12_13_14, wire11_12 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire1_12_13_14, \\wire0_11_:missing_13  };\n  assign wire7_14 = 4'h8 >> { wire1_12_13_14, \\wire12_11_:missing_14  };\n  assign \\wire4_:missing  = 1'h1;\n  assign \\wire:missing_16_5  = 1'h1;\n  assign \\wire29_45_48_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_51  = wire33_37_51;\n  assign wire50 = wire34_50;\n  assign wire49 = \\wire12_44_:missing_49 ;\n  assign wire48 = \\wire29_45_48_:missing ;\n  assign wire26_47 = wire47_15;\n  assign \\wire:missing_edge  = wire12_46;\n  assign \\wire:missing_edge  = \\wire29_45_48_:missing ;\n  assign \\wire:missing_edge  = \\wire12_44_:missing_49 ;\n  assign \\wire:missing_edge  = wire33_43;\n  assign wire38_39_40_42 = wire12_42;\n  assign wire21_24 = \\wire:missing_15_24 ;\n  assign \\wire:missing_23  = wire10_15_23;\n  assign wire8_21 = wire21_24;\n  assign \\wire:missing_edge  = \\wire12_:missing_20_22 ;\n  assign wire3_19 = wire12_19;\n  assign \\wire:missing_edge  = wire12_18;\n  assign \\wire:missing_16_17  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:3.1-112.10\" *)\nmodule postsynth(\\wire0_11_:missing_13 , wire1_12_13_14, wire2_15, wire3_19, \\wire:missing_edge , \\wire25_:missing , wire26_47, wire27_15);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:5.9-5.30\" *)\n  input \\wire0_11_:missing_13 ;\n  wire \\wire0_11_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:10.8-10.30\" *)\n  wire \\wire12_11_:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:11.8-11.17\" *)\n  wire wire12_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:12.8-12.17\" *)\n  wire wire12_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:13.8-13.17\" *)\n  wire wire12_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:16.8-16.30\" *)\n  wire \\wire12_44_:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:17.8-17.17\" *)\n  wire wire12_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:19.8-19.30\" *)\n  wire \\wire12_:missing_20_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:20.9-20.23\" *)\n  input wire1_12_13_14;\n  wire wire1_12_13_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:23.9-23.25\" *)\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:25.10-25.19\" *)\n  output wire26_47;\n  wire wire26_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:27.10-27.19\" *)\n  output wire27_15;\n  wire wire27_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:29.8-29.30\" *)\n  wire \\wire29_45_48_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:30.10-30.18\" *)\n  output wire2_15;\n  wire wire2_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:37.8-37.17\" *)\n  wire wire33_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:45.10-45.18\" *)\n  output wire3_19;\n  wire wire3_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:48.8-48.17\" *)\n  wire wire47_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:49.8-49.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:50.8-50.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:51.8-51.23\" *)\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:53.8-53.16\" *)\n  wire wire7_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:54.8-54.16\" *)\n  wire wire7_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:57.8-57.16\" *)\n  wire wire9_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:59.8-59.27\" *)\n  wire \\wire:missing_16_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:60.8-60.26\" *)\n  wire \\wire:missing_16_5 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/38E81884.v:65.10-65.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire12_11_:missing_14  = 1'hx;\n  assign wire12_15 = 1'hx;\n  assign wire12_18 = 1'h1;\n  assign wire12_19 = 1'hx;\n  assign \\wire12_44_:missing_49  = 1'h1;\n  assign wire12_46 = 1'h1;\n  assign \\wire12_:missing_20_22  = 1'h1;\n  assign wire26_47 = 1'hx;\n  assign wire27_15 = 1'hx;\n  assign \\wire29_45_48_:missing  = 1'h1;\n  assign wire2_15 = 1'hx;\n  assign wire33_43 = 1'h1;\n  assign wire3_19 = 1'hx;\n  assign wire47_15 = 1'hx;\n  assign wire48 = 1'h1;\n  assign wire49 = 1'h1;\n  assign \\wire4_:missing  = 1'h1;\n  assign wire7_14 = 1'hx;\n  assign wire7_15 = 1'hx;\n  assign wire9_16 = 1'h1;\n  assign \\wire:missing_16_17  = 1'h1;\n  assign \\wire:missing_16_5  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:46:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv/src/top.v'.\nSBY  3:46:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] Copy '/tmp/fuzzmount2DDF5D8C/38E81884.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv/src/38E81884.v'.\nSBY  3:46:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] Copy '/tmp/fuzzmount2DDF5D8C/38E81884.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv/src/38E81884.post.v'.\nSBY  3:46:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] engine_0: abc pdr\nSBY  3:46:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:46:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/38E81884.v:75$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/38E81884.v:75$45.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:46:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/38E81884.v:89$59_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/38E81884.v:89$59.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:46:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: Warning: Wire presynth.\\wire3_19 is used but has no driver.\nSBY  3:46:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: Warning: Wire presynth.\\wire27_15 is used but has no driver.\nSBY  3:46:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: Warning: Wire presynth.\\wire26_47 is used but has no driver.\nSBY  3:46:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: Warning: Wire presynth.\\wire12_11_:missing_14 is used but has no driver.\nSBY  3:46:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: Warning: Wire presynth.\\wire12_15 is used but has no driver.\nSBY  3:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] base: finished (returncode=0)\nSBY  3:46:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:46:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] aig: Warning: Wire presynth.\\wire3_19 is used but has no driver.\nSBY  3:46:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] aig: Warning: Wire presynth.\\wire27_15 is used but has no driver.\nSBY  3:46:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] aig: Warning: Wire presynth.\\wire26_47 is used but has no driver.\nSBY  3:46:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] aig: Warning: Wire presynth.\\wire12_11_:missing_14 is used but has no driver.\nSBY  3:46:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] aig: Warning: Wire presynth.\\wire12_15 is used but has no driver.\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] aig: finished (returncode=0)\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] engine_0: Warning: The network has no constraints.\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] engine_0: finished (returncode=0)\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] engine_0: Status returned by engine: FAIL\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv'.\nSBY  3:46:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpazflwtfv] DONE (FAIL, rc=2)\n", :err ""}}}