#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Sep 27 04:51:04 2024
# Process ID: 12484
# Current directory: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1
# Command line: vivado.exe -log pulse_gen_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pulse_gen_test.tcl -notrace
# Log file: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1/pulse_gen_test.vdi
# Journal file: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1\vivado.jou
# Running On: EthanWindows, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16886 MB
#-----------------------------------------------------------
source pulse_gen_test.tcl -notrace
Command: link_design -top pulse_gen_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 797.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 952.660 ; gain = 21.676

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16fcc6d67

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.945 ; gain = 548.285

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16fcc6d67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16fcc6d67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a500ceb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a500ceb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a500ceb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a500ceb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1840.496 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1074417ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1840.496 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1074417ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1840.496 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1074417ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.496 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.496 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1074417ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1840.496 ; gain = 909.512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1/pulse_gen_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pulse_gen_test_drc_opted.rpt -pb pulse_gen_test_drc_opted.pb -rpx pulse_gen_test_drc_opted.rpx
Command: report_drc -file pulse_gen_test_drc_opted.rpt -pb pulse_gen_test_drc_opted.pb -rpx pulse_gen_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1/pulse_gen_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6ac0d1dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1840.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107434169

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 169cdd753

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 169cdd753

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 169cdd753

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c48eec07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 205299c40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 205299c40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.488 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 180bae126

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1840.496 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 194b917cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 28093b6a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 2 Global Placement | Checksum: 28093b6a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cc3c62b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24ce81c60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1df3b228d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1df3b228d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 29f32c3cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 181803e51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a6853dc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a6853dc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 27c3635f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 27c3635f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19fc887ef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.708 | TNS=-1264.012 |
Phase 1 Physical Synthesis Initialization | Checksum: 19ee02307

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18e2ad0b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19fc887ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-43.708. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a68f12c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a68f12c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a68f12c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a68f12c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a68f12c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.496 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24817f606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000
Ending Placer Task | Checksum: 193306deb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1/pulse_gen_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pulse_gen_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pulse_gen_test_utilization_placed.rpt -pb pulse_gen_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pulse_gen_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1840.496 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.496 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.708 | TNS=-1264.012 |
Phase 1 Physical Synthesis Initialization | Checksum: 193b76454

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1840.496 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.708 | TNS=-1264.012 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 193b76454

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1840.496 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.708 | TNS=-1264.012 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[25].  Re-placed instance pulse_generator/clk_counter_reg[25]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.708 | TNS=-1263.793 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[26].  Re-placed instance pulse_generator/clk_counter_reg[26]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.708 | TNS=-1263.574 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[27].  Re-placed instance pulse_generator/clk_counter_reg[27]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.698 | TNS=-1263.355 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[1].  Re-placed instance pulse_generator/clk_counter_reg[1]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.698 | TNS=-1263.146 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[2].  Re-placed instance pulse_generator/clk_counter_reg[2]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.698 | TNS=-1262.954 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[3].  Re-placed instance pulse_generator/clk_counter_reg[3]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.698 | TNS=-1262.762 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[4].  Re-placed instance pulse_generator/clk_counter_reg[4]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.651 | TNS=-1262.570 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[5].  Re-placed instance pulse_generator/clk_counter_reg[5]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.651 | TNS=-1262.425 |
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter[6].  Re-placed instance pulse_generator/clk_counter_reg[6]
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.651 | TNS=-1262.280 |
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net pulse_generator/sec_elapsed_reg[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net pulse_generator/sec_elapsed_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.492 | TNS=-1257.669 |
INFO: [Physopt 32-81] Processed net pulse_generator/sec_elapsed_reg[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net pulse_generator/sec_elapsed_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.480 | TNS=-1257.321 |
INFO: [Physopt 32-81] Processed net pulse_generator/sec_elapsed_reg[0]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net pulse_generator/sec_elapsed_reg[0]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.425 | TNS=-1255.726 |
INFO: [Physopt 32-81] Processed net pulse_generator/sec_elapsed_reg[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net pulse_generator/sec_elapsed_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.407 | TNS=-1255.204 |
INFO: [Physopt 32-702] Processed net pulse_generator/sec_elapsed_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter1_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.359 | TNS=-1253.812 |
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pulse_generator/threshold2__702_carry_i_3_n_0.  Re-placed instance pulse_generator/threshold2__702_carry_i_3
INFO: [Physopt 32-735] Processed net pulse_generator/threshold2__702_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.351 | TNS=-1253.580 |
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pulse_generator/clk_counter1_carry__0_i_112_n_0.  Re-placed instance pulse_generator/clk_counter1_carry__0_i_112
INFO: [Physopt 32-735] Processed net pulse_generator/clk_counter1_carry__0_i_112_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.189 | TNS=-1248.882 |
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/sec_elapsed_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.189 | TNS=-1248.882 |
Phase 3 Critical Path Optimization | Checksum: 193b76454

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.145 ; gain = 7.648

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.189 | TNS=-1248.882 |
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/sec_elapsed_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/sec_elapsed_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__702_carry_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_35_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter1_carry__1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/threshold2__6_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pulse_generator/clk_counter[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.189 | TNS=-1248.882 |
Phase 4 Critical Path Optimization | Checksum: 193b76454

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.148 ; gain = 7.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1848.148 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-43.189 | TNS=-1248.882 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.519  |         15.130  |           12  |              0  |                    16  |           0  |           2  |  00:00:03  |
|  Total          |          0.519  |         15.130  |           12  |              0  |                    16  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1848.148 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 242090626

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.148 ; gain = 7.652
INFO: [Common 17-83] Releasing license: Implementation
440 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1856.977 ; gain = 8.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1/pulse_gen_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d6a367b6 ConstDB: 0 ShapeSum: a4102f2e RouteDB: 0
Post Restoration Checksum: NetGraph: 620315df NumContArr: 10151b24 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 72183103

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1938.480 ; gain = 70.379

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 72183103

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1944.527 ; gain = 76.426

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 72183103

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1944.527 ; gain = 76.426
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1954b0ddf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.141 ; gain = 81.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.979| TNS=-1213.860| WHS=-0.064 | THS=-0.370 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 449
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 449
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f311c984

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.578 ; gain = 81.477

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f311c984

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.578 ; gain = 81.477
Phase 3 Initial Routing | Checksum: 1271c934d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.578 ; gain = 81.477

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.980| TNS=-1296.901| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 169cde213

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1949.578 ; gain = 81.477

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-45.001| TNS=-1298.420| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20c1b1470

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1949.578 ; gain = 81.477
Phase 4 Rip-up And Reroute | Checksum: 20c1b1470

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1949.578 ; gain = 81.477

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a1f42a5c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1949.578 ; gain = 81.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.887| TNS=-1294.204| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ebda830c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ebda830c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164
Phase 5 Delay and Skew Optimization | Checksum: ebda830c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 884f4302

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.838| TNS=-1293.693| WHS=0.248  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 884f4302

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164
Phase 6 Post Hold Fix | Checksum: 884f4302

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.134737 %
  Global Horizontal Routing Utilization  = 0.105544 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 96da14e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 96da14e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b42f22bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44.838| TNS=-1293.693| WHS=0.248  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: b42f22bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 84.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
458 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1952.266 ; gain = 95.289
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1964.418 ; gain = 12.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1/pulse_gen_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pulse_gen_test_drc_routed.rpt -pb pulse_gen_test_drc_routed.pb -rpx pulse_gen_test_drc_routed.rpx
Command: report_drc -file pulse_gen_test_drc_routed.rpt -pb pulse_gen_test_drc_routed.pb -rpx pulse_gen_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1/pulse_gen_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pulse_gen_test_methodology_drc_routed.rpt -pb pulse_gen_test_methodology_drc_routed.pb -rpx pulse_gen_test_methodology_drc_routed.rpx
Command: report_methodology -file pulse_gen_test_methodology_drc_routed.rpt -pb pulse_gen_test_methodology_drc_routed.pb -rpx pulse_gen_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab3/Lab3.runs/impl_1/pulse_gen_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pulse_gen_test_power_routed.rpt -pb pulse_gen_test_power_summary_routed.pb -rpx pulse_gen_test_power_routed.rpx
Command: report_power -file pulse_gen_test_power_routed.rpt -pb pulse_gen_test_power_summary_routed.pb -rpx pulse_gen_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
470 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pulse_gen_test_route_status.rpt -pb pulse_gen_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_gen_test_timing_summary_routed.rpt -pb pulse_gen_test_timing_summary_routed.pb -rpx pulse_gen_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pulse_gen_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pulse_gen_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pulse_gen_test_bus_skew_routed.rpt -pb pulse_gen_test_bus_skew_routed.pb -rpx pulse_gen_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force pulse_gen_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pulse_gen_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.762 ; gain = 434.289
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 04:52:04 2024...
