EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# DMG2301L-Transistor_FET
#
DEF DMG2301L-Transistor_FET Q 0 20 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "DMG2301L-Transistor_FET" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-23" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
$FPLIST
 SOT?23*
$ENDFPLIST
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 70 130 70 130 -70 30 -70 N
P 4 0 1 0 90 0 50 15 50 -15 90 0 F
P 4 0 1 0 110 -20 115 -15 145 -15 150 -10 N
P 4 0 1 0 130 -15 115 10 145 10 130 -15 N
X G 1 -200 0 100 R 50 50 1 1 I
X S 2 100 -200 100 U 50 50 1 1 P
X D 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# W25Q16BVSSIG-W25Q16BVSSIG
#
DEF W25Q16BVSSIG-W25Q16BVSSIG U 0 40 Y Y 1 L N
F0 "U" -501 540 50 H V L BNN
F1 "W25Q16BVSSIG-W25Q16BVSSIG" -502 -559 50 H V L BNN
F2 "SOIC127P790X216-8N" 0 0 50 H I L BNN
F3 "Winbond" 0 0 50 H I L BNN
F4 "F" 0 0 50 H I L BNN
F5 "IPC-7351B" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 -400 -500 500 N
P 2 0 0 16 -500 500 500 500 N
P 2 0 0 16 500 -400 -500 -400 N
P 2 0 0 16 500 500 500 -400 N
X /CS 1 -700 200 200 R 40 40 0 0 I
X DO(IO1) 2 -700 -100 200 R 40 40 0 0 B
X /WP(IO2) 3 700 0 200 L 40 40 0 0 B
X GND 4 700 -300 200 L 40 40 0 0 W
X DI(IO0) 5 -700 0 200 R 40 40 0 0 B
X CLK 6 -700 100 200 R 40 40 0 0 I C
X /HOLD(IO3) 7 700 100 200 L 40 40 0 0 B
X VCC 8 700 400 200 L 40 40 0 0 W
ENDDRAW
ENDDEF
#
#End Library
