{
  "Top": "hls_sobel",
  "RtlTop": "hls_sobel",
  "PcoreTop": "hls_sobel_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "csg325",
    "Speed": "-1q"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "160",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 10.000 [get_ports aclk]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_sobel",
    "Version": "1.0",
    "DisplayName": "Hls_sobel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/hls_sobel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/Block_Mat_exit45_pro.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/Filter2D.vhd",
      "impl\/vhdl\/Filter2D_k_buf_0_bkb.vhd",
      "impl\/vhdl\/hls_sobel_mux_32_kbM.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/Sobel.vhd",
      "impl\/vhdl\/start_for_Mat2AXIlbW.vhd",
      "impl\/vhdl\/start_for_Sobel_U0.vhd",
      "impl\/vhdl\/hls_sobel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/Block_Mat_exit45_pro.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/Filter2D.v",
      "impl\/verilog\/Filter2D_k_buf_0_bkb.v",
      "impl\/verilog\/hls_sobel_mux_32_kbM.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/Sobel.v",
      "impl\/verilog\/start_for_Mat2AXIlbW.v",
      "impl\/verilog\/start_for_Sobel_U0.v",
      "impl\/verilog\/hls_sobel.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/AXIvideo2Mat.v",
      "impl\/verilog.pcore\/Block_Mat_exit45_pro.v",
      "impl\/verilog.pcore\/fifo_w8_d2_A.v",
      "impl\/verilog.pcore\/fifo_w32_d2_A.v",
      "impl\/verilog.pcore\/fifo_w32_d4_A.v",
      "impl\/verilog.pcore\/Filter2D.v",
      "impl\/verilog.pcore\/Filter2D_k_buf_0_bkb.v",
      "impl\/verilog.pcore\/hls_sobel.v",
      "impl\/verilog.pcore\/hls_sobel_ap_rst_if.v",
      "impl\/verilog.pcore\/hls_sobel_INPUT_STREAM_if.v",
      "impl\/verilog.pcore\/hls_sobel_mux_32_kbM.v",
      "impl\/verilog.pcore\/hls_sobel_OUTPUT_STREAM_if.v",
      "impl\/verilog.pcore\/Mat2AXIvideo.v",
      "impl\/verilog.pcore\/Sobel.v",
      "impl\/verilog.pcore\/start_for_Mat2AXIlbW.v",
      "impl\/verilog.pcore\/start_for_Sobel_U0.v",
      "impl\/verilog.pcore\/hls_sobel_top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/mywindows\/Xilinx-Vivado\/test1\/solution1\/.autopilot\/db\/hls_sobel.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "cols": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "input_V_data_V": {
      "type": "ap_fifo",
      "fifo_width": "24",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_dest_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_id_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_keep_V": {
      "type": "ap_fifo",
      "fifo_width": "3",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_last_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_strb_V": {
      "type": "ap_fifo",
      "fifo_width": "3",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_user_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "output_V_data_V": {
      "type": "ap_fifo",
      "fifo_width": "24",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_dest_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_id_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_keep_V": {
      "type": "ap_fifo",
      "fifo_width": "3",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_last_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_strb_V": {
      "type": "ap_fifo",
      "fifo_width": "3",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_user_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "rows": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "PcoreInterfaces": {
    "INPUT_STREAM": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "aclk": {
      "type": "clock",
      "buses": "INPUT_STREAM OUTPUT_STREAM",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    }
  },
  "RtlPorts": {
    "input_V_data_V_dout": {
      "dir": "in",
      "width": "24"
    },
    "input_V_data_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_data_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_keep_V_dout": {
      "dir": "in",
      "width": "3"
    },
    "input_V_keep_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_keep_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_strb_V_dout": {
      "dir": "in",
      "width": "3"
    },
    "input_V_strb_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_strb_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_user_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_V_user_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_user_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_last_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_V_last_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_last_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_id_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_V_id_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_id_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_dest_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_V_dest_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_dest_V_read": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_V_din": {
      "dir": "out",
      "width": "24"
    },
    "output_V_data_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_keep_V_din": {
      "dir": "out",
      "width": "3"
    },
    "output_V_keep_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_keep_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_strb_V_din": {
      "dir": "out",
      "width": "3"
    },
    "output_V_strb_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_strb_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_user_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_V_user_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_user_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_last_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_V_last_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_last_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_id_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_V_id_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_id_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_dest_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_V_dest_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_dest_V_write": {
      "dir": "out",
      "width": "1"
    },
    "rows": {
      "dir": "in",
      "width": "32"
    },
    "cols": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "input_V_data_V": {
      "interfaceRef": "input_V_data_V",
      "dir": "in"
    },
    "input_V_keep_V": {
      "interfaceRef": "input_V_keep_V",
      "dir": "in"
    },
    "input_V_strb_V": {
      "interfaceRef": "input_V_strb_V",
      "dir": "in"
    },
    "input_V_user_V": {
      "interfaceRef": "input_V_user_V",
      "dir": "in"
    },
    "input_V_last_V": {
      "interfaceRef": "input_V_last_V",
      "dir": "in"
    },
    "input_V_id_V": {
      "interfaceRef": "input_V_id_V",
      "dir": "in"
    },
    "input_V_dest_V": {
      "interfaceRef": "input_V_dest_V",
      "dir": "in"
    },
    "output_V_data_V": {
      "interfaceRef": "output_V_data_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_keep_V": {
      "interfaceRef": "output_V_keep_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_strb_V": {
      "interfaceRef": "output_V_strb_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_user_V": {
      "interfaceRef": "output_V_user_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_last_V": {
      "interfaceRef": "output_V_last_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_id_V": {
      "interfaceRef": "output_V_id_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_dest_V": {
      "interfaceRef": "output_V_dest_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "rows": {
      "interfaceRef": "rows",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cols": {
      "interfaceRef": "cols",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls_sobel",
      "Instances": [
        {
          "ModuleName": "Sobel",
          "InstanceName": "Sobel_U0",
          "Instances": [{
              "ModuleName": "Filter2D",
              "InstanceName": "grp_Filter2D_fu_46"
            }]
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "Block_Mat_exit45_pro",
          "InstanceName": "Block_Mat_exit45_pro_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit45_pro": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.908"
        },
        "Area": {
          "FF": "3",
          "LUT": "62",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "2080083",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2080083",
          "PipelineII": "3 ~ 2080083",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.816"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2080080",
            "Latency": "0 ~ 2080080",
            "PipelineII": "",
            "PipelineDepthMin": "6",
            "PipelineDepthMax": "1926",
            "PipelineDepth": "6 ~ 1926",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "1921",
                "Latency": "1 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "276",
          "LUT": "503",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Filter2D": {
        "Latency": {
          "LatencyBest": "157",
          "LatencyAvg": "",
          "LatencyWorst": "2089111",
          "PipelineIIMin": "157",
          "PipelineIIMax": "2089111",
          "PipelineII": "157 ~ 2089111",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.144"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "2",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "153",
            "LatencyMax": "2089107",
            "Latency": "153 ~ 2089107",
            "PipelineII": "",
            "PipelineDepthMin": "17",
            "PipelineDepthMax": "1929",
            "PipelineDepth": "17 ~ 1929",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "13",
                "LatencyMax": "1925",
                "Latency": "13 ~ 1925",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "9",
          "FF": "1070",
          "LUT": "3099",
          "DSP48E": "0"
        }
      },
      "Sobel": {
        "Latency": {
          "LatencyBest": "158",
          "LatencyAvg": "",
          "LatencyWorst": "2089112",
          "PipelineIIMin": "158",
          "PipelineIIMax": "2089112",
          "PipelineII": "158 ~ 2089112",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.144"
        },
        "Area": {
          "BRAM_18K": "9",
          "FF": "1138",
          "LUT": "3203",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2076841",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2076841",
          "PipelineII": "1 ~ 2076841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.610"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2076840",
            "Latency": "0 ~ 2076840",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1923",
            "PipelineDepth": "3 ~ 1923",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "203",
          "LUT": "400",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "hls_sobel": {
        "Latency": {
          "LatencyBest": "160",
          "LatencyAvg": "",
          "LatencyWorst": "2089114",
          "PipelineIIMin": "159",
          "PipelineIIMax": "2089113",
          "PipelineII": "159 ~ 2089113",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.144"
        },
        "Area": {
          "BRAM_18K": "9",
          "FF": "1680",
          "LUT": "4546",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "hls_sobel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-03-21 11:21:06 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
