# GATE-LEVEL-MODELLING-USING-MODEL-SIMULATOR-VERILOG-
GATE LEVEL MODELLING FOR AND GATE, NOT GATE, OR GATE, NAND GATE, NOR GATE, EX-OR GATE, EX-NOR GATE, HALF ADDER, FULL ADDER.
