<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libTriton: /Users/jonathan/Works/Tools/Triton/src/libtriton/includes/triton/riscv32Cpu.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libTriton<span id="projectnumber">&#160;version 1.0 build 1599</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_6826be0f3781bbf5456339e274d7c653.html">libtriton</a></li><li class="navelem"><a class="el" href="dir_0a436fc82d73b0b9b664d07557632391.html">includes</a></li><li class="navelem"><a class="el" href="dir_bfc2015e50a23296f50c7a4fbc72cfae.html">triton</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">riscv32Cpu.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="riscv32Cpu_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">**  Copyright (C) - Triton</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">**</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">**  This program is under the terms of the Apache License 2.0.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">*/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef TRITON_RISCV32CPU_HPP</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define TRITON_RISCV32CPU_HPP</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &lt;unordered_map&gt;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;<a class="code" href="archEnums_8hpp.html">triton/archEnums.hpp</a>&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &lt;<a class="code" href="callbacks_8hpp.html">triton/callbacks.hpp</a>&gt;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &lt;<a class="code" href="cpuInterface_8hpp.html">triton/cpuInterface.hpp</a>&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &lt;<a class="code" href="dllexport_8hpp.html">triton/dllexport.hpp</a>&gt;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;<a class="code" href="instruction_8hpp.html">triton/instruction.hpp</a>&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &lt;<a class="code" href="memoryAccess_8hpp.html">triton/memoryAccess.hpp</a>&gt;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;<a class="code" href="register_8hpp.html">triton/register.hpp</a>&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &lt;<a class="code" href="tritonTypes_8hpp.html">triton/tritonTypes.hpp</a>&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &lt;<a class="code" href="riscvSpecifications_8hpp.html">triton/riscvSpecifications.hpp</a>&gt;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacetriton.html">triton</a> {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keyword">namespace </span>arch {</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="keyword">namespace </span>riscv {</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="foldopen" id="foldopen00053" data-start="{" data-end="};">
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">   53</a></span>      <span class="keyword">class </span><a class="code hl_class" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">riscv32Cpu</a> : <span class="keyword">public</span> <a class="code hl_interface" href="classtriton_1_1arch_1_1CpuInterface.html">CpuInterface</a>, <span class="keyword">public</span> <a class="code hl_class" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">riscvSpecifications</a> {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>        <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> pcId = triton::arch::ID_REG_RV32_PC;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>        <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> spId = triton::arch::ID_REG_RV32_SP;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>        <span class="keyword">private</span>:</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>          <a class="code hl_class" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a>* callbacks;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>          std::size_t handle;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>          <span class="keywordtype">void</span> copy(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">riscv32Cpu</a>&amp; other);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>          <span class="keywordtype">void</span> disassInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        <span class="keyword">protected</span>:</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6726bbbb89851a2c19cf3d440ea8f95d">   79</a></span>          std::unordered_map&lt;triton::uint64, triton::uint8, IdentityHash&lt;triton::uint64&gt;&gt; <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6726bbbb89851a2c19cf3d440ea8f95d">memory</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a12f95364ef2b0a126527cf0d342b58b4">   82</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a12f95364ef2b0a126527cf0d342b58b4">x0</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#acd9bb1637120cea8ff30c01804e0676a">   84</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#acd9bb1637120cea8ff30c01804e0676a">x1</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a06258a277ce65cd61e5a7d86d6c59208">   86</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a06258a277ce65cd61e5a7d86d6c59208">sp</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad84638d69fec3c830a184da84d263065">   88</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad84638d69fec3c830a184da84d263065">x3</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a944dba3b27c9838bdadbf13968505b71">   90</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a944dba3b27c9838bdadbf13968505b71">x4</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a93323a2093753d3d0373d9782f2f070e">   92</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a93323a2093753d3d0373d9782f2f070e">x5</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4cd888da96ad41dba1b50e05cf8c901b">   94</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4cd888da96ad41dba1b50e05cf8c901b">x6</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a8c42330a37b4c6c77d7a650a38174330">   96</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a8c42330a37b4c6c77d7a650a38174330">x7</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9538c856bcfc61527a6d94e255925339">   98</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9538c856bcfc61527a6d94e255925339">x8</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6a4fbf6e7b047b7d93cb2b3fd4bec9aa">  100</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6a4fbf6e7b047b7d93cb2b3fd4bec9aa">x9</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a200ed263d12dc0d50a6cadc808d990a1">  102</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a200ed263d12dc0d50a6cadc808d990a1">x10</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa82087fbd92324aa946e233e8373b160">  104</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa82087fbd92324aa946e233e8373b160">x11</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a152d9739936a742ded5d5d1ec6947cdd">  106</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a152d9739936a742ded5d5d1ec6947cdd">x12</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a274b9126903e8f6a8343832e03ae96de">  108</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a274b9126903e8f6a8343832e03ae96de">x13</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a090891d59dddfbd383743edd08371948">  110</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a090891d59dddfbd383743edd08371948">x14</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a1b2af08a9ddc5cdd42b66e086696dd35">  112</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a1b2af08a9ddc5cdd42b66e086696dd35">x15</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aec263505d0d3128b27f91e45e6e51b86">  114</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aec263505d0d3128b27f91e45e6e51b86">x16</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad50ec6f446edce8cffbd248a949a1457">  116</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad50ec6f446edce8cffbd248a949a1457">x17</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a8bc55b3d8fa8187d533368019e38e85c">  118</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a8bc55b3d8fa8187d533368019e38e85c">x18</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a48560b104a53bad56d0d7108eca4a99e">  120</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a48560b104a53bad56d0d7108eca4a99e">x19</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a11b98cae3c1abe1b5d39cb7cf2dc0231">  122</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a11b98cae3c1abe1b5d39cb7cf2dc0231">x20</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a94decc67c16f5873de6d6047d7f956ef">  124</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a94decc67c16f5873de6d6047d7f956ef">x21</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a331d13564958aba46af43b2be7223b20">  126</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a331d13564958aba46af43b2be7223b20">x22</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aabd0995150390204dd26a6b197e1df4f">  128</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aabd0995150390204dd26a6b197e1df4f">x23</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a5e0b6df0d72ea126c1d043ca86b6ff62">  130</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a5e0b6df0d72ea126c1d043ca86b6ff62">x24</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a544d9a3ff7b94128b6e9e24318581c38">  132</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a544d9a3ff7b94128b6e9e24318581c38">x25</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a32b7ebcc62c9c6932cfef888900df5fd">  134</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a32b7ebcc62c9c6932cfef888900df5fd">x26</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aade9fd32573f8c91a196a9ee507ab5ba">  136</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aade9fd32573f8c91a196a9ee507ab5ba">x27</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aede163ffb74f65e5d2d74bf127158ed3">  138</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aede163ffb74f65e5d2d74bf127158ed3">x28</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4fead16d1c3d71fa5c24bfd439be5930">  140</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4fead16d1c3d71fa5c24bfd439be5930">x29</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac6b84ab70f74bee98ab27695148639c3">  142</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac6b84ab70f74bee98ab27695148639c3">x30</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a162272124847c3d14453b13a0617edc5">  144</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a162272124847c3d14453b13a0617edc5">x31</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a28e31f90e0ead734512886b3a328a6c6">  146</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a28e31f90e0ead734512886b3a328a6c6">f0</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ae17d3e9c5985e197f09a6cf3af09a392">  148</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ae17d3e9c5985e197f09a6cf3af09a392">f1</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a50450dfa63fa496afaec87af03f7daea">  150</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a50450dfa63fa496afaec87af03f7daea">f2</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4c0f36cc13a5b2e31d7f3efe4ec789e6">  152</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4c0f36cc13a5b2e31d7f3efe4ec789e6">f3</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9bf6c0c9df06211ed5ad1f1a72325175">  154</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9bf6c0c9df06211ed5ad1f1a72325175">f4</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad5fe37625392a935b19793f0fb7d30b6">  156</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad5fe37625392a935b19793f0fb7d30b6">f5</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a37ccbe90a458d6b5b56f74133da35286">  158</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a37ccbe90a458d6b5b56f74133da35286">f6</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#afc7da2216c5b272202deff14688f583c">  160</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#afc7da2216c5b272202deff14688f583c">f7</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aee7ef8a25d43a29af55d8c9779e06c25">  162</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aee7ef8a25d43a29af55d8c9779e06c25">f8</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aeaaa75144591b7ab2a3d5315903981f4">  164</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aeaaa75144591b7ab2a3d5315903981f4">f9</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa340439f421d0601f50068667092f680">  166</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa340439f421d0601f50068667092f680">f10</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a26bcc8c686efd7dbece761e69fc6f99c">  168</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a26bcc8c686efd7dbece761e69fc6f99c">f11</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4bb04964da77fbdb9c32e98ce8875ef3">  170</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4bb04964da77fbdb9c32e98ce8875ef3">f12</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#adb24673b9c93e6eff5ca7ad234456cb5">  172</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#adb24673b9c93e6eff5ca7ad234456cb5">f13</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aeb437809e8f8124713cf1c068a983cda">  174</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aeb437809e8f8124713cf1c068a983cda">f14</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa95e8694d12c2acd8a4bcb27223f6248">  176</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa95e8694d12c2acd8a4bcb27223f6248">f15</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9dc5571aa28555297c93449e29c70d48">  178</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9dc5571aa28555297c93449e29c70d48">f16</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a620e60f18414b61aa76504f9682b5168">  180</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a620e60f18414b61aa76504f9682b5168">f17</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab3c58e314395b1efa50f3aa9b92d7c36">  182</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab3c58e314395b1efa50f3aa9b92d7c36">f18</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af0bf1637555e4e5f089917939ddc16ab">  184</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af0bf1637555e4e5f089917939ddc16ab">f19</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4547e7fb86fa1f434995114cc147ea37">  186</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4547e7fb86fa1f434995114cc147ea37">f20</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a91998a23d04a8c172497279d05754ce8">  188</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a91998a23d04a8c172497279d05754ce8">f21</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9d46593235b6c3875222f0234aad3847">  190</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9d46593235b6c3875222f0234aad3847">f22</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a474ed2e94241078733fd1f464e10f34f">  192</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a474ed2e94241078733fd1f464e10f34f">f23</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6e1ac37b4e682174154d7632a6bb7af8">  194</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6e1ac37b4e682174154d7632a6bb7af8">f24</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a03c6e3c596f5b42f144974a24515ef5b">  196</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a03c6e3c596f5b42f144974a24515ef5b">f25</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6fcb7a5d15fab33de5997cbd6fdfb2ed">  198</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6fcb7a5d15fab33de5997cbd6fdfb2ed">f26</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af1999cbd1a07f3fa3d817509f0f6ae68">  200</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af1999cbd1a07f3fa3d817509f0f6ae68">f27</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#adc7c78c5422bcb4cfc3ad531d7ac3eb9">  202</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#adc7c78c5422bcb4cfc3ad531d7ac3eb9">f28</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa399c9857f96185bc11ce09a151d9eb4">  204</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa399c9857f96185bc11ce09a151d9eb4">f29</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#afe0c8b82fe859e07962f5aa9e9388200">  206</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#afe0c8b82fe859e07962f5aa9e9388200">f30</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab2c7c80ca6f922239845aa93bada82f2">  208</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab2c7c80ca6f922239845aa93bada82f2">f31</a>[<a class="code hl_variable" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>];</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a595d490e5ca9fbcf0208f66b8e392931">  210</a></span>          <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_variable" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a595d490e5ca9fbcf0208f66b8e392931">pc</a>[<a class="code hl_variable" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>];</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="foldopen" id="foldopen00213" data-start="" data-end="">
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="riscv32Cpu_8hpp.html#a418d459cecae13028b5f1d74e03b5046">  213</a></span><span class="preprocessor">          #define SYS_REG_SPEC(_, LOWER_NAME, _2, _3, _4, _5, _6) \</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">          triton::uint8 LOWER_NAME[triton::size::qword];</span></div>
</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">          #define REG_SPEC(_1, _2, _3, _4, _5, _6, _7)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">          #define REG_SPEC_NO_CAPSTONE(_1, _2, _3, _4, _5, _6, _7)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">          #include &quot;triton/riscv32.spec&quot;</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        <span class="keyword">public</span>:</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>          TRITON_EXPORT <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab5ccb519b3e20134bdcc04fcf31aa092">riscv32Cpu</a>(<a class="code hl_class" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a>* callbacks=<span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>          TRITON_EXPORT <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab5ccb519b3e20134bdcc04fcf31aa092">riscv32Cpu</a>(<span class="keyword">const</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab5ccb519b3e20134bdcc04fcf31aa092">riscv32Cpu</a>&amp; other);</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>          TRITON_EXPORT <span class="keyword">virtual</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab3240d5fd896035cde673b9e4a8a5801">~riscv32Cpu</a>();</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>          TRITON_EXPORT <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab5ccb519b3e20134bdcc04fcf31aa092">riscv32Cpu</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4f16e961c29487621dc325d278dd7aeb">operator=</a>(<span class="keyword">const</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab5ccb519b3e20134bdcc04fcf31aa092">riscv32Cpu</a>&amp; other);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2dc6efb12459fdf2eb71c2778300773f">isGPR</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9c521eae79c9971d86112ce5621c1fe6">isFPU</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>          <span class="comment">/* Virtual pure inheritance ================================================= */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a1d4809056ec2d5ae2ae87a7fcc153e8f">isFlag</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a55801a5633f6d097f8c1b55b7e151d80">isRegister</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a7ff2ca52912532cdae0d8cc18d46f4a4">isRegisterValid</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2ae250db159a2c21b99e431d8a6a5a29">isThumb</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aba4ab24138ddcf4434c8588564b7f7fd">isMemoryExclusive</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>          TRITON_EXPORT <span class="keyword">const</span> std::unordered_map&lt;triton::arch::register_e, const triton::arch::Register&gt;&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2b6229a7f2557a00b2b40f36df11dd3b">getAllRegisters</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>          TRITON_EXPORT <span class="keyword">const</span> std::unordered_map&lt;triton::uint64, triton::uint8, IdentityHash&lt;triton::uint64&gt;&gt;&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac9eb0930a5159e2f8ca66ca5dfd99055">getConcreteMemory</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#abb68bf663b875c376dbc33f7871f18e4">getParentRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; reg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#abb68bf663b875c376dbc33f7871f18e4">getParentRegister</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> <span class="keywordtype">id</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac03890a845b42b02eeb076720f92b5fb">getProgramCounter</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a350b44ca4da2bc5bdd69b27a133c9110">getRegister</a>(<a class="code hl_enumeration" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> <span class="keywordtype">id</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a350b44ca4da2bc5bdd69b27a133c9110">getRegister</a>(<span class="keyword">const</span> std::string&amp; name) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>          TRITON_EXPORT <span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6fef14b974c436dca28f1b35dc0461ea">getStackPointer</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>          TRITON_EXPORT std::set&lt;const triton::arch::Register*&gt; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a641744b86ca8503ad885fee8a4a8284b">getParentRegisters</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>          TRITON_EXPORT std::vector&lt;triton::uint8&gt; <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a74020e1134175b692652cf4e4dfe0f39">getConcreteMemoryAreaValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="code hl_typedef" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>          TRITON_EXPORT <a class="code hl_enumeration" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a98ab608eb789f0ea78749ab8a5546a28">getEndianness</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>          TRITON_EXPORT <a class="code hl_typedef" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a12d1b58052d5fec7d745386313ef5264">numberOfRegisters</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>          TRITON_EXPORT <a class="code hl_typedef" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9c20cd92b1af500ac201d994ccf4a836">gprBitSize</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>          TRITON_EXPORT <a class="code hl_typedef" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9a5d67108bb41afd79c417c5da19ad5b">gprSize</a>(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>          TRITON_EXPORT <a class="code hl_class" href="classmath_1_1wide__integer_1_1uintwide__t.html">triton::uint512</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aede6c01c7b9046665d72ad1e99c203ea">getConcreteMemoryValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>          TRITON_EXPORT <a class="code hl_class" href="classmath_1_1wide__integer_1_1uintwide__t.html">triton::uint512</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2df41c23b66eb6ff5587bdada2d3b68e">getConcreteRegisterValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; reg, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>          TRITON_EXPORT <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aede6c01c7b9046665d72ad1e99c203ea">getConcreteMemoryValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6d48bcd6acf35db3b6984ad7611144f1">clear</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a443a494e1f85a07d060fcc240ea85693">disassembly</a>(<a class="code hl_class" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a>&amp; inst);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad20efdb8049f8404b84730cdd155ef15">setConcreteMemoryAreaValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <span class="keyword">const</span> std::vector&lt;triton::uint8&gt;&amp; values, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad20efdb8049f8404b84730cdd155ef15">setConcreteMemoryAreaValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <span class="keyword">const</span> <span class="keywordtype">void</span>* area, <a class="code hl_typedef" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#acfeb488a8f2409d7161101cd2d94f0ea">setConcreteMemoryValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem, <span class="keyword">const</span> <a class="code hl_class" href="classmath_1_1wide__integer_1_1uintwide__t.html">triton::uint512</a>&amp; value, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#acfeb488a8f2409d7161101cd2d94f0ea">setConcreteMemoryValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <a class="code hl_typedef" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> value, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab490ccae54fff974b57da6ef5d60ce54">setConcreteRegisterValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a>&amp; reg, <span class="keyword">const</span> <a class="code hl_class" href="classmath_1_1wide__integer_1_1uintwide__t.html">triton::uint512</a>&amp; value, <span class="keywordtype">bool</span> execCallbacks=<span class="keyword">true</span>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a04507088a131d1dc650b47430234394f">setThumb</a>(<span class="keywordtype">bool</span> state);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af4a5eb9ae7bbd0b6b48758b2faee9503">setMemoryExclusiveTag</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem, <span class="keywordtype">bool</span> tag);</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a47ab39c4559b333733730b225155c819">isConcreteMemoryValueDefined</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>          TRITON_EXPORT <span class="keywordtype">bool</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a47ab39c4559b333733730b225155c819">isConcreteMemoryValueDefined</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="code hl_typedef" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ae8eb23ec25c469d08d88b7a316b3f316">clearConcreteMemoryValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a>&amp; mem);</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>          TRITON_EXPORT <span class="keywordtype">void</span> <a class="code hl_function" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ae8eb23ec25c469d08d88b7a316b3f316">clearConcreteMemoryValue</a>(<a class="code hl_typedef" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="code hl_typedef" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1);</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>          <span class="comment">/* End of virtual pure inheritance ========================================== */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>      };</div>
</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    };</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  };</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>};</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#endif </span><span class="comment">/* TRITON_RISCV32CPU_HPP */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aarchEnums_8hpp_html"><div class="ttname"><a href="archEnums_8hpp.html">archEnums.hpp</a></div></div>
<div class="ttc" id="acallbacks_8hpp_html"><div class="ttname"><a href="callbacks_8hpp.html">callbacks.hpp</a></div></div>
<div class="ttc" id="aclassmath_1_1wide__integer_1_1uintwide__t_html"><div class="ttname"><a href="classmath_1_1wide__integer_1_1uintwide__t.html">math::wide_integer::uintwide_t</a></div><div class="ttdef"><b>Definition</b> <a href="uintwide__t_8h_source.html#l01273">uintwide_t.h:1274</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1CpuInterface_html"><div class="ttname"><a href="classtriton_1_1arch_1_1CpuInterface.html">triton::arch::CpuInterface</a></div><div class="ttdoc">This interface is used as abstract CPU interface. All CPU must use this interface.</div><div class="ttdef"><b>Definition</b> <a href="cpuInterface_8hpp_source.html#l00042">cpuInterface.hpp:42</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1Instruction_html"><div class="ttname"><a href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a></div><div class="ttdoc">This class is used to represent an instruction.</div><div class="ttdef"><b>Definition</b> <a href="instruction_8hpp_source.html#l00048">instruction.hpp:48</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1MemoryAccess_html"><div class="ttname"><a href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a></div><div class="ttdoc">This class is used to represent a memory access.</div><div class="ttdef"><b>Definition</b> <a href="memoryAccess_8hpp_source.html#l00040">memoryAccess.hpp:40</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1Register_html"><div class="ttname"><a href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a></div><div class="ttdoc">This class is used when an instruction has a register operand.</div><div class="ttdef"><b>Definition</b> <a href="register_8hpp_source.html#l00044">register.hpp:44</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></div><div class="ttdoc">This class is used to describe the RV32 spec.</div><div class="ttdef"><b>Definition</b> <a href="#l00053">riscv32Cpu.hpp:53</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a03c6e3c596f5b42f144974a24515ef5b"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a03c6e3c596f5b42f144974a24515ef5b">triton::arch::riscv::riscv32Cpu::f25</a></div><div class="ttdeci">triton::uint8 f25[triton::size::qword]</div><div class="ttdoc">Concrete value of f25.</div><div class="ttdef"><b>Definition</b> <a href="#l00196">riscv32Cpu.hpp:196</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a04507088a131d1dc650b47430234394f"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a04507088a131d1dc650b47430234394f">triton::arch::riscv::riscv32Cpu::setThumb</a></div><div class="ttdeci">TRITON_EXPORT void setThumb(bool state)</div><div class="ttdoc">Sets CPU state to Thumb mode.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00695">riscv32Cpu.cpp:695</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a06258a277ce65cd61e5a7d86d6c59208"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a06258a277ce65cd61e5a7d86d6c59208">triton::arch::riscv::riscv32Cpu::sp</a></div><div class="ttdeci">triton::uint8 sp[triton::size::dword]</div><div class="ttdoc">Concrete value of sp.</div><div class="ttdef"><b>Definition</b> <a href="#l00086">riscv32Cpu.hpp:86</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a090891d59dddfbd383743edd08371948"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a090891d59dddfbd383743edd08371948">triton::arch::riscv::riscv32Cpu::x14</a></div><div class="ttdeci">triton::uint8 x14[triton::size::dword]</div><div class="ttdoc">Concrete value of x14.</div><div class="ttdef"><b>Definition</b> <a href="#l00110">riscv32Cpu.hpp:110</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a11b98cae3c1abe1b5d39cb7cf2dc0231"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a11b98cae3c1abe1b5d39cb7cf2dc0231">triton::arch::riscv::riscv32Cpu::x20</a></div><div class="ttdeci">triton::uint8 x20[triton::size::dword]</div><div class="ttdoc">Concrete value of x20.</div><div class="ttdef"><b>Definition</b> <a href="#l00122">riscv32Cpu.hpp:122</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a12d1b58052d5fec7d745386313ef5264"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a12d1b58052d5fec7d745386313ef5264">triton::arch::riscv::riscv32Cpu::numberOfRegisters</a></div><div class="ttdeci">TRITON_EXPORT triton::uint32 numberOfRegisters(void) const</div><div class="ttdoc">Returns the number of registers according to the CPU architecture.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00242">riscv32Cpu.cpp:242</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a12f95364ef2b0a126527cf0d342b58b4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a12f95364ef2b0a126527cf0d342b58b4">triton::arch::riscv::riscv32Cpu::x0</a></div><div class="ttdeci">triton::uint8 x0[triton::size::dword]</div><div class="ttdoc">Concrete value of x0.</div><div class="ttdef"><b>Definition</b> <a href="#l00082">riscv32Cpu.hpp:82</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a152d9739936a742ded5d5d1ec6947cdd"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a152d9739936a742ded5d5d1ec6947cdd">triton::arch::riscv::riscv32Cpu::x12</a></div><div class="ttdeci">triton::uint8 x12[triton::size::dword]</div><div class="ttdoc">Concrete value of x12.</div><div class="ttdef"><b>Definition</b> <a href="#l00106">riscv32Cpu.hpp:106</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a162272124847c3d14453b13a0617edc5"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a162272124847c3d14453b13a0617edc5">triton::arch::riscv::riscv32Cpu::x31</a></div><div class="ttdeci">triton::uint8 x31[triton::size::dword]</div><div class="ttdoc">Concrete value of x31.</div><div class="ttdef"><b>Definition</b> <a href="#l00144">riscv32Cpu.hpp:144</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a1b2af08a9ddc5cdd42b66e086696dd35"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a1b2af08a9ddc5cdd42b66e086696dd35">triton::arch::riscv::riscv32Cpu::x15</a></div><div class="ttdeci">triton::uint8 x15[triton::size::dword]</div><div class="ttdoc">Concrete value of x15.</div><div class="ttdef"><b>Definition</b> <a href="#l00112">riscv32Cpu.hpp:112</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a1d4809056ec2d5ae2ae87a7fcc153e8f"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a1d4809056ec2d5ae2ae87a7fcc153e8f">triton::arch::riscv::riscv32Cpu::isFlag</a></div><div class="ttdeci">TRITON_EXPORT bool isFlag(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if the register ID is a flag.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00237">riscv32Cpu.cpp:237</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a200ed263d12dc0d50a6cadc808d990a1"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a200ed263d12dc0d50a6cadc808d990a1">triton::arch::riscv::riscv32Cpu::x10</a></div><div class="ttdeci">triton::uint8 x10[triton::size::dword]</div><div class="ttdoc">Concrete value of x10.</div><div class="ttdef"><b>Definition</b> <a href="#l00102">riscv32Cpu.hpp:102</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a26bcc8c686efd7dbece761e69fc6f99c"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a26bcc8c686efd7dbece761e69fc6f99c">triton::arch::riscv::riscv32Cpu::f11</a></div><div class="ttdeci">triton::uint8 f11[triton::size::qword]</div><div class="ttdoc">Concrete value of f11.</div><div class="ttdef"><b>Definition</b> <a href="#l00168">riscv32Cpu.hpp:168</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a274b9126903e8f6a8343832e03ae96de"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a274b9126903e8f6a8343832e03ae96de">triton::arch::riscv::riscv32Cpu::x13</a></div><div class="ttdeci">triton::uint8 x13[triton::size::dword]</div><div class="ttdoc">Concrete value of x13.</div><div class="ttdef"><b>Definition</b> <a href="#l00108">riscv32Cpu.hpp:108</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a28e31f90e0ead734512886b3a328a6c6"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a28e31f90e0ead734512886b3a328a6c6">triton::arch::riscv::riscv32Cpu::f0</a></div><div class="ttdeci">triton::uint8 f0[triton::size::qword]</div><div class="ttdoc">Concrete value of f0.</div><div class="ttdef"><b>Definition</b> <a href="#l00146">riscv32Cpu.hpp:146</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a2ae250db159a2c21b99e431d8a6a5a29"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2ae250db159a2c21b99e431d8a6a5a29">triton::arch::riscv::riscv32Cpu::isThumb</a></div><div class="ttdeci">TRITON_EXPORT bool isThumb(void) const</div><div class="ttdoc">Returns true if the execution mode is Thumb. Only useful for Arm32.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00689">riscv32Cpu.cpp:689</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a2b6229a7f2557a00b2b40f36df11dd3b"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2b6229a7f2557a00b2b40f36df11dd3b">triton::arch::riscv::riscv32Cpu::getAllRegisters</a></div><div class="ttdeci">TRITON_EXPORT const std::unordered_map&lt; triton::arch::register_e, const triton::arch::Register &gt; &amp; getAllRegisters(void) const</div><div class="ttdoc">Returns all registers.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00257">riscv32Cpu.cpp:257</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a2dc6efb12459fdf2eb71c2778300773f"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2dc6efb12459fdf2eb71c2778300773f">triton::arch::riscv::riscv32Cpu::isGPR</a></div><div class="ttdeci">TRITON_EXPORT bool isGPR(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if regId is a GRP.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00227">riscv32Cpu.cpp:227</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a2df41c23b66eb6ff5587bdada2d3b68e"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2df41c23b66eb6ff5587bdada2d3b68e">triton::arch::riscv::riscv32Cpu::getConcreteRegisterValue</a></div><div class="ttdeci">TRITON_EXPORT triton::uint512 getConcreteRegisterValue(const triton::arch::Register &amp;reg, bool execCallbacks=true) const</div><div class="ttdoc">Returns the concrete value of a register.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00481">riscv32Cpu.cpp:481</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a32b7ebcc62c9c6932cfef888900df5fd"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a32b7ebcc62c9c6932cfef888900df5fd">triton::arch::riscv::riscv32Cpu::x26</a></div><div class="ttdeci">triton::uint8 x26[triton::size::dword]</div><div class="ttdoc">Concrete value of x26.</div><div class="ttdef"><b>Definition</b> <a href="#l00134">riscv32Cpu.hpp:134</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a331d13564958aba46af43b2be7223b20"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a331d13564958aba46af43b2be7223b20">triton::arch::riscv::riscv32Cpu::x22</a></div><div class="ttdeci">triton::uint8 x22[triton::size::dword]</div><div class="ttdoc">Concrete value of x22.</div><div class="ttdef"><b>Definition</b> <a href="#l00126">riscv32Cpu.hpp:126</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a350b44ca4da2bc5bdd69b27a133c9110"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a350b44ca4da2bc5bdd69b27a133c9110">triton::arch::riscv::riscv32Cpu::getRegister</a></div><div class="ttdeci">TRITON_EXPORT const triton::arch::Register &amp; getRegister(triton::arch::register_e id) const</div><div class="ttdoc">Returns register from id.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00285">riscv32Cpu.cpp:285</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a37ccbe90a458d6b5b56f74133da35286"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a37ccbe90a458d6b5b56f74133da35286">triton::arch::riscv::riscv32Cpu::f6</a></div><div class="ttdeci">triton::uint8 f6[triton::size::qword]</div><div class="ttdoc">Concrete value of f6.</div><div class="ttdef"><b>Definition</b> <a href="#l00158">riscv32Cpu.hpp:158</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a443a494e1f85a07d060fcc240ea85693"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a443a494e1f85a07d060fcc240ea85693">triton::arch::riscv::riscv32Cpu::disassembly</a></div><div class="ttdeci">TRITON_EXPORT void disassembly(triton::arch::Instruction &amp;inst)</div><div class="ttdoc">Disassembles the instruction according to the architecture.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00324">riscv32Cpu.cpp:324</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a4547e7fb86fa1f434995114cc147ea37"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4547e7fb86fa1f434995114cc147ea37">triton::arch::riscv::riscv32Cpu::f20</a></div><div class="ttdeci">triton::uint8 f20[triton::size::qword]</div><div class="ttdoc">Concrete value of f20.</div><div class="ttdef"><b>Definition</b> <a href="#l00186">riscv32Cpu.hpp:186</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a474ed2e94241078733fd1f464e10f34f"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a474ed2e94241078733fd1f464e10f34f">triton::arch::riscv::riscv32Cpu::f23</a></div><div class="ttdeci">triton::uint8 f23[triton::size::qword]</div><div class="ttdoc">Concrete value of f23.</div><div class="ttdef"><b>Definition</b> <a href="#l00192">riscv32Cpu.hpp:192</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a47ab39c4559b333733730b225155c819"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a47ab39c4559b333733730b225155c819">triton::arch::riscv::riscv32Cpu::isConcreteMemoryValueDefined</a></div><div class="ttdeci">TRITON_EXPORT bool isConcreteMemoryValueDefined(const triton::arch::MemoryAccess &amp;mem) const</div><div class="ttdoc">Returns true if memory cells have a defined concrete value.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00711">riscv32Cpu.cpp:711</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a48560b104a53bad56d0d7108eca4a99e"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a48560b104a53bad56d0d7108eca4a99e">triton::arch::riscv::riscv32Cpu::x19</a></div><div class="ttdeci">triton::uint8 x19[triton::size::dword]</div><div class="ttdoc">Concrete value of x19.</div><div class="ttdef"><b>Definition</b> <a href="#l00120">riscv32Cpu.hpp:120</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a4bb04964da77fbdb9c32e98ce8875ef3"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4bb04964da77fbdb9c32e98ce8875ef3">triton::arch::riscv::riscv32Cpu::f12</a></div><div class="ttdeci">triton::uint8 f12[triton::size::qword]</div><div class="ttdoc">Concrete value of f12.</div><div class="ttdef"><b>Definition</b> <a href="#l00170">riscv32Cpu.hpp:170</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a4c0f36cc13a5b2e31d7f3efe4ec789e6"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4c0f36cc13a5b2e31d7f3efe4ec789e6">triton::arch::riscv::riscv32Cpu::f3</a></div><div class="ttdeci">triton::uint8 f3[triton::size::qword]</div><div class="ttdoc">Concrete value of f3.</div><div class="ttdef"><b>Definition</b> <a href="#l00152">riscv32Cpu.hpp:152</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a4cd888da96ad41dba1b50e05cf8c901b"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4cd888da96ad41dba1b50e05cf8c901b">triton::arch::riscv::riscv32Cpu::x6</a></div><div class="ttdeci">triton::uint8 x6[triton::size::dword]</div><div class="ttdoc">Concrete value of x6.</div><div class="ttdef"><b>Definition</b> <a href="#l00094">riscv32Cpu.hpp:94</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a4f16e961c29487621dc325d278dd7aeb"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4f16e961c29487621dc325d278dd7aeb">triton::arch::riscv::riscv32Cpu::operator=</a></div><div class="ttdeci">TRITON_EXPORT riscv32Cpu &amp; operator=(const riscv32Cpu &amp;other)</div><div class="ttdoc">Copies a riscv32Cpu class.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00206">riscv32Cpu.cpp:206</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a4fead16d1c3d71fa5c24bfd439be5930"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4fead16d1c3d71fa5c24bfd439be5930">triton::arch::riscv::riscv32Cpu::x29</a></div><div class="ttdeci">triton::uint8 x29[triton::size::dword]</div><div class="ttdoc">Concrete value of x29.</div><div class="ttdef"><b>Definition</b> <a href="#l00140">riscv32Cpu.hpp:140</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a50450dfa63fa496afaec87af03f7daea"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a50450dfa63fa496afaec87af03f7daea">triton::arch::riscv::riscv32Cpu::f2</a></div><div class="ttdeci">triton::uint8 f2[triton::size::qword]</div><div class="ttdoc">Concrete value of f2.</div><div class="ttdef"><b>Definition</b> <a href="#l00150">riscv32Cpu.hpp:150</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a544d9a3ff7b94128b6e9e24318581c38"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a544d9a3ff7b94128b6e9e24318581c38">triton::arch::riscv::riscv32Cpu::x25</a></div><div class="ttdeci">triton::uint8 x25[triton::size::dword]</div><div class="ttdoc">Concrete value of x25.</div><div class="ttdef"><b>Definition</b> <a href="#l00132">riscv32Cpu.hpp:132</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a55801a5633f6d097f8c1b55b7e151d80"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a55801a5633f6d097f8c1b55b7e151d80">triton::arch::riscv::riscv32Cpu::isRegister</a></div><div class="ttdeci">TRITON_EXPORT bool isRegister(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if the register ID is a register.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00217">riscv32Cpu.cpp:217</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a595d490e5ca9fbcf0208f66b8e392931"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a595d490e5ca9fbcf0208f66b8e392931">triton::arch::riscv::riscv32Cpu::pc</a></div><div class="ttdeci">triton::uint8 pc[triton::size::dword]</div><div class="ttdoc">Concrete value of pc.</div><div class="ttdef"><b>Definition</b> <a href="#l00210">riscv32Cpu.hpp:210</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a5e0b6df0d72ea126c1d043ca86b6ff62"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a5e0b6df0d72ea126c1d043ca86b6ff62">triton::arch::riscv::riscv32Cpu::x24</a></div><div class="ttdeci">triton::uint8 x24[triton::size::dword]</div><div class="ttdoc">Concrete value of x24.</div><div class="ttdef"><b>Definition</b> <a href="#l00130">riscv32Cpu.hpp:130</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a620e60f18414b61aa76504f9682b5168"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a620e60f18414b61aa76504f9682b5168">triton::arch::riscv::riscv32Cpu::f17</a></div><div class="ttdeci">triton::uint8 f17[triton::size::qword]</div><div class="ttdoc">Concrete value of f17.</div><div class="ttdef"><b>Definition</b> <a href="#l00180">riscv32Cpu.hpp:180</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a641744b86ca8503ad885fee8a4a8284b"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a641744b86ca8503ad885fee8a4a8284b">triton::arch::riscv::riscv32Cpu::getParentRegisters</a></div><div class="ttdeci">TRITON_EXPORT std::set&lt; const triton::arch::Register * &gt; getParentRegisters(void) const</div><div class="ttdoc">Returns all parent registers.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00265">riscv32Cpu.cpp:265</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a6726bbbb89851a2c19cf3d440ea8f95d"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6726bbbb89851a2c19cf3d440ea8f95d">triton::arch::riscv::riscv32Cpu::memory</a></div><div class="ttdeci">std::unordered_map&lt; triton::uint64, triton::uint8, IdentityHash&lt; triton::uint64 &gt; &gt; memory</div><div class="ttdoc">map of address -&gt; concrete value</div><div class="ttdef"><b>Definition</b> <a href="#l00079">riscv32Cpu.hpp:79</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a6a4fbf6e7b047b7d93cb2b3fd4bec9aa"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6a4fbf6e7b047b7d93cb2b3fd4bec9aa">triton::arch::riscv::riscv32Cpu::x9</a></div><div class="ttdeci">triton::uint8 x9[triton::size::dword]</div><div class="ttdoc">Concrete value of x9.</div><div class="ttdef"><b>Definition</b> <a href="#l00100">riscv32Cpu.hpp:100</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a6d48bcd6acf35db3b6984ad7611144f1"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6d48bcd6acf35db3b6984ad7611144f1">triton::arch::riscv::riscv32Cpu::clear</a></div><div class="ttdeci">TRITON_EXPORT void clear(void)</div><div class="ttdoc">Clears the architecture states (registers and memory).</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00133">riscv32Cpu.cpp:133</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a6e1ac37b4e682174154d7632a6bb7af8"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6e1ac37b4e682174154d7632a6bb7af8">triton::arch::riscv::riscv32Cpu::f24</a></div><div class="ttdeci">triton::uint8 f24[triton::size::qword]</div><div class="ttdoc">Concrete value of f24.</div><div class="ttdef"><b>Definition</b> <a href="#l00194">riscv32Cpu.hpp:194</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a6fcb7a5d15fab33de5997cbd6fdfb2ed"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6fcb7a5d15fab33de5997cbd6fdfb2ed">triton::arch::riscv::riscv32Cpu::f26</a></div><div class="ttdeci">triton::uint8 f26[triton::size::qword]</div><div class="ttdoc">Concrete value of f26.</div><div class="ttdef"><b>Definition</b> <a href="#l00198">riscv32Cpu.hpp:198</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a6fef14b974c436dca28f1b35dc0461ea"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6fef14b974c436dca28f1b35dc0461ea">triton::arch::riscv::riscv32Cpu::getStackPointer</a></div><div class="ttdeci">TRITON_EXPORT const triton::arch::Register &amp; getStackPointer(void) const</div><div class="ttdoc">Returns the stack pointer register.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00320">riscv32Cpu.cpp:320</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a74020e1134175b692652cf4e4dfe0f39"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a74020e1134175b692652cf4e4dfe0f39">triton::arch::riscv::riscv32Cpu::getConcreteMemoryAreaValue</a></div><div class="ttdeci">TRITON_EXPORT std::vector&lt; triton::uint8 &gt; getConcreteMemoryAreaValue(triton::uint64 baseAddr, triton::usize size, bool execCallbacks=true) const</div><div class="ttdoc">Returns the concrete value of a memory area.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00471">riscv32Cpu.cpp:471</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a7ff2ca52912532cdae0d8cc18d46f4a4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a7ff2ca52912532cdae0d8cc18d46f4a4">triton::arch::riscv::riscv32Cpu::isRegisterValid</a></div><div class="ttdeci">TRITON_EXPORT bool isRegisterValid(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if the register ID is valid.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00222">riscv32Cpu.cpp:222</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a8bc55b3d8fa8187d533368019e38e85c"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a8bc55b3d8fa8187d533368019e38e85c">triton::arch::riscv::riscv32Cpu::x18</a></div><div class="ttdeci">triton::uint8 x18[triton::size::dword]</div><div class="ttdoc">Concrete value of x18.</div><div class="ttdef"><b>Definition</b> <a href="#l00118">riscv32Cpu.hpp:118</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a8c42330a37b4c6c77d7a650a38174330"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a8c42330a37b4c6c77d7a650a38174330">triton::arch::riscv::riscv32Cpu::x7</a></div><div class="ttdeci">triton::uint8 x7[triton::size::dword]</div><div class="ttdoc">Concrete value of x7.</div><div class="ttdef"><b>Definition</b> <a href="#l00096">riscv32Cpu.hpp:96</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a91998a23d04a8c172497279d05754ce8"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a91998a23d04a8c172497279d05754ce8">triton::arch::riscv::riscv32Cpu::f21</a></div><div class="ttdeci">triton::uint8 f21[triton::size::qword]</div><div class="ttdoc">Concrete value of f21.</div><div class="ttdef"><b>Definition</b> <a href="#l00188">riscv32Cpu.hpp:188</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a93323a2093753d3d0373d9782f2f070e"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a93323a2093753d3d0373d9782f2f070e">triton::arch::riscv::riscv32Cpu::x5</a></div><div class="ttdeci">triton::uint8 x5[triton::size::dword]</div><div class="ttdoc">Concrete value of x5.</div><div class="ttdef"><b>Definition</b> <a href="#l00092">riscv32Cpu.hpp:92</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a944dba3b27c9838bdadbf13968505b71"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a944dba3b27c9838bdadbf13968505b71">triton::arch::riscv::riscv32Cpu::x4</a></div><div class="ttdeci">triton::uint8 x4[triton::size::dword]</div><div class="ttdoc">Concrete value of x4.</div><div class="ttdef"><b>Definition</b> <a href="#l00090">riscv32Cpu.hpp:90</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a94decc67c16f5873de6d6047d7f956ef"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a94decc67c16f5873de6d6047d7f956ef">triton::arch::riscv::riscv32Cpu::x21</a></div><div class="ttdeci">triton::uint8 x21[triton::size::dword]</div><div class="ttdoc">Concrete value of x21.</div><div class="ttdef"><b>Definition</b> <a href="#l00124">riscv32Cpu.hpp:124</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a9538c856bcfc61527a6d94e255925339"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9538c856bcfc61527a6d94e255925339">triton::arch::riscv::riscv32Cpu::x8</a></div><div class="ttdeci">triton::uint8 x8[triton::size::dword]</div><div class="ttdoc">Concrete value of x8.</div><div class="ttdef"><b>Definition</b> <a href="#l00098">riscv32Cpu.hpp:98</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a98ab608eb789f0ea78749ab8a5546a28"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a98ab608eb789f0ea78749ab8a5546a28">triton::arch::riscv::riscv32Cpu::getEndianness</a></div><div class="ttdeci">TRITON_EXPORT triton::arch::endianness_e getEndianness(void) const</div><div class="ttdoc">Returns the kind of endianness as triton::arch::endianness_e.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00212">riscv32Cpu.cpp:212</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a9a5d67108bb41afd79c417c5da19ad5b"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9a5d67108bb41afd79c417c5da19ad5b">triton::arch::riscv::riscv32Cpu::gprSize</a></div><div class="ttdeci">TRITON_EXPORT triton::uint32 gprSize(void) const</div><div class="ttdoc">Returns the bit in byte of the General Purpose Registers.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00247">riscv32Cpu.cpp:247</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a9bf6c0c9df06211ed5ad1f1a72325175"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9bf6c0c9df06211ed5ad1f1a72325175">triton::arch::riscv::riscv32Cpu::f4</a></div><div class="ttdeci">triton::uint8 f4[triton::size::qword]</div><div class="ttdoc">Concrete value of f4.</div><div class="ttdef"><b>Definition</b> <a href="#l00154">riscv32Cpu.hpp:154</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a9c20cd92b1af500ac201d994ccf4a836"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9c20cd92b1af500ac201d994ccf4a836">triton::arch::riscv::riscv32Cpu::gprBitSize</a></div><div class="ttdeci">TRITON_EXPORT triton::uint32 gprBitSize(void) const</div><div class="ttdoc">Returns the bit in bit of the General Purpose Registers.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00252">riscv32Cpu.cpp:252</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a9c521eae79c9971d86112ce5621c1fe6"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9c521eae79c9971d86112ce5621c1fe6">triton::arch::riscv::riscv32Cpu::isFPU</a></div><div class="ttdeci">TRITON_EXPORT bool isFPU(triton::arch::register_e regId) const</div><div class="ttdoc">Returns true if regId is a FPU register.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00232">riscv32Cpu.cpp:232</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a9d46593235b6c3875222f0234aad3847"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9d46593235b6c3875222f0234aad3847">triton::arch::riscv::riscv32Cpu::f22</a></div><div class="ttdeci">triton::uint8 f22[triton::size::qword]</div><div class="ttdoc">Concrete value of f22.</div><div class="ttdef"><b>Definition</b> <a href="#l00190">riscv32Cpu.hpp:190</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_a9dc5571aa28555297c93449e29c70d48"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9dc5571aa28555297c93449e29c70d48">triton::arch::riscv::riscv32Cpu::f16</a></div><div class="ttdeci">triton::uint8 f16[triton::size::qword]</div><div class="ttdoc">Concrete value of f16.</div><div class="ttdef"><b>Definition</b> <a href="#l00178">riscv32Cpu.hpp:178</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aa340439f421d0601f50068667092f680"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa340439f421d0601f50068667092f680">triton::arch::riscv::riscv32Cpu::f10</a></div><div class="ttdeci">triton::uint8 f10[triton::size::qword]</div><div class="ttdoc">Concrete value of f10.</div><div class="ttdef"><b>Definition</b> <a href="#l00166">riscv32Cpu.hpp:166</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aa399c9857f96185bc11ce09a151d9eb4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa399c9857f96185bc11ce09a151d9eb4">triton::arch::riscv::riscv32Cpu::f29</a></div><div class="ttdeci">triton::uint8 f29[triton::size::qword]</div><div class="ttdoc">Concrete value of f29.</div><div class="ttdef"><b>Definition</b> <a href="#l00204">riscv32Cpu.hpp:204</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aa82087fbd92324aa946e233e8373b160"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa82087fbd92324aa946e233e8373b160">triton::arch::riscv::riscv32Cpu::x11</a></div><div class="ttdeci">triton::uint8 x11[triton::size::dword]</div><div class="ttdoc">Concrete value of x11.</div><div class="ttdef"><b>Definition</b> <a href="#l00104">riscv32Cpu.hpp:104</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aa95e8694d12c2acd8a4bcb27223f6248"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa95e8694d12c2acd8a4bcb27223f6248">triton::arch::riscv::riscv32Cpu::f15</a></div><div class="ttdeci">triton::uint8 f15[triton::size::qword]</div><div class="ttdoc">Concrete value of f15.</div><div class="ttdef"><b>Definition</b> <a href="#l00176">riscv32Cpu.hpp:176</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aabd0995150390204dd26a6b197e1df4f"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aabd0995150390204dd26a6b197e1df4f">triton::arch::riscv::riscv32Cpu::x23</a></div><div class="ttdeci">triton::uint8 x23[triton::size::dword]</div><div class="ttdoc">Concrete value of x23.</div><div class="ttdef"><b>Definition</b> <a href="#l00128">riscv32Cpu.hpp:128</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aade9fd32573f8c91a196a9ee507ab5ba"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aade9fd32573f8c91a196a9ee507ab5ba">triton::arch::riscv::riscv32Cpu::x27</a></div><div class="ttdeci">triton::uint8 x27[triton::size::dword]</div><div class="ttdoc">Concrete value of x27.</div><div class="ttdef"><b>Definition</b> <a href="#l00136">riscv32Cpu.hpp:136</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ab2c7c80ca6f922239845aa93bada82f2"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab2c7c80ca6f922239845aa93bada82f2">triton::arch::riscv::riscv32Cpu::f31</a></div><div class="ttdeci">triton::uint8 f31[triton::size::qword]</div><div class="ttdoc">Concrete value of f31.</div><div class="ttdef"><b>Definition</b> <a href="#l00208">riscv32Cpu.hpp:208</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ab3240d5fd896035cde673b9e4a8a5801"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab3240d5fd896035cde673b9e4a8a5801">triton::arch::riscv::riscv32Cpu::~riscv32Cpu</a></div><div class="ttdeci">virtual TRITON_EXPORT ~riscv32Cpu()</div><div class="ttdoc">Destructor.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00040">riscv32Cpu.cpp:40</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ab3c58e314395b1efa50f3aa9b92d7c36"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab3c58e314395b1efa50f3aa9b92d7c36">triton::arch::riscv::riscv32Cpu::f18</a></div><div class="ttdeci">triton::uint8 f18[triton::size::qword]</div><div class="ttdoc">Concrete value of f18.</div><div class="ttdef"><b>Definition</b> <a href="#l00182">riscv32Cpu.hpp:182</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ab490ccae54fff974b57da6ef5d60ce54"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab490ccae54fff974b57da6ef5d60ce54">triton::arch::riscv::riscv32Cpu::setConcreteRegisterValue</a></div><div class="ttdeci">TRITON_EXPORT void setConcreteRegisterValue(const triton::arch::Register &amp;reg, const triton::uint512 &amp;value, bool execCallbacks=true)</div><div class="ttdoc">[architecture api] - Sets the concrete value of a register.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00607">riscv32Cpu.cpp:607</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ab5ccb519b3e20134bdcc04fcf31aa092"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab5ccb519b3e20134bdcc04fcf31aa092">triton::arch::riscv::riscv32Cpu::riscv32Cpu</a></div><div class="ttdeci">TRITON_EXPORT riscv32Cpu(triton::callbacks::Callbacks *callbacks=nullptr)</div><div class="ttdoc">Constructor.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00026">riscv32Cpu.cpp:26</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aba4ab24138ddcf4434c8588564b7f7fd"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aba4ab24138ddcf4434c8588564b7f7fd">triton::arch::riscv::riscv32Cpu::isMemoryExclusive</a></div><div class="ttdeci">TRITON_EXPORT bool isMemoryExclusive(const triton::arch::MemoryAccess &amp;mem) const</div><div class="ttdoc">Returns true if the given memory access is tagged as exclusive. Only valid for Arm32 and AArch64.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00700">riscv32Cpu.cpp:700</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_abb68bf663b875c376dbc33f7871f18e4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#abb68bf663b875c376dbc33f7871f18e4">triton::arch::riscv::riscv32Cpu::getParentRegister</a></div><div class="ttdeci">TRITON_EXPORT const triton::arch::Register &amp; getParentRegister(const triton::arch::Register &amp;reg) const</div><div class="ttdoc">Returns parent register from a given one.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00305">riscv32Cpu.cpp:305</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ac03890a845b42b02eeb076720f92b5fb"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac03890a845b42b02eeb076720f92b5fb">triton::arch::riscv::riscv32Cpu::getProgramCounter</a></div><div class="ttdeci">TRITON_EXPORT const triton::arch::Register &amp; getProgramCounter(void) const</div><div class="ttdoc">Returns the program counter register.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00315">riscv32Cpu.cpp:315</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ac6b84ab70f74bee98ab27695148639c3"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac6b84ab70f74bee98ab27695148639c3">triton::arch::riscv::riscv32Cpu::x30</a></div><div class="ttdeci">triton::uint8 x30[triton::size::dword]</div><div class="ttdoc">Concrete value of x30.</div><div class="ttdef"><b>Definition</b> <a href="#l00142">riscv32Cpu.hpp:142</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ac9eb0930a5159e2f8ca66ca5dfd99055"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac9eb0930a5159e2f8ca66ca5dfd99055">triton::arch::riscv::riscv32Cpu::getConcreteMemory</a></div><div class="ttdeci">TRITON_EXPORT const std::unordered_map&lt; triton::uint64, triton::uint8, IdentityHash&lt; triton::uint64 &gt; &gt; &amp; getConcreteMemory(void) const</div><div class="ttdoc">Return all memory.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00261">riscv32Cpu.cpp:261</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_acd9bb1637120cea8ff30c01804e0676a"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#acd9bb1637120cea8ff30c01804e0676a">triton::arch::riscv::riscv32Cpu::x1</a></div><div class="ttdeci">triton::uint8 x1[triton::size::dword]</div><div class="ttdoc">Concrete value of x1.</div><div class="ttdef"><b>Definition</b> <a href="#l00084">riscv32Cpu.hpp:84</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_acfeb488a8f2409d7161101cd2d94f0ea"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#acfeb488a8f2409d7161101cd2d94f0ea">triton::arch::riscv::riscv32Cpu::setConcreteMemoryValue</a></div><div class="ttdeci">TRITON_EXPORT void setConcreteMemoryValue(const triton::arch::MemoryAccess &amp;mem, const triton::uint512 &amp;value, bool execCallbacks=true)</div><div class="ttdoc">[architecture api] - Sets the concrete value of memory cells.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00568">riscv32Cpu.cpp:568</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ad20efdb8049f8404b84730cdd155ef15"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad20efdb8049f8404b84730cdd155ef15">triton::arch::riscv::riscv32Cpu::setConcreteMemoryAreaValue</a></div><div class="ttdeci">TRITON_EXPORT void setConcreteMemoryAreaValue(triton::uint64 baseAddr, const std::vector&lt; triton::uint8 &gt; &amp;values, bool execCallbacks=true)</div><div class="ttdoc">[architecture api] - Sets the concrete value of a memory area.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00589">riscv32Cpu.cpp:589</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ad50ec6f446edce8cffbd248a949a1457"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad50ec6f446edce8cffbd248a949a1457">triton::arch::riscv::riscv32Cpu::x17</a></div><div class="ttdeci">triton::uint8 x17[triton::size::dword]</div><div class="ttdoc">Concrete value of x17.</div><div class="ttdef"><b>Definition</b> <a href="#l00116">riscv32Cpu.hpp:116</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ad5fe37625392a935b19793f0fb7d30b6"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad5fe37625392a935b19793f0fb7d30b6">triton::arch::riscv::riscv32Cpu::f5</a></div><div class="ttdeci">triton::uint8 f5[triton::size::qword]</div><div class="ttdoc">Concrete value of f5.</div><div class="ttdef"><b>Definition</b> <a href="#l00156">riscv32Cpu.hpp:156</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ad84638d69fec3c830a184da84d263065"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad84638d69fec3c830a184da84d263065">triton::arch::riscv::riscv32Cpu::x3</a></div><div class="ttdeci">triton::uint8 x3[triton::size::dword]</div><div class="ttdoc">Concrete value of x3.</div><div class="ttdef"><b>Definition</b> <a href="#l00088">riscv32Cpu.hpp:88</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_adb24673b9c93e6eff5ca7ad234456cb5"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#adb24673b9c93e6eff5ca7ad234456cb5">triton::arch::riscv::riscv32Cpu::f13</a></div><div class="ttdeci">triton::uint8 f13[triton::size::qword]</div><div class="ttdoc">Concrete value of f13.</div><div class="ttdef"><b>Definition</b> <a href="#l00172">riscv32Cpu.hpp:172</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_adc7c78c5422bcb4cfc3ad531d7ac3eb9"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#adc7c78c5422bcb4cfc3ad531d7ac3eb9">triton::arch::riscv::riscv32Cpu::f28</a></div><div class="ttdeci">triton::uint8 f28[triton::size::qword]</div><div class="ttdoc">Concrete value of f28.</div><div class="ttdef"><b>Definition</b> <a href="#l00202">riscv32Cpu.hpp:202</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ae17d3e9c5985e197f09a6cf3af09a392"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ae17d3e9c5985e197f09a6cf3af09a392">triton::arch::riscv::riscv32Cpu::f1</a></div><div class="ttdeci">triton::uint8 f1[triton::size::qword]</div><div class="ttdoc">Concrete value of f1.</div><div class="ttdef"><b>Definition</b> <a href="#l00148">riscv32Cpu.hpp:148</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_ae8eb23ec25c469d08d88b7a316b3f316"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ae8eb23ec25c469d08d88b7a316b3f316">triton::arch::riscv::riscv32Cpu::clearConcreteMemoryValue</a></div><div class="ttdeci">TRITON_EXPORT void clearConcreteMemoryValue(const triton::arch::MemoryAccess &amp;mem)</div><div class="ttdoc">Clears concrete values assigned to the memory cells.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00726">riscv32Cpu.cpp:726</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aeaaa75144591b7ab2a3d5315903981f4"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aeaaa75144591b7ab2a3d5315903981f4">triton::arch::riscv::riscv32Cpu::f9</a></div><div class="ttdeci">triton::uint8 f9[triton::size::qword]</div><div class="ttdoc">Concrete value of f9.</div><div class="ttdef"><b>Definition</b> <a href="#l00164">riscv32Cpu.hpp:164</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aeb437809e8f8124713cf1c068a983cda"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aeb437809e8f8124713cf1c068a983cda">triton::arch::riscv::riscv32Cpu::f14</a></div><div class="ttdeci">triton::uint8 f14[triton::size::qword]</div><div class="ttdoc">Concrete value of f14.</div><div class="ttdef"><b>Definition</b> <a href="#l00174">riscv32Cpu.hpp:174</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aec263505d0d3128b27f91e45e6e51b86"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aec263505d0d3128b27f91e45e6e51b86">triton::arch::riscv::riscv32Cpu::x16</a></div><div class="ttdeci">triton::uint8 x16[triton::size::dword]</div><div class="ttdoc">Concrete value of x16.</div><div class="ttdef"><b>Definition</b> <a href="#l00114">riscv32Cpu.hpp:114</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aede163ffb74f65e5d2d74bf127158ed3"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aede163ffb74f65e5d2d74bf127158ed3">triton::arch::riscv::riscv32Cpu::x28</a></div><div class="ttdeci">triton::uint8 x28[triton::size::dword]</div><div class="ttdoc">Concrete value of x28.</div><div class="ttdef"><b>Definition</b> <a href="#l00138">riscv32Cpu.hpp:138</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aede6c01c7b9046665d72ad1e99c203ea"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aede6c01c7b9046665d72ad1e99c203ea">triton::arch::riscv::riscv32Cpu::getConcreteMemoryValue</a></div><div class="ttdeci">TRITON_EXPORT triton::uint512 getConcreteMemoryValue(const triton::arch::MemoryAccess &amp;mem, bool execCallbacks=true) const</div><div class="ttdoc">Returns the concrete value of memory cells.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00450">riscv32Cpu.cpp:450</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_aee7ef8a25d43a29af55d8c9779e06c25"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aee7ef8a25d43a29af55d8c9779e06c25">triton::arch::riscv::riscv32Cpu::f8</a></div><div class="ttdeci">triton::uint8 f8[triton::size::qword]</div><div class="ttdoc">Concrete value of f8.</div><div class="ttdef"><b>Definition</b> <a href="#l00162">riscv32Cpu.hpp:162</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_af0bf1637555e4e5f089917939ddc16ab"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af0bf1637555e4e5f089917939ddc16ab">triton::arch::riscv::riscv32Cpu::f19</a></div><div class="ttdeci">triton::uint8 f19[triton::size::qword]</div><div class="ttdoc">Concrete value of f19.</div><div class="ttdef"><b>Definition</b> <a href="#l00184">riscv32Cpu.hpp:184</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_af1999cbd1a07f3fa3d817509f0f6ae68"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af1999cbd1a07f3fa3d817509f0f6ae68">triton::arch::riscv::riscv32Cpu::f27</a></div><div class="ttdeci">triton::uint8 f27[triton::size::qword]</div><div class="ttdoc">Concrete value of f27.</div><div class="ttdef"><b>Definition</b> <a href="#l00200">riscv32Cpu.hpp:200</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_af4a5eb9ae7bbd0b6b48758b2faee9503"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af4a5eb9ae7bbd0b6b48758b2faee9503">triton::arch::riscv::riscv32Cpu::setMemoryExclusiveTag</a></div><div class="ttdeci">TRITON_EXPORT void setMemoryExclusiveTag(const triton::arch::MemoryAccess &amp;mem, bool tag)</div><div class="ttdoc">Sets exclusive memory access tag. Only valid for Arm32 and AArch64.</div><div class="ttdef"><b>Definition</b> <a href="riscv32Cpu_8cpp_source.html#l00706">riscv32Cpu.cpp:706</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_afc7da2216c5b272202deff14688f583c"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#afc7da2216c5b272202deff14688f583c">triton::arch::riscv::riscv32Cpu::f7</a></div><div class="ttdeci">triton::uint8 f7[triton::size::qword]</div><div class="ttdoc">Concrete value of f7.</div><div class="ttdef"><b>Definition</b> <a href="#l00160">riscv32Cpu.hpp:160</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscv32Cpu_html_afe0c8b82fe859e07962f5aa9e9388200"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#afe0c8b82fe859e07962f5aa9e9388200">triton::arch::riscv::riscv32Cpu::f30</a></div><div class="ttdeci">triton::uint8 f30[triton::size::qword]</div><div class="ttdoc">Concrete value of f30.</div><div class="ttdef"><b>Definition</b> <a href="#l00206">riscv32Cpu.hpp:206</a></div></div>
<div class="ttc" id="aclasstriton_1_1arch_1_1riscv_1_1riscvSpecifications_html"><div class="ttname"><a href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></div><div class="ttdoc">The riscvSpecifications class defines specifications about the RV32 and RV64 CPU.</div><div class="ttdef"><b>Definition</b> <a href="riscvSpecifications_8hpp_source.html#l00047">riscvSpecifications.hpp:47</a></div></div>
<div class="ttc" id="aclasstriton_1_1callbacks_1_1Callbacks_html"><div class="ttname"><a href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a></div><div class="ttdoc">The callbacks class.</div><div class="ttdef"><b>Definition</b> <a href="callbacks_8hpp_source.html#l00079">callbacks.hpp:79</a></div></div>
<div class="ttc" id="acpuInterface_8hpp_html"><div class="ttname"><a href="cpuInterface_8hpp.html">cpuInterface.hpp</a></div></div>
<div class="ttc" id="adllexport_8hpp_html"><div class="ttname"><a href="dllexport_8hpp.html">dllexport.hpp</a></div></div>
<div class="ttc" id="agroup__arch_html_gaba5d7908cb780b4fee8f99e77384801f"><div class="ttname"><a href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a></div><div class="ttdeci">register_e</div><div class="ttdoc">Types of register.</div><div class="ttdef"><b>Definition</b> <a href="archEnums_8hpp_source.html#l00066">archEnums.hpp:66</a></div></div>
<div class="ttc" id="agroup__arch_html_gadee281336a9e33970bba8e2c0784f329"><div class="ttname"><a href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a></div><div class="ttdeci">endianness_e</div><div class="ttdef"><b>Definition</b> <a href="archEnums_8hpp_source.html#l00043">archEnums.hpp:43</a></div></div>
<div class="ttc" id="agroup__size_html_ga3767b52e059640458d61798d32dd91cf"><div class="ttname"><a href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a></div><div class="ttdeci">constexpr triton::uint32 dword</div><div class="ttdoc">dword size in byte</div><div class="ttdef"><b>Definition</b> <a href="cpuSize_8hpp_source.html#l00034">cpuSize.hpp:34</a></div></div>
<div class="ttc" id="agroup__size_html_gadc8253452741a1145b00b468764e418c"><div class="ttname"><a href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a></div><div class="ttdeci">constexpr triton::uint32 qword</div><div class="ttdoc">qword size in byte</div><div class="ttdef"><b>Definition</b> <a href="cpuSize_8hpp_source.html#l00036">cpuSize.hpp:36</a></div></div>
<div class="ttc" id="agroup__triton_html_ga981108cc1be621a7f4690020ae39814d"><div class="ttname"><a href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a></div><div class="ttdeci">std::size_t usize</div><div class="ttdoc">unsigned MAX_INT 32 or 64 bits according to the CPU.</div><div class="ttdef"><b>Definition</b> <a href="tritonTypes_8hpp_source.html#l00106">tritonTypes.hpp:106</a></div></div>
<div class="ttc" id="agroup__triton_html_gab921adae1cbbf8593719c76088193d55"><div class="ttname"><a href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a></div><div class="ttdeci">std::uint64_t uint64</div><div class="ttdoc">unisgned 64-bits</div><div class="ttdef"><b>Definition</b> <a href="tritonTypes_8hpp_source.html#l00042">tritonTypes.hpp:42</a></div></div>
<div class="ttc" id="agroup__triton_html_gaf268b500e0439d03342a0e6b369bca7e"><div class="ttname"><a href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a></div><div class="ttdeci">std::uint32_t uint32</div><div class="ttdoc">unisgned 32-bits</div><div class="ttdef"><b>Definition</b> <a href="tritonTypes_8hpp_source.html#l00039">tritonTypes.hpp:39</a></div></div>
<div class="ttc" id="agroup__triton_html_gafa8bb8d2296248581f899fe3b63ca357"><div class="ttname"><a href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a></div><div class="ttdeci">std::uint8_t uint8</div><div class="ttdoc">unisgned 8-bits</div><div class="ttdef"><b>Definition</b> <a href="tritonTypes_8hpp_source.html#l00033">tritonTypes.hpp:33</a></div></div>
<div class="ttc" id="ainstruction_8hpp_html"><div class="ttname"><a href="instruction_8hpp.html">instruction.hpp</a></div></div>
<div class="ttc" id="amemoryAccess_8hpp_html"><div class="ttname"><a href="memoryAccess_8hpp.html">memoryAccess.hpp</a></div></div>
<div class="ttc" id="anamespacetriton_html"><div class="ttname"><a href="namespacetriton.html">triton</a></div><div class="ttdoc">The Triton namespace.</div><div class="ttdef"><b>Definition</b> <a href="architecture_8cpp_source.html#l00025">architecture.cpp:25</a></div></div>
<div class="ttc" id="aregister_8hpp_html"><div class="ttname"><a href="register_8hpp.html">register.hpp</a></div></div>
<div class="ttc" id="ariscvSpecifications_8hpp_html"><div class="ttname"><a href="riscvSpecifications_8hpp.html">riscvSpecifications.hpp</a></div></div>
<div class="ttc" id="atritonTypes_8hpp_html"><div class="ttname"><a href="tritonTypes_8hpp.html">tritonTypes.hpp</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
