/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,kona";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. kona v2 SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x164 0x20000>;

	__symbols__ {
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8150a-bob";
		BOB_AO = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8150a-bob-ao";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		L10A = "/soc/rsc@18200000/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		L10C = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8150a-l10";
		L11A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8150-l11-level";
		L11C = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8150a-l11";
		L12A = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		L12A_AO = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		L13A = "/soc/rsc@18200000/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		L14A = "/soc/rsc@18200000/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		L15A = "/soc/rsc@18200000/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		L16A = "/soc/rsc@18200000/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		L17A = "/soc/rsc@18200000/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		L18A = "/soc/rsc@18200000/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		L1C = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8150a-l1";
		L1F = "/soc/rsc@18200000/rpmh-regulator-ldof1/regulator-pm8009-l1";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L2A = "/soc/rsc@18200000/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		L2C = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8150a-l2";
		L2F = "/soc/rsc@18200000/rpmh-regulator-ldof2/regulator-pm8009-l2";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L3A = "/soc/rsc@18200000/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		L3C = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8150a-l3";
		L3F = "/soc/rsc@18200000/rpmh-regulator-ldof3/regulator-pm8009-l3";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L4A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		L4C = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8150a-l4";
		L5A = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		L5A_AO = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		L5C = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8150a-l5";
		L5F = "/soc/rsc@18200000/rpmh-regulator-ldof5/regulator-pm8009-l5";
		L6A = "/soc/rsc@18200000/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		L6C = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8150a-l6";
		L6F = "/soc/rsc@18200000/rpmh-regulator-ldof6/regulator-pm8009-l6";
		L7A = "/soc/rsc@18200000/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		L7C = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8150a-l7";
		L7F = "/soc/rsc@18200000/rpmh-regulator-ldof7/regulator-pm8009-l7";
		L8C = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8150a-l8";
		L9A = "/soc/rsc@18200000/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		L9C = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8150a-l9";
		S1C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8150a-s1-level";
		S1F = "/soc/rsc@18200000/rpmh-regulator-smpf1/regulator-pm8009-s1";
		S2F = "/soc/rsc@18200000/rpmh-regulator-smpf2/regulator-pm8009-s2";
		S3A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s3-level";
		S3A_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s3-level-ao";
		S3C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s3-level";
		S3C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s3-level-ao";
		S4A = "/soc/rsc@18200000/rpmh-regulator-smpa4/regulator-pm8150-s4";
		S4C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8150a-s4-level";
		S4C_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8150a-s4-level-ao";
		S5A = "/soc/rsc@18200000/rpmh-regulator-smpa5/regulator-pm8150-s5";
		S6A = "/soc/rsc@18200000/rpmh-regulator-smpa6/regulator-pm8150-s6";
		S6C_LEVEL = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8150a-s6-level";
		S7C = "/soc/rsc@18200000/rpmh-regulator-smpc7/regulator-pm8150a-s7";
		S8C = "/soc/rsc@18200000/rpmh-regulator-smpc8/regulator-pm8150a-s8";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s3-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s3-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s3-mmcx-sup-level";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8150a-s1-level";
		VDD_MMCX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8150a-s4-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8150a-s4-level-ao";
		VDD_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s3-level";
		VDD_MX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s3-level-ao";
		VDD_MX_MMCX_SUPPLY_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s3-mmcx-sup-level";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_heap = "/soc/qcom,ion/qcom,ion-heap@22";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_tbu = "/soc/apps-smmu@15000000/adsp_tbu@1519d000";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		aliases = "/aliases";
		android_q_fstab = "/firmware/android/fstab";
		anoc_1_pcie_tbu = "/soc/apps-smmu@15000000/anoc_1_pcie_tbu@151a1000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@15185000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@15189000";
		ap2mdm_active = "/soc/pinctrl@f000000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@f000000/ap2mdm/ap2mdm_sleep";
		apps_rsc = "/soc/rsc@18200000";
		apps_smmu = "/soc/apps-smmu@15000000";
		arch_timer = "/soc/timer";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_etm0_out_funnel_swao = "/soc/audio_etm0/port/endpoint";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_co2 = "/soc/ad-hoc-bus/bcm-co2";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn11 = "/soc/ad-hoc-bus/bcm-sn11";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn6 = "/soc/ad-hoc-bus/bcm-sn6";
		bcm_sn7 = "/soc/ad-hoc-bus/bcm-sn7";
		bcm_sn8 = "/soc/ad-hoc-bus/bcm-sn8";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		bps0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/bps0-all-rd";
		bps0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/bps0-all-wr";
		bps_gdsc = "/soc/qcom,gdsc@ad07004";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@3ac0000/qca6390";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_bps = "/soc/qcom,bps";
		cam_cci0 = "/soc/qcom,cci@ac4f000";
		cam_cci1 = "/soc/qcom,cci@ac50000";
		cam_csid0 = "/soc/qcom,csid0@acb5200";
		cam_csid1 = "/soc/qcom,csid1@acc4200";
		cam_csid2 = "/soc/qcom,csid2@aceb200";
		cam_csid_custom = "/soc/qcom,csid_custom@aceb200";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acd9200";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@acdb400";
		cam_csiphy0 = "/soc/qcom,csiphy@ac6a000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac6c000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac6e000";
		cam_csiphy3 = "/soc/qcom,csiphy@ac70000";
		cam_csiphy4 = "/soc/qcom,csiphy@ac72000";
		cam_csiphy5 = "/soc/qcom,csiphy@ac74000";
		cam_fd = "/soc/qcom,fd@ac5f000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_jpeg_dma = "/soc/qcom,jpegdma@ac57000";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac53000";
		cam_sbi = "/soc/qcom,sbi@acea000";
		cam_sensor_6dof_vana_active = "/soc/pinctrl@f000000/cam_sensor_6dof_vana_active";
		cam_sensor_6dof_vana_suspend = "/soc/pinctrl@f000000/cam_sensor_6dof_vana_suspend";
		cam_sensor_6dof_vdig_active = "/soc/pinctrl@f000000/cam_sensor_6dof_vdig_active";
		cam_sensor_6dof_vdig_suspend = "/soc/pinctrl@f000000/cam_sensor_6dof_vdig_suspend";
		cam_sensor_6dof_vio_active = "/soc/pinctrl@f000000/cam_sensor_6dof_vio_active";
		cam_sensor_6dof_vio_suspend = "/soc/pinctrl@f000000/cam_sensor_6dof_vio_suspend";
		cam_sensor_active_3 = "/soc/pinctrl@f000000/cam_sensor_active_3";
		cam_sensor_active_4 = "/soc/pinctrl@f000000/cam_sensor_active_4";
		cam_sensor_active_5 = "/soc/pinctrl@f000000/cam_sensor_active_5";
		cam_sensor_active_6 = "/soc/pinctrl@f000000/cam_sensor_active_6";
		cam_sensor_active_6dofleft = "/soc/pinctrl@f000000/cam_sensor_active_6dofleft";
		cam_sensor_active_6dofright = "/soc/pinctrl@f000000/cam_sensor_active_6dofright";
		cam_sensor_active_etleft = "/soc/pinctrl@f000000/cam_sensor_active_etleft";
		cam_sensor_active_etright = "/soc/pinctrl@f000000/cam_sensor_active_etright";
		cam_sensor_active_rear = "/soc/pinctrl@f000000/cam_sensor_active_rear";
		cam_sensor_active_rear_aux = "/soc/pinctrl@f000000/cam_sensor_active_rear_aux";
		cam_sensor_active_rgbleft = "/soc/pinctrl@f000000/cam_sensor_active_rgbleft";
		cam_sensor_active_rgbright = "/soc/pinctrl@f000000/cam_sensor_active_rgbright";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_et_vana_active = "/soc/pinctrl@f000000/cam_sensor_et_vana_active";
		cam_sensor_et_vana_suspend = "/soc/pinctrl@f000000/cam_sensor_et_vana_suspend";
		cam_sensor_et_vio_active = "/soc/pinctrl@f000000/cam_sensor_et_vio_active";
		cam_sensor_et_vio_suspend = "/soc/pinctrl@f000000/cam_sensor_et_vio_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_mclk6_active = "/soc/pinctrl@f000000/cam_sensor_mclk6_active";
		cam_sensor_mclk6_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk6_suspend";
		cam_sensor_rgb_vana_active = "/soc/pinctrl@f000000/cam_sensor_rgb_vana_active";
		cam_sensor_rgb_vana_suspend = "/soc/pinctrl@f000000/cam_sensor_rgb_vana_suspend";
		cam_sensor_rgb_vdig_active = "/soc/pinctrl@f000000/cam_sensor_rgb_vdig_active";
		cam_sensor_rgb_vdig_suspend = "/soc/pinctrl@f000000/cam_sensor_rgb_vdig_suspend";
		cam_sensor_rgb_vio_active = "/soc/pinctrl@f000000/cam_sensor_rgb_vio_active";
		cam_sensor_rgb_vio_suspend = "/soc/pinctrl@f000000/cam_sensor_rgb_vio_suspend";
		cam_sensor_suspend_3 = "/soc/pinctrl@f000000/cam_sensor_suspend_3";
		cam_sensor_suspend_4 = "/soc/pinctrl@f000000/cam_sensor_suspend_4";
		cam_sensor_suspend_5 = "/soc/pinctrl@f000000/cam_sensor_suspend_5";
		cam_sensor_suspend_6 = "/soc/pinctrl@f000000/cam_sensor_suspend_6";
		cam_sensor_suspend_6dofleft = "/soc/pinctrl@f000000/cam_sensor_suspend_6dofleft";
		cam_sensor_suspend_6dofright = "/soc/pinctrl@f000000/cam_sensor_suspend_6dofright";
		cam_sensor_suspend_etleft = "/soc/pinctrl@f000000/cam_sensor_suspend_etleft";
		cam_sensor_suspend_etright = "/soc/pinctrl@f000000/cam_sensor_suspend_etright";
		cam_sensor_suspend_rear = "/soc/pinctrl@f000000/cam_sensor_suspend_rear";
		cam_sensor_suspend_rear_aux = "/soc/pinctrl@f000000/cam_sensor_suspend_rear_aux";
		cam_sensor_suspend_rgbleft = "/soc/pinctrl@f000000/cam_sensor_suspend_rgbleft";
		cam_sensor_suspend_rgbright = "/soc/pinctrl@f000000/cam_sensor_suspend_rgbright";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_vfe0 = "/soc/qcom,ife0@acb4000";
		cam_vfe1 = "/soc/qcom,ife1@acc3000";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0@acd9000";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1@acdb200";
		camera_trip0 = "/soc/thermal-zones/camera-step/trips/camera-trip0";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		cdsp_l3 = "/soc/qcom,devfreq-l3/qcom,cdsp-cdsp-l3-lat";
		cdsp_mem = "/reserved-memory/cdsp_region";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap@8bf00000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		clock_aop = "/soc/qcom,aopclk";
		clock_apsscc = "/soc/syscon@182a0000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_cpucc = "/soc/qcom,cpucc";
		clock_debugcc = "/soc/qcom,cc-debug";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_gpucc = "/soc/qcom,gpucc@3d90000";
		clock_mccc = "/soc/syscon@90ba000";
		clock_npucc = "/soc/qcom,npucc@9980000";
		clock_rpmh = "/soc/rsc@18200000/qcom,rpmhclk";
		clock_videocc = "/soc/qcom,videocc@abf0000";
		cmd_db = "/reserved-memory/reserved-memory@80860000";
		cmpss_trip0 = "/soc/thermal-zones/cmpss-step/trips/cmpss-trip0";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@15199000";
		compute_dsp_1_tbu = "/soc/apps-smmu@15000000/compute_dsp_1_tbu@15195000";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu0_l3 = "/soc/qcom,devfreq-l3/qcom,cpu0-cpu-l3-lat";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_computemon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-computemon";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_ddr_qoslat = "/soc/qcom,cpu4-cpu-ddr-qoslat";
		cpu4_cpu_l3_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-cpu-l3-latmon";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu4_cpu_llcc_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-cpu-llcc-latmon";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu4_l3 = "/soc/qcom,devfreq-l3/qcom,cpu4-cpu-l3-lat";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_llcc_ddr_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-llcc-ddr-latmon";
		cpu4_memlat_cpugrp = "/soc/qcom,cpu4-cpugrp";
		cpu4_qoslatmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-qoslatmon";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_cpu_l3_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu7-cpu-l3-latmon";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		cpu7_l3 = "/soc/qcom,devfreq-l3/qcom,cpu7-cpu-l3-lat";
		cpu7_notify = "/soc/qcom,cpufreq-hw/cpu7-notify";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@9091000";
		cpu_pmu = "/cpu-pmu";
		cpufreq_10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpufreq-10-config";
		cpufreq_11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpufreq-11-config";
		cpufreq_12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpufreq-12-config";
		cpufreq_13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpufreq-13-config";
		cpufreq_14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpufreq-14-config";
		cpufreq_15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpufreq-15-config";
		cpufreq_16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpufreq-16-config";
		cpufreq_17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpufreq-17-config";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		csr = "/soc/csr@6001000";
		cti0 = "/soc/cti@6010000";
		cti0_apss = "/soc/cti@78e0000";
		cti0_ddr0 = "/soc/cti@6e01000";
		cti0_ddr1 = "/soc/cti@6e0c000";
		cti0_dlct = "/soc/cti@6c2a000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti0_swao = "/soc/cti@6b00000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti1_apss = "/soc/cti@78f0000";
		cti1_ddr0 = "/soc/cti@6e02000";
		cti1_ddr1 = "/soc/cti@6e0d000";
		cti1_dlct = "/soc/cti@6c2b000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti1_swao = "/soc/cti@6b01000";
		cti2 = "/soc/cti@6012000";
		cti2_apss = "/soc/cti@7900000";
		cti2_ddr0 = "/soc/cti@6e03000";
		cti2_ddr1 = "/soc/cti@6e0e000";
		cti2_dlct = "/soc/cti@6c2c000";
		cti2_swao = "/soc/cti@6b02000";
		cti3 = "/soc/cti@6013000";
		cti3_swao = "/soc/cti@6b03000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_compute = "/soc/cti@6c38000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti_ddr_ch02 = "/soc/cti@6e11000";
		cti_ddr_ch13 = "/soc/cti@6e21000";
		cti_gpu_isdb = "/soc/cti@6961000";
		cti_gpu_m3 = "/soc/cti@6962000";
		cti_iris = "/soc/cti@6831000";
		cti_lpass = "/soc/cti@6845000";
		cti_lpass_lpi = "/soc/cti@6b21000";
		cti_lpass_q6 = "/soc/cti@6b2b000";
		cti_mdss = "/soc/cti@6c61000";
		cti_npu = "/soc/cti@6c4b000";
		cti_npu_dl0 = "/soc/cti@6c42000";
		cti_npu_dl1 = "/soc/cti@6c43000";
		cti_sdc = "/soc/cti@6b40000";
		cti_ssc0 = "/soc/cti@6b4b000";
		cti_ssc1 = "/soc/cti@6b41000";
		cti_ssc4 = "/soc/cti@6b4e000";
		cti_titan = "/soc/cti@6c13000";
		cti_turing = "/soc/cti@6982000";
		cti_turing_q6 = "/soc/cti@698b000";
		custom0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/custom0-all-rd";
		custom0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/custom0-all-wr";
		custom_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_custom/iova-mem-map";
		cwlan_trip0 = "/soc/thermal-zones/cwlan-step/trips/cwlan-trip0";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dcc = "/soc/dcc_v2@1023000";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		ddr_trip0 = "/soc/thermal-zones/ddr-step/trips/ddr-trip0";
		dfps_data_memory = "/reserved-memory/dfps_data_region@9e300000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@9c000000";
		disp_rsc = "/soc/rsc@af20000";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		dummy_eud = "/soc/dummy_sink";
		dump_mem = "/reserved-memory/mem_dump_region";
		dwc0 = "/soc/ssusb@a600000/dwc3@a600000";
		dwc1 = "/soc/ssusb@a800000/dwc3@a800000";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		etm_turing = "/soc/turing_etm0";
		eud = "/soc/qcom,msm-eud@ff0000";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		fab_npu_noc = "/soc/ad-hoc-bus/fab-npu_noc";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fd0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/fd0-all-rd";
		fd0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/fd0-all-wr";
		fd_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map";
		firmware = "/firmware";
		fsa4480 = "/soc/i2c@884000/fsa4480@43";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_center_in_tpdm_dlct = "/soc/funnel@6c2d000/ports/port@19/endpoint";
		funnel_center_in_tpdm_ipcc = "/soc/funnel@6c2d000/ports/port@20/endpoint";
		funnel_compute_in_funnel_npu = "/soc/funnel@6c39000/ports/port@2/endpoint";
		funnel_compute_in_funnel_turing = "/soc/funnel@6c39000/ports/port@1/endpoint";
		funnel_compute_out_funnel_dl_center = "/soc/funnel@6c39000/ports/port@0/endpoint";
		funnel_ddr_0 = "/soc/funnel@6e04000";
		funnel_ddr_0_in_funnel_ddr_ch02 = "/soc/funnel@6e04000/ports/port@1/endpoint";
		funnel_ddr_0_in_funnel_ddr_ch13 = "/soc/funnel@6e04000/ports/port@2/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6e04000/ports/port@3/endpoint";
		funnel_ddr_0_out_funnel_dl_center = "/soc/funnel@6e04000/ports/port@0/endpoint";
		funnel_ddr_ch02 = "/soc/funnel@6e12000";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@6e12000/ports/port@1/endpoint";
		funnel_ddr_ch02_out_funnel_ddr_0 = "/soc/funnel@6e12000/ports/port@0/endpoint";
		funnel_ddr_ch13 = "/soc/funnel@6e22000";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@6e22000/ports/port@1/endpoint";
		funnel_ddr_ch13_out_funnel_ddr_0 = "/soc/funnel@6e22000/ports/port@0/endpoint";
		funnel_dl_center = "/soc/funnel@6c2d000";
		funnel_dl_center_in_funnel_compute = "/soc/funnel@6c2d000/ports/port@18/endpoint";
		funnel_dl_center_in_funnel_ddr_0 = "/soc/funnel@6c2d000/ports/port@17/endpoint";
		funnel_dl_center_in_funnel_dl_mm = "/soc/funnel@6c2d000/ports/port@15/endpoint";
		funnel_dl_center_in_funnel_lpass = "/soc/funnel@6c2d000/ports/port@16/endpoint";
		funnel_dl_center_out_qatb3 = "/soc/funnel@6c2d000/ports/port@14/endpoint";
		funnel_dl_center_out_tpda_10 = "/soc/funnel@6c2d000/ports/port@3/endpoint";
		funnel_dl_compute = "/soc/funnel@6c39000";
		funnel_dl_compute_in_funnel_dl_south = "/soc/funnel@6c39000/ports/port@3/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_in_funnel_venus = "/soc/funnel@6c0b000/ports/port@1/endpoint";
		funnel_dl_mm_in_tpdm_mdss = "/soc/funnel@6c0b000/ports/port@2/endpoint";
		funnel_dl_mm_in_tpdm_mm = "/soc/funnel@6c0b000/ports/port@3/endpoint";
		funnel_dl_mm_out_funnel_dl_center = "/soc/funnel@6c0b000/ports/port@0/endpoint";
		funnel_dl_north = "/soc/funnel@6ac2000";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/ports/port@1/endpoint";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/ports/port@0/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@69c2000/ports/port@1/endpoint";
		funnel_gpu = "/soc/funnel@6902000";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@6902000/ports/port@1/endpoint";
		funnel_gpu_out_tpda = "/soc/funnel@6902000/ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/ports/port@1/endpoint";
		funnel_lpass_out_funnel_dl_center = "/soc/funnel@6846000/ports/port@0/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merg_out_funnel_swao = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_npu = "/soc/funnel@6c44000";
		funnel_npu_in_npu_etm0 = "/soc/funnel@6c44000/ports/port@4/endpoint";
		funnel_npu_in_tpdm_npu = "/soc/funnel@6c44000/ports/port@1/endpoint";
		funnel_npu_in_tpdm_npu_dpm = "/soc/funnel@6c44000/ports/port@3/endpoint";
		funnel_npu_in_tpdm_npu_llm = "/soc/funnel@6c44000/ports/port@2/endpoint";
		funnel_npu_out_funnel_dl_compute = "/soc/funnel@6c44000/ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_south_out_funnel_dl_compute = "/soc/funnel@69c2000/ports/port@0/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_in_audio_etm0 = "/soc/funnel@6b04000/ports/port@2/endpoint";
		funnel_swao_in_funnel_merg = "/soc/funnel@6b04000/ports/port@4/endpoint";
		funnel_swao_in_lpass_lpi = "/soc/funnel@6b04000/ports/port@5/endpoint";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@6b04000/ports/port@1/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/ports/port@3/endpoint";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@6b04000/ports/port@0/endpoint";
		funnel_turing = "/soc/funnel@6983000";
		funnel_turing_in_tpdm_llm_turing = "/soc/funnel@6983000/ports/port@2/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6983000/ports/port@1/endpoint";
		funnel_turing_in_turing_etm0 = "/soc/funnel@6983000/ports/port@3/endpoint";
		funnel_turing_out_funnel_dl_compute = "/soc/funnel@6983000/ports/port@0/endpoint";
		funnel_venus = "/soc/funnel@6832000";
		funnel_venus_in_tpdm_venus = "/soc/funnel@6832000/ports/port@1/endpoint";
		funnel_venus_out_funnel_dl_mm = "/soc/funnel@6832000/ports/port@0/endpoint";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		glink_npu = "/soc/qcom,glink/npu";
		glink_slpi = "/soc/qcom,glink/dsps";
		glink_spss = "/soc/qcom,glink/spss";
		gmu = "/soc/qcom,gmu@3d6a000";
		gmu_kernel = "/soc/qcom,gmu@3d6a000/gmu_kernel";
		gmu_user = "/soc/qcom,gmu@3d6a000/gmu_user";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		gpu_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		gpu_cx_hw_ctrl = "/soc/syscon@3d91540";
		gpu_gx_domain_addr = "/soc/syscon@3d91508";
		gpu_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		gpu_gx_sw_reset = "/soc/syscon@3d91008";
		gpu_lm_efuse = "/soc/qfprom@780000/gpu_lm_efuse@5c8";
		gpu_opp_table = "/soc/gpu-opp-table";
		gpu_opp_table_v2 = "/soc/gpu-opp-table_v2";
		gpu_speed_bin = "/soc/qfprom@780000/gpu_speed_bin@19b";
		gpu_trip0 = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip0";
		gpubw = "/soc/qcom,gpubw";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@17d058";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@17d054";
		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@17d06c";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci@ac4f000/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac50000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci@ac4f000/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac50000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci@ac4f000/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac50000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci@ac4f000/qcom,i2c_custom_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac50000/qcom,i2c_custom_mode";
		i3c0 = "/soc/i3c-master@980000";
		i3c1 = "/soc/i3c-master@984000";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		ife0_linear_pdaf_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife0-linear-pdaf-wr";
		ife0_rdi_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife0-rdi-all-rd";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife0_ubwc_stats_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife0-ubwc-stats-wr";
		ife1_linear_pdaf_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife1-linear-pdaf-wr";
		ife1_rdi_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife1-rdi-all-rd";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		ife1_ubwc_stats_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife1-ubwc-stats-wr";
		ife2_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife2-rdi-all-wr";
		ife3_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife3-rdi-all-wr";
		ife4_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife4-rdi-all-wr";
		ife5_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife5-rdi-all-wr";
		ife6_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife6-rdi-all-wr";
		ife_0_gdsc = "/soc/qcom,gdsc@ad0a004";
		ife_1_gdsc = "/soc/qcom,gdsc@ad0b004";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17a00000";
		intsp = "/soc/qcom,qsee_irq";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_11ad = "/soc/qcom,ipa@1e00000/ipa_smmu_11ad";
		ipa_smmu_ap = "/soc/qcom,ipa@1e00000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@1e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@1e00000/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@6b0b000";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_npu = "/soc/ipcc-self-ping-npu";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		ipe0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		ipe0_in_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ipe0_ref_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		ipe_0_gdsc = "/soc/qcom,gdsc@ad08004";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		kona_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		level1_nrt0_rd0 = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-nrt0-rd0";
		level1_nrt0_rd2 = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-nrt0-rd2";
		level1_nrt0_wr0 = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-nrt0-wr0";
		level1_nrt0_wr1 = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-nrt0-wr1";
		level1_rt0_rd0 = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-rt0-rd0";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level1_rt0_wr1 = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-rt0-wr1";
		level1_rt0_wr2 = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-rt0-wr2";
		level2_nrt0_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_nrt1_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level2_rt0_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_rt0_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		llcc_pmu = "/soc/llcc-pmu@9095000";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_lpi_out_funnel_swao = "/soc/tpdm@6b26000/port/endpoint";
		lsm = "/soc/qcom,msm-lsm-client";
		lt9611_pins = "/soc/pinctrl@f000000/lt9611_pins";
		mailbox_mem = "/reserved-memory/mailbox_region";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_alm_gpu_tcu = "/soc/ad-hoc-bus/mas-alm-gpu-tcu";
		mas_alm_sys_tcu = "/soc/ad-hoc-bus/mas-alm-sys-tcu";
		mas_amm_npu_sys = "/soc/ad-hoc-bus/mas-amm-npu-sys";
		mas_amm_npu_sys_cdp_w = "/soc/ad-hoc-bus/mas-amm-npu-sys-cdp-w";
		mas_chm_apps = "/soc/ad-hoc-bus/mas-chm-apps";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_cfg = "/soc/ad-hoc-bus/mas-qhm-cfg";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_qhm_qup1 = "/soc/ad-hoc-bus/mas-qhm-qup1";
		mas_qhm_qup2 = "/soc/ad-hoc-bus/mas-qhm-qup2";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qhm_tsif = "/soc/ad-hoc-bus/mas-qhm-tsif";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_camnoc_hf = "/soc/ad-hoc-bus/mas-qnm-camnoc-hf";
		mas_qnm_camnoc_icp = "/soc/ad-hoc-bus/mas-qnm-camnoc-icp";
		mas_qnm_camnoc_sf = "/soc/ad-hoc-bus/mas-qnm-camnoc-sf";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qnm_gemnoc_pcie = "/soc/ad-hoc-bus/mas-qnm-gemnoc-pcie";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qnm_pcie = "/soc/ad-hoc-bus/mas-qnm-pcie";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qnm_video0 = "/soc/ad-hoc-bus/mas-qnm-video0";
		mas_qnm_video1 = "/soc/ad-hoc-bus/mas-qnm-video1";
		mas_qnm_video_cvp = "/soc/ad-hoc-bus/mas-qnm-video-cvp";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_mdp1 = "/soc/ad-hoc-bus/mas-qxm-mdp1";
		mas_qxm_mdp1_display = "/soc/ad-hoc-bus/mas-qxm-mdp1_display";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_xm_pcie3_0 = "/soc/ad-hoc-bus/mas-xm-pcie3-0";
		mas_xm_pcie3_1 = "/soc/ad-hoc-bus/mas-xm-pcie3-1";
		mas_xm_pcie3_modem = "/soc/ad-hoc-bus/mas-xm-pcie3-modem";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_sdc4 = "/soc/ad-hoc-bus/mas-xm-sdc4";
		mas_xm_ufs_card = "/soc/ad-hoc-bus/mas-xm-ufs-card";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_xm_usb3_1 = "/soc/ad-hoc-bus/mas-xm-usb3-1";
		mdm0 = "/soc/qcom,mdm0";
		mdm2ap_active = "/soc/pinctrl@f000000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@f000000/mdm2ap/mdm2ap_sleep";
		mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94900";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@ae96900";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96400";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		mdss_rotator = "/soc/qcom,mdss_rotator@aea8800";
		memtimer = "/soc/timer@17c20000";
		mhi_0 = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0";
		mhi_0_iommu_group = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_0_iommu_group";
		mhi_channels = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_channels";
		mhi_devices = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_devices";
		mhi_events = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_events";
		mhi_netdev_0 = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev_0_rsc = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		mhi_subsys_adsp_0 = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_devices/mhi_dev@2";
		mhi_subsys_slpi_0 = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_devices/mhi_dev@3";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@1518d000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@15191000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@151a5000";
		mnoc_sf_1_tbu = "/soc/apps-smmu@15000000/mnoc_sf_1_tbu@151a9000";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		msm_imem = "/soc/qcom,msm-imem@146bf000";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		mvs0_gdsc = "/soc/qcom,gdsc@abf0d18";
		mvs0c_gdsc = "/soc/qcom,gdsc@abf0bf8";
		mvs1_gdsc = "/soc/qcom,gdsc@abf0d98";
		mvs1c_gdsc = "/soc/qcom,gdsc@abf0c98";
		nfc_clk_req_active = "/soc/pinctrl@f000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@f000000/nfc/nfc_clk_req_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		npu_core_gdsc = "/soc/qcom,gdsc@9981004";
		npu_etm0_out_funnel_npu = "/soc/npu_etm0/port/endpoint";
		npu_llcc_ddr_bw = "/soc/qcom,npu-llcc-ddr-bw";
		npu_llcc_ddr_bwmon = "/soc/qcom,npu-llcc-ddr-bwmon@0x9093000";
		npu_npu_ddr_latfloor = "/soc/qcom,npu-npu-ddr-latfloor";
		npu_npu_llcc_bw = "/soc/qcom,npu-npu-llcc-bw";
		npu_npu_llcc_bwmon = "/soc/qcom,npu-npu-llcc-bwmon@60300";
		npu_smp2p_in = "/soc/qcom,smp2p-npu/slave-kernel";
		npu_smp2p_out = "/soc/qcom,smp2p-npu/master-kernel";
		npu_staticmap_mon = "/soc/qcom,npu-staticmap-mon";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		npudsp_npu_ddr_bw = "/soc/qcom,npudsp-npu-ddr-bw";
		npudsp_npu_ddr_bwmon = "/soc/qcom,npudsp-npu-ddr-bwmon@70200";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a10040";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a10040";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		pcie2 = "/soc/qcom,pcie@1c10000";
		pcie2_clkreq_default = "/soc/pinctrl@f000000/pcie2/pcie2_clkreq_default";
		pcie2_msi = "/soc/qcom,pcie2_msi@17a10040";
		pcie2_perst_default = "/soc/pinctrl@f000000/pcie2/pcie2_perst_default";
		pcie2_rp = "/soc/qcom,pcie@1c10000/pcie2_rp";
		pcie2_wake_default = "/soc/pinctrl@f000000/pcie2/pcie2_wake_default";
		pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		pcie_2_gdsc = "/soc/qcom,gdsc@106004";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pdc = "/soc/interrupt-controller@b220000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@8a100000";
		pil_camera_mem = "/reserved-memory/pil_camera_region@86200000";
		pil_cdsp_mem = "/reserved-memory/pil_cdsp_region@87800000";
		pil_cvp_mem = "/reserved-memory/pil_cvp_region@87300000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@8681a000";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@86800000";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@86810000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@86900000";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region@88c00000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@8be00000";
		pil_video_mem = "/reserved-memory/pil_video_region@86e00000";
		pil_wlan_fw_mem = "/reserved-memory/pil_wlan_fw_region@86700000";
		pm8009_l1 = "/soc/rsc@18200000/rpmh-regulator-ldof1/regulator-pm8009-l1";
		pm8009_l2 = "/soc/rsc@18200000/rpmh-regulator-ldof2/regulator-pm8009-l2";
		pm8009_l3 = "/soc/rsc@18200000/rpmh-regulator-ldof3/regulator-pm8009-l3";
		pm8009_l5 = "/soc/rsc@18200000/rpmh-regulator-ldof5/regulator-pm8009-l5";
		pm8009_l6 = "/soc/rsc@18200000/rpmh-regulator-ldof6/regulator-pm8009-l6";
		pm8009_l7 = "/soc/rsc@18200000/rpmh-regulator-ldof7/regulator-pm8009-l7";
		pm8009_s1 = "/soc/rsc@18200000/rpmh-regulator-smpf1/regulator-pm8009-s1";
		pm8009_s2 = "/soc/rsc@18200000/rpmh-regulator-smpf2/regulator-pm8009-s2";
		pm8150_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		pm8150_l11_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm8150-l11-level";
		pm8150_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		pm8150_l12_ao = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		pm8150_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		pm8150_l14 = "/soc/rsc@18200000/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		pm8150_l15 = "/soc/rsc@18200000/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		pm8150_l16 = "/soc/rsc@18200000/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		pm8150_l17 = "/soc/rsc@18200000/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		pm8150_l18 = "/soc/rsc@18200000/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		pm8150_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		pm8150_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		pm8150_l4_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		pm8150_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		pm8150_l5_ao = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		pm8150_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		pm8150_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		pm8150_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		pm8150_s3_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s3-level";
		pm8150_s3_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm8150-s3-level-ao";
		pm8150_s4 = "/soc/rsc@18200000/rpmh-regulator-smpa4/regulator-pm8150-s4";
		pm8150_s5 = "/soc/rsc@18200000/rpmh-regulator-smpa5/regulator-pm8150-s5";
		pm8150_s6 = "/soc/rsc@18200000/rpmh-regulator-smpa6/regulator-pm8150-s6";
		pm8150a_bob = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8150a-bob";
		pm8150a_bob_ao = "/soc/rsc@18200000/rpmh-regulator-bobc1/regulator-pm8150a-bob-ao";
		pm8150a_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoc1/regulator-pm8150a-l1";
		pm8150a_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoc10/regulator-pm8150a-l10";
		pm8150a_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoc11/regulator-pm8150a-l11";
		pm8150a_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoc2/regulator-pm8150a-l2";
		pm8150a_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoc3/regulator-pm8150a-l3";
		pm8150a_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoc4/regulator-pm8150a-l4";
		pm8150a_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoc5/regulator-pm8150a-l5";
		pm8150a_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoc6/regulator-pm8150a-l6";
		pm8150a_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoc7/regulator-pm8150a-l7";
		pm8150a_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoc8/regulator-pm8150a-l8";
		pm8150a_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoc9/regulator-pm8150a-l9";
		pm8150a_s1_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm8150a-s1-level";
		pm8150a_s3_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s3-level";
		pm8150a_s3_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm8150a-s3-level-ao";
		pm8150a_s4_level = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8150a-s4-level";
		pm8150a_s4_level_ao = "/soc/rsc@18200000/rpmh-regulator-mmcxlvl/regulator-pm8150a-s4-level-ao";
		pm8150a_s6_level = "/soc/rsc@18200000/rpmh-regulator-ebilvl/regulator-pm8150a-s6-level";
		pm8150a_s7 = "/soc/rsc@18200000/rpmh-regulator-smpc7/regulator-pm8150a-s7";
		pm8150a_s8 = "/soc/rsc@18200000/rpmh-regulator-smpc8/regulator-pm8150a-s8";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		pmx_ts_release = "/soc/pinctrl@f000000/pmx_ts_release/pmx_ts_release";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6_hvx_trip0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip0";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qatb3_in_funnel_dl_center = "/soc/funnel@6005000/ports/port@2/endpoint";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_rng = "/soc/qrng@793000";
		qcom_seecom = "/soc/qseecom@82400000";
		qcom_smcinvoke = "/soc/smcinvoke@87900000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qfprom = "/soc/qfprom@780000";
		qmi_sensor = "/soc/qmi-ts-sensors";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		qoslat_opp_table = "/soc/qoslat-opp-table";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_i3c_active = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_active";
		qupv3_se0_i3c_disable = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_disable";
		qupv3_se0_i3c_pins = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins";
		qupv3_se0_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_sleep";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_2uart = "/soc/qcom,qup_uart@a90000";
		qupv3_se12_2uart_active = "/soc/pinctrl@f000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_active";
		qupv3_se12_2uart_pins = "/soc/pinctrl@f000000/qupv3_se12_2uart_pins";
		qupv3_se12_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_sleep";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c = "/soc/i2c@880000";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi = "/soc/spi@880000";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c = "/soc/i2c@884000";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi = "/soc/spi@884000";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_i2c = "/soc/i2c@888000";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se16_spi = "/soc/spi@888000";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_4uart = "/soc/qcom,qup_uart@88c000";
		qupv3_se17_4uart_pins = "/soc/pinctrl@f000000/qupv3_se17_4uart_pins";
		qupv3_se17_ctsrx = "/soc/pinctrl@f000000/qupv3_se17_4uart_pins/qupv3_se17_ctsrx";
		qupv3_se17_i2c = "/soc/i2c@88c000";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se17_rts = "/soc/pinctrl@f000000/qupv3_se17_4uart_pins/qupv3_se17_rts";
		qupv3_se17_spi = "/soc/spi@88c000";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se17_tx = "/soc/pinctrl@f000000/qupv3_se17_4uart_pins/qupv3_se17_tx";
		qupv3_se18_2uart = "/soc/qcom,qup_uart@890000";
		qupv3_se18_2uart_pins = "/soc/pinctrl@f000000/qupv3_se18_2uart_pins";
		qupv3_se18_i2c = "/soc/i2c@890000";
		qupv3_se18_i2c_active = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		qupv3_se18_i2c_pins = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se18_rx = "/soc/pinctrl@f000000/qupv3_se18_2uart_pins/qupv3_se18_rx";
		qupv3_se18_spi = "/soc/spi@890000";
		qupv3_se18_spi_active = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		qupv3_se18_spi_pins = "/soc/pinctrl@f000000/qupv3_se18_spi_pins";
		qupv3_se18_spi_sleep = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		qupv3_se18_tx = "/soc/pinctrl@f000000/qupv3_se18_2uart_pins/qupv3_se18_tx";
		qupv3_se19_i2c = "/soc/i2c@894000";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		qupv3_se19_spi = "/soc/spi@894000";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_i3c_active = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_active";
		qupv3_se1_i3c_disable = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_disable";
		qupv3_se1_i3c_pins = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins";
		qupv3_se1_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_sleep";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_2uart = "/soc/qcom,qup_uart@988000";
		qupv3_se2_2uart_active = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_active";
		qupv3_se2_2uart_pins = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins";
		qupv3_se2_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se2_2uart_pins/qupv3_se2_2uart_sleep";
		qupv3_se2_i2c = "/soc/i2c@988000";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c = "/soc/i2c@994000";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@994000";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_4uart = "/soc/qcom,qup_uart@998000";
		qupv3_se6_4uart_pins = "/soc/pinctrl@f000000/qupv3_se6_4uart_pins";
		qupv3_se6_ctsrx = "/soc/pinctrl@f000000/qupv3_se6_4uart_pins/qupv3_se6_ctsrx";
		qupv3_se6_default_cts = "/soc/pinctrl@f000000/qupv3_se6_4uart_pins/qupv3_se6_default_cts";
		qupv3_se6_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se6_4uart_pins/qupv3_se6_default_rtsrx";
		qupv3_se6_default_tx = "/soc/pinctrl@f000000/qupv3_se6_4uart_pins/qupv3_se6_default_tx";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_rts = "/soc/pinctrl@f000000/qupv3_se6_4uart_pins/qupv3_se6_rts";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se6_tx = "/soc/pinctrl@f000000/qupv3_se6_4uart_pins/qupv3_se6_tx";
		qupv3_se7_i2c = "/soc/i2c@99c000";
		qupv3_se7_i2c_active = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi = "/soc/spi@99c000";
		qupv3_se7_spi_active = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_pins = "/soc/pinctrl@f000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_sleep = "/soc/pinctrl@f000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		refgen = "/soc/refgen-regulator@88e7000";
		removed_mem = "/reserved-memory/removed_region@80b00000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator_cx_in_swao_out = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b06000/ports/port@2/endpoint";
		replicator_swao_out_cx_in = "/soc/replicator@6b06000/ports/port@1/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b06000/ports/port@0/endpoint";
		reserved_memory = "/reserved-memory";
		rot_reg = "/soc/qcom,mdss_rotator@aea8800/qcom,rot-reg-bus";
		routing = "/soc/qcom,msm-pcm-routing";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sbi_gdsc = "/soc/qcom,gdsc@ad09004";
		sdc2_clk_ds_100MHz = "/soc/pinctrl@f000000/sdc2_clk_ds_100MHz";
		sdc2_clk_ds_200MHz = "/soc/pinctrl@f000000/sdc2_clk_ds_200MHz";
		sdc2_clk_ds_400KHz = "/soc/pinctrl@f000000/sdc2_clk_ds_400KHz";
		sdc2_clk_ds_50MHz = "/soc/pinctrl@f000000/sdc2_clk_ds_50MHz";
		sdc2_clk_off = "/soc/pinctrl@f000000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@f000000/sdc2_clk_on";
		sdc2_cmd_ds_100MHz = "/soc/pinctrl@f000000/sdc2_cmd_ds_100MHz";
		sdc2_cmd_ds_200MHz = "/soc/pinctrl@f000000/sdc2_cmd_ds_200MHz";
		sdc2_cmd_ds_400KHz = "/soc/pinctrl@f000000/sdc2_cmd_ds_400KHz";
		sdc2_cmd_ds_50MHz = "/soc/pinctrl@f000000/sdc2_cmd_ds_50MHz";
		sdc2_cmd_off = "/soc/pinctrl@f000000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@f000000/sdc2_cmd_on";
		sdc2_data_ds_100MHz = "/soc/pinctrl@f000000/sdc2_data_ds_100MHz";
		sdc2_data_ds_200MHz = "/soc/pinctrl@f000000/sdc2_data_ds_200MHz";
		sdc2_data_ds_400KHz = "/soc/pinctrl@f000000/sdc2_data_ds_400KHz";
		sdc2_data_ds_50MHz = "/soc/pinctrl@f000000/sdc2_data_ds_50MHz";
		sdc2_data_off = "/soc/pinctrl@f000000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@f000000/sdc2_data_on";
		sde_display_1p8_en_gpio = "/soc/pinctrl@f000000/sde_display_1p8_en_gpio";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@f000000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@f000000/sde_dp_usbplug_cc_suspend";
		sde_dsi1_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_suspend";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		sde_led_5v_en_gpio = "/soc/pinctrl@f000000/sde_led_5v_en_gpio";
		sde_led_driver_en1_gpio = "/soc/pinctrl@f000000/sde_led_driver_en1_gpio";
		sde_led_driver_en2_gpio = "/soc/pinctrl@f000000/sde_led_driver_en2_gpio";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		sdhc_2 = "/soc/sdhci@8804000";
		sdsp_mem = "/reserved-memory/sdsp_region";
		sec_aux_pcm_clk_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_active";
		sec_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_clk_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_ws_active = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_active";
		sec_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/sec_aux_pcm/sec_aux_pcm_ws_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_sck_active = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_active";
		sec_mi2s_sck_sleep = "/soc/pinctrl@f000000/sec_mi2s_sck/sec_mi2s_sck_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@f000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_ws_active = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_active";
		sec_mi2s_ws_sleep = "/soc/pinctrl@f000000/sec_mi2s_ws/sec_mi2s_ws_sleep";
		sec_tdm_din_active = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_din_sleep = "/soc/pinctrl@f000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@f000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_sck_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_active";
		sec_tdm_sck_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_sck_sleep";
		sec_tdm_ws_active = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_active";
		sec_tdm_ws_sleep = "/soc/pinctrl@f000000/sec_tdm/sec_tdm_ws_sleep";
		secure_display_memory = "/reserved-memory/secure_display_region";
		shared_meta = "/firmware/android/vbmeta";
		sleep_clk = "/soc/clocks/sleep-clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		slim_aud = "/soc/slim@3ac0000";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy0 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy0";
		slv_qhs_ahb2phy1 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy1";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qhs_cal_dp0 = "/soc/ad-hoc-bus/slv-qhs-cal-dp0";
		slv_qhs_cal_dp1 = "/soc/ad-hoc-bus/slv-qhs-cal-dp1";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_compute_dsp = "/soc/ad-hoc-bus/slv-qhs-compute-dsp";
		slv_qhs_cp = "/soc/ad-hoc-bus/slv-qhs-cp";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mmcx = "/soc/ad-hoc-bus/slv-qhs-cpr-mmcx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_cx_rdpm = "/soc/ad-hoc-bus/slv-qhs-cx-rdpm";
		slv_qhs_dcc_cfg = "/soc/ad-hoc-bus/slv-qhs-dcc-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_dma_bwmon = "/soc/ad-hoc-bus/slv-qhs-dma-bwmon";
		slv_qhs_dpm = "/soc/ad-hoc-bus/slv-qhs-dpm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_ipc_router = "/soc/ad-hoc-bus/slv-qhs-ipc-router";
		slv_qhs_isense = "/soc/ad-hoc-bus/slv-qhs-isense";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_llm = "/soc/ad-hoc-bus/slv-qhs-llm";
		slv_qhs_lpass_cfg = "/soc/ad-hoc-bus/slv-qhs-lpass-cfg";
		slv_qhs_memnoc = "/soc/ad-hoc-bus/slv-qhs-memnoc";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_pcie0_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie0-cfg";
		slv_qhs_pcie1_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie1-cfg";
		slv_qhs_pcie_modem_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie-modem-cfg";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_qup1 = "/soc/ad-hoc-bus/slv-qhs-qup1";
		slv_qhs_qup2 = "/soc/ad-hoc-bus/slv-qhs-qup2";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_sdc4 = "/soc/ad-hoc-bus/slv-qhs-sdc4";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_tcm = "/soc/ad-hoc-bus/slv-qhs-tcm";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm0 = "/soc/ad-hoc-bus/slv-qhs-tlmm0";
		slv_qhs_tlmm1 = "/soc/ad-hoc-bus/slv-qhs-tlmm1";
		slv_qhs_tlmm2 = "/soc/ad-hoc-bus/slv-qhs-tlmm2";
		slv_qhs_tsif = "/soc/ad-hoc-bus/slv-qhs-tsif";
		slv_qhs_ufs_card_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-card-cfg";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_usb3_1 = "/soc/ad-hoc-bus/slv-qhs-usb3-1";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_qns_cdsp_mem_noc = "/soc/ad-hoc-bus/slv-qns-cdsp-mem-noc";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		slv_qns_mem_noc_sf = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf";
		slv_qns_mem_noc_sf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf_display";
		slv_qns_npu_sys = "/soc/ad-hoc-bus/slv-qns-npu-sys";
		slv_qns_pcie_mem_noc = "/soc/ad-hoc-bus/slv-qns-pcie-mem-noc";
		slv_qns_pcie_modem_mem_noc = "/soc/ad-hoc-bus/slv-qns-pcie-modem-mem-noc";
		slv_qns_sys_pcie = "/soc/ad-hoc-bus/slv-qns-sys-pcie";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_even_gemnoc = "/soc/ad-hoc-bus/slv-srvc-even-gemnoc";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_srvc_noc = "/soc/ad-hoc-bus/slv-srvc-noc";
		slv_srvc_odd_gemnoc = "/soc/ad-hoc-bus/slv-srvc-odd-gemnoc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_srvc_sys_gemnoc = "/soc/ad-hoc-bus/slv-srvc-sys-gemnoc";
		slv_xs_pcie_0 = "/soc/ad-hoc-bus/slv-xs-pcie-0";
		slv_xs_pcie_1 = "/soc/ad-hoc-bus/slv-xs-pcie-1";
		slv_xs_pcie_modem = "/soc/ad-hoc-bus/slv-xs-pcie-modem";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		smem = "/soc/qcom,smem";
		smem_mem = "/reserved-memory/smem_region@80900000";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@aea8800/qcom,smmu_rot_unsec_cb";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_unsec_cb";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-qvrexternal5-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		soc = "/soc";
		sp_mem = "/reserved-memory/sp_region";
		sp_scsr = "/soc/mailbox@188501c";
		sp_scsr_block = "/soc/syscon@1880000";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b0f000";
		spss_utils = "/soc/qcom,spss_utils";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/port/endpoint";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		storage_cd = "/soc/pinctrl@f000000/storage_cd";
		stub_codec = "/soc/qcom,msm-stub-codec";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		suspendable_llcc_bw_opp_table = "/soc/suspendable-llcc-bw-opp-table";
		swao_csr = "/soc/csr@6b0c000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		thermal_zones = "/soc/thermal-zones";
		titan_top_gdsc = "/soc/qcom,gdsc@ad0c144";
		tlmm = "/soc/pinctrl@f000000";
		tmc_etf_swao = "/soc/tmc@6b05000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b05000/ports/port@1/endpoint";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b05000/ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_10_in_funnel_dl_center = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_11_in_tpdm_ddr_ch02 = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_12_in_tpdm_ddr_ch13 = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_13_in_tpdm_ddr = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_14_in_tpdm_turing = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_15_in_tpdm_llm_turing = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda_16_in_tpdm_npu = "/soc/tpda@6004000/ports/port@11/endpoint";
		tpda_17_in_tpdm_npu_llm = "/soc/tpda@6004000/ports/port@12/endpoint";
		tpda_18_in_tpdm_npu_dpm = "/soc/tpda@6004000/ports/port@13/endpoint";
		tpda_19_in_tpdm_dlct = "/soc/tpda@6004000/ports/port@14/endpoint";
		tpda_20_in_tpdm_ipcc = "/soc/tpda@6004000/ports/port@15/endpoint";
		tpda_6_in_tpdm_venus = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_7_in_tpdm_mdss = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_9_in_tpdm_mm = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_apss = "/soc/tpda@7863000";
		tpda_apss_in_tpdm_actpm = "/soc/tpda@7863000/ports/port@3/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7863000/ports/port@4/endpoint";
		tpda_apss_in_tpdm_llm_gold = "/soc/tpda@7863000/ports/port@2/endpoint";
		tpda_apss_in_tpdm_llm_silver = "/soc/tpda@7863000/ports/port@1/endpoint";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7863000/ports/port@0/endpoint";
		tpda_dl_north = "/soc/tpda@6ac1000";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/ports/port@1/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/ports/port@0/endpoint";
		tpda_dl_south = "/soc/tpda@69c1000";
		tpda_dl_south_in_tpdm_dl_south = "/soc/tpda@69c1000/ports/port@1/endpoint";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@69c1000/ports/port@0/endpoint";
		tpda_in_funnel_gpu = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@17/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@20/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@18/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/ports/port@19/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@16/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b08000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b08000/ports/port@2/endpoint";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/ports/port@0/endpoint";
		tpdm_actpm = "/soc/tpdm@7860000";
		tpdm_actpm_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpdm_apss = "/soc/tpdm@7861000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7861000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6870000/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6e00000";
		tpdm_ddr_ch02 = "/soc/tpdm@6e10000";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@6e10000/port/endpoint";
		tpdm_ddr_ch02_out_tpda11 = "/soc/funnel@6c2d000/ports/port@4/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@6e20000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@6e20000/port/endpoint";
		tpdm_ddr_ch13_out_tpda12 = "/soc/funnel@6c2d000/ports/port@5/endpoint";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6e00000/port/endpoint";
		tpdm_ddr_out_tpda13 = "/soc/funnel@6c2d000/ports/port@6/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/port/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_tpda_dl_south = "/soc/tpdm@69c0000/port/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct_out_funnel_center = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_dlct_out_tpda19 = "/soc/funnel@6c2d000/ports/port@12/endpoint";
		tpdm_gpu = "/soc/tpdm@6900000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@6900000/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@6c29000";
		tpdm_ipcc_out_funnel_center = "/soc/tpdm@6c29000/port/endpoint";
		tpdm_ipcc_out_tpda20 = "/soc/funnel@6c2d000/ports/port@13/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_apss = "/soc/tpdm@78b0000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_apss = "/soc/tpdm@78a0000/port/endpoint";
		tpdm_llm_turing = "/soc/tpdm@69810000";
		tpdm_llm_turing_out_funnel_turing = "/soc/tpdm@69810000/port/endpoint";
		tpdm_llm_turing_out_tpda15 = "/soc/funnel@6c2d000/ports/port@8/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_lpi = "/soc/tpdm@6b26000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dl_mm = "/soc/tpdm@6c60000/port/endpoint";
		tpdm_mdss_out_tpda7 = "/soc/funnel@6c2d000/ports/port@1/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm = "/soc/tpdm@6c08000/port/endpoint";
		tpdm_mm_out_tpda9 = "/soc/funnel@6c2d000/ports/port@2/endpoint";
		tpdm_npu = "/soc/tpdm@6c47000";
		tpdm_npu_dpm = "/soc/tpdm@6c41000";
		tpdm_npu_dpm_out_funnel_npu = "/soc/tpdm@6c41000/port/endpoint";
		tpdm_npu_dpm_out_tpda18 = "/soc/funnel@6c2d000/ports/port@11/endpoint";
		tpdm_npu_llm = "/soc/tpdm@6c40000";
		tpdm_npu_llm_out_funnel_npu = "/soc/tpdm@6c40000/port/endpoint";
		tpdm_npu_llm_out_tpda17 = "/soc/funnel@6c2d000/ports/port@10/endpoint";
		tpdm_npu_out_funnel_npu = "/soc/tpdm@6c47000/port/endpoint";
		tpdm_npu_out_tpda16 = "/soc/funnel@6c2d000/ports/port@9/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b09000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b09000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b0a000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b0a000/port/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/port/endpoint";
		tpdm_turing_out_tpda14 = "/soc/funnel@6c2d000/ports/port@7/endpoint";
		tpdm_venus = "/soc/tpdm@6830000";
		tpdm_venus_out_funnel_venus = "/soc/tpdm@6830000/port/endpoint";
		tpdm_venus_out_tpda6 = "/soc/funnel@6c2d000/ports/port@0/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		tsif0_signals_active = "/soc/pinctrl@f000000/tsif0_signals_active";
		tsif0_sync_active = "/soc/pinctrl@f000000/tsif0_sync_active";
		tsif1_signals_active = "/soc/pinctrl@f000000/tsif1_signals_active";
		tsif1_sync_active = "/soc/pinctrl@f000000/tsif1_sync_active";
		tspp = "/soc/msm_tspp@8880000";
		turing_etm0_out_funnel_turing = "/soc/turing_etm0/port/endpoint";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		ufs_dev_reset_assert = "/soc/pinctrl@f000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@f000000/ufs_dev_reset_deassert";
		ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		usb0 = "/soc/ssusb@a600000";
		usb1 = "/soc/ssusb@a800000";
		usb2_id_det_default = "/soc/pinctrl@f000000/usb2_id_det_default";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb2_phy1 = "/soc/hsphy@88e4000";
		usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		usb30_sec_gdsc = "/soc/qcom,gdsc@110004";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		vendor = "/vendor";
		video_trip0 = "/soc/thermal-zones/video-step/trips/video-trip0";
		voice = "/soc/qcom,msm-pcm-voice";
		voice_mhi_audio = "/soc/qcom,msm-audio-apr/qcom,voice-mhi-audio";
		voip = "/soc/qcom,msm-voip-dsp";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		wdog = "/soc/qcom,wdt@17c10000";
		wil6210 = "/soc/qcom,wil6210";
		wil6210_pci = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci";
		wil6210_pci_iommu_group = "/soc/qcom,pcie@1c08000/pcie1_rp/wil6210_pci/wil6210_pci_iommu_group";
		wil6210_refclk_en_pin = "/soc/pinctrl@f000000/wil6210_refclk_en_pin";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_region@80700000";
		xo_board = "/soc/clocks/xo-board";
	};

	aliases {
		mhi-netdev0 = "/soc/qcom,pcie@1c10000/pcie2_rp/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		pci-domain2 = "/soc/qcom,pcie@1c10000";
		phandle = <0x335>;
		sdhc2 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@988000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		ufshc1 = "/soc/ufshc@1d84000";
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 cgroup.memory=nokmem";
	};

	cpu-pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x1 0x7 0x4>;
		phandle = <0x346>;
		qcom,irq-is-percpu;
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xd>;
				};

				core1 {
					cpu = <0xe>;
				};

				core2 {
					cpu = <0xf>;
				};

				core3 {
					cpu = <0x10>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x14>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x3>;
			phandle = <0xd>;
			qcom,freq-domain = <0x4 0x0 0x4>;
			reg = <0x0 0x0>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x337>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x336>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x5>;
				phandle = <0x3>;

				l3-cache {
					cache-level = <0x3>;
					compatible = "arm,arch-cache";
					phandle = <0x5>;
				};
			};
		};

		cpu@100 {
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x6>;
			phandle = <0xe>;
			qcom,freq-domain = <0x4 0x0 0x4>;
			reg = <0x0 0x100>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x339>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x338>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x5>;
				phandle = <0x6>;
			};
		};

		cpu@200 {
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x7>;
			phandle = <0xf>;
			qcom,freq-domain = <0x4 0x0 0x4>;
			reg = <0x0 0x200>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x33b>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x33a>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x5>;
				phandle = <0x7>;
			};
		};

		cpu@300 {
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x8>;
			phandle = <0x10>;
			qcom,freq-domain = <0x4 0x0 0x4>;
			reg = <0x0 0x300>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x33d>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x33c>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x5>;
				phandle = <0x8>;
			};
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x766>;
			compatible = "qcom,kryo";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x215>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x11>;
			qcom,freq-domain = <0x4 0x1 0x4>;
			reg = <0x0 0x400>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x33f>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x33e>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x5>;
				phandle = <0x9>;
			};
		};

		cpu@500 {
			capacity-dmips-mhz = <0x766>;
			compatible = "qcom,kryo";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x215>;
			enable-method = "psci";
			next-level-cache = <0xa>;
			phandle = <0x12>;
			qcom,freq-domain = <0x4 0x1 0x4>;
			reg = <0x0 0x500>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x341>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x340>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x5>;
				phandle = <0xa>;
			};
		};

		cpu@600 {
			capacity-dmips-mhz = <0x766>;
			compatible = "qcom,kryo";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x215>;
			enable-method = "psci";
			next-level-cache = <0xb>;
			phandle = <0x13>;
			qcom,freq-domain = <0x4 0x1 0x4>;
			reg = <0x0 0x600>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x343>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x342>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x5>;
				phandle = <0xb>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x766>;
			compatible = "qcom,kryo";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x282>;
			enable-method = "psci";
			next-level-cache = <0xc>;
			phandle = <0x14>;
			qcom,freq-domain = <0x4 0x2 0x4>;
			reg = <0x0 0x700>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x345>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x344>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x5>;
				phandle = <0xc>;
			};
		};
	};

	firmware {
		phandle = <0x616>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";
				phandle = <0x618>;

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
				phandle = <0x617>;
			};
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		granule = <0x200>;
		mboxes = <0x2 0x0>;
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000 0x2 0xc0000000 0x1 0x40000000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x619>;
		ranges;

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x9f>;
			reusable;
			size = <0x0 0xc00000>;
		};

		cdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x32f>;
			reusable;
			size = <0x0 0x400000>;
		};

		cdsp_secure_heap@8bf00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x163>;
			reg = <0x0 0x8bf00000 0x0 0x4600000>;
		};

		cnss_wlan_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x16c>;
			reusable;
			size = <0x0 0x1c00000>;
		};

		cont_splash_region@9c000000 {
			label = "cont_splash_region";
			phandle = <0x620>;
			reg = <0x0 0x9c000000 0x0 0x2300000>;
		};

		dfps_data_region@9e300000 {
			label = "dfps_data_region";
			phandle = <0x24d>;
			reg = <0x0 0x9e300000 0x0 0x100000>;
		};

		disp_rdump_region@9c000000 {
			label = "disp_rdump_region";
			phandle = <0x621>;
			reg = <0x0 0x9c000000 0x0 0x800000>;
		};

		hyp_region@80000000 {
			no-map;
			phandle = <0x61a>;
			reg = <0x0 0x80000000 0x0 0x600000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2000000>;
		};

		mailbox_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x32b>;
			size = <0x0 0x20000>;
		};

		mem_dump_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xa0>;
			reusable;
			size = <0x0 0x2800000>;
		};

		pil_adsp_region@8a100000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x92>;
			reg = <0x0 0x8a100000 0x0 0x1d00000>;
		};

		pil_camera_region@86200000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x25b>;
			reg = <0x0 0x86200000 0x0 0x500000>;
		};

		pil_cdsp_region@87800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x95>;
			reg = <0x0 0x87800000 0x0 0x1400000>;
		};

		pil_cvp_region@87300000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x9a>;
			reg = <0x0 0x87300000 0x0 0x500000>;
		};

		pil_gpu_region@8681a000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x61f>;
			reg = <0x0 0x8681a000 0x0 0x2000>;
		};

		pil_ipa_fw_region@86800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x87>;
			reg = <0x0 0x86800000 0x0 0x10000>;
		};

		pil_ipa_gsi_region@86810000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x86>;
			reg = <0x0 0x86810000 0x0 0xa000>;
		};

		pil_npu_region@86900000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x9b>;
			reg = <0x0 0x86900000 0x0 0x500000>;
		};

		pil_slpi_region@88c00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xa1>;
			reg = <0x0 0x88c00000 0x0 0x1500000>;
		};

		pil_spss_region@8be00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x85>;
			reg = <0x0 0x8be00000 0x0 0x100000>;
		};

		pil_video_region@86e00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x99>;
			reg = <0x0 0x86e00000 0x0 0x500000>;
		};

		pil_wlan_fw_region@86700000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x61e>;
			reg = <0x0 0x86700000 0x0 0x100000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x5f>;
			reusable;
			size = <0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x160>;
			reusable;
			size = <0x0 0x1000000>;
		};

		removed_region@80b00000 {
			no-map;
			phandle = <0x61d>;
			reg = <0x0 0x80b00000 0x0 0x5300000>;
		};

		reserved-memory@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			phandle = <0x61c>;
			reg = <0x0 0x80860000 0x0 0x20000>;
		};

		sdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x15e>;
			reusable;
			size = <0x0 0x800000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x162>;
			reusable;
			size = <0x0 0xd800000>;
		};

		smem_region@80900000 {
			no-map;
			phandle = <0x81>;
			reg = <0x0 0x80900000 0x0 0x200000>;
		};

		sp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x161>;
			reusable;
			size = <0x0 0x1000000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x15f>;
			reusable;
			size = <0x0 0x1000000>;
		};

		xbl_aop_region@80700000 {
			no-map;
			phandle = <0x61b>;
			reg = <0x0 0x80603000 0x0 0x25d000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x347>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			phandle = <0x3a8>;
			reg = <0x16e0000 0x1f180 0x1700000 0x3d180 0x1500000 0x28000 0x90c0000 0x4200 0x9100000 0xae200 0x9100000 0xae200 0x1740000 0x1f080 0x1620000 0x1c200 0x1620000 0x40000 0x1700000 0x3d180 0x9990000 0x1600>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "mc_virt-base", "gem_noc-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "compute_noc-base", "npu_noc-base";

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				phandle = <0x147>;
				qcom,bcm-dev;
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xb4>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				phandle = <0x159>;
				qcom,bcm-dev;
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xb5>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				phandle = <0x12a>;
				qcom,bcm-dev;
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xb4>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				phandle = <0x3a9>;
				qcom,bcm-dev;
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xb5>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				phandle = <0xbf>;
				qcom,bcm-dev;
				qcom,bcm-name = "CE0";
				qcom,rscs = <0xb4>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				phandle = <0xf6>;
				qcom,bcm-dev;
				qcom,bcm-name = "CN0";
				qcom,rscs = <0xb4>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				phandle = <0x138>;
				qcom,bcm-dev;
				qcom,bcm-name = "CO0";
				qcom,rscs = <0xb4>;
			};

			bcm-co2 {
				cell-id = <0x1b83>;
				label = "CO2";
				phandle = <0xc3>;
				qcom,bcm-dev;
				qcom,bcm-name = "CO2";
				qcom,rscs = <0xb4>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				phandle = <0x145>;
				qcom,bcm-dev;
				qcom,bcm-name = "IP0";
				qcom,rscs = <0xb4>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				phandle = <0x146>;
				qcom,bcm-dev;
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xb4>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				phandle = <0x158>;
				qcom,bcm-dev;
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xb5>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				phandle = <0x149>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xb4>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				phandle = <0x15b>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xb5>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				phandle = <0x10c>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xb4>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				phandle = <0x131>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xb5>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				phandle = <0x14b>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xb4>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				phandle = <0x15d>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xb5>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				phandle = <0x10e>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM3";
				qcom,rscs = <0xb4>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				phandle = <0xba>;
				qcom,bcm-dev;
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0xb4>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				phandle = <0x143>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xb4>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				phandle = <0x157>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xb5>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				phandle = <0xfe>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH2";
				qcom,rscs = <0xb4>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				phandle = <0x104>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH3";
				qcom,rscs = <0xb4>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				phandle = <0x100>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH4";
				qcom,rscs = <0xb4>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				phandle = <0x150>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN0";
				qcom,rscs = <0xb4>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				phandle = <0x151>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN1";
				qcom,rscs = <0xb4>;
			};

			bcm-sn11 {
				cell-id = <0x1b75>;
				label = "SN11";
				phandle = <0x124>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN11";
				qcom,rscs = <0xb4>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				phandle = <0x135>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN12";
				qcom,rscs = <0xb4>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				phandle = <0x14e>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN2";
				qcom,rscs = <0xb4>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				phandle = <0x152>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN3";
				qcom,rscs = <0xb4>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				phandle = <0x155>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN4";
				qcom,rscs = <0xb4>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				phandle = <0x154>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN5";
				qcom,rscs = <0xb4>;
			};

			bcm-sn6 {
				cell-id = <0x1b70>;
				label = "SN6";
				phandle = <0x153>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN6";
				qcom,rscs = <0xb4>;
			};

			bcm-sn7 {
				cell-id = <0x1b71>;
				label = "SN7";
				phandle = <0x11d>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN7";
				qcom,rscs = <0xb4>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				phandle = <0x11e>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN8";
				qcom,rscs = <0xb4>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				phandle = <0x128>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN9";
				qcom,rscs = <0xb4>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				clocks;
				label = "fab-aggre1_noc";
				phandle = <0xb7>;
				qcom,base-name = "aggre1_noc-base";
				qcom,base-offset = <0x2000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				clocks;
				label = "fab-aggre2_noc";
				phandle = <0xbd>;
				qcom,base-name = "aggre2_noc-base";
				qcom,base-offset = <0x3000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				clocks;
				label = "fab-compute_noc";
				phandle = <0xc2>;
				qcom,base-name = "compute_noc-base";
				qcom,base-offset = <0x33000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x800>;
				qcom,sbm-offset = <0x0>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				clocks;
				label = "fab-config_noc";
				phandle = <0xf5>;
				qcom,base-name = "config_noc-base";
				qcom,base-offset = <0x0>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x6000>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				clocks;
				label = "fab-dc_noc";
				phandle = <0xfb>;
				qcom,base-name = "dc_noc-base";
				qcom,base-offset = <0x0>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				clocks;
				label = "fab-gem_noc";
				phandle = <0xfd>;
				qcom,base-name = "gem_noc-base";
				qcom,base-offset = <0x21000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				clocks;
				label = "fab-gem_noc_display";
				phandle = <0x12c>;
				qcom,base-name = "gem_noc-base";
				qcom,base-offset = <0x21000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				clocks;
				label = "fab-ipa_virt";
				phandle = <0x106>;
				qcom,base-name = "ipa_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				clocks;
				label = "fab-mc_virt";
				phandle = <0x108>;
				qcom,base-name = "mc_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				clocks;
				label = "fab-mc_virt_display";
				phandle = <0x12e>;
				qcom,base-name = "mc_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				clocks;
				label = "fab-mmss_noc";
				phandle = <0x10a>;
				qcom,base-name = "mmss_noc-base";
				qcom,base-offset = <0xa000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x800>;
				qcom,sbm-offset = <0x0>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				clocks;
				label = "fab-mmss_noc_display";
				phandle = <0x130>;
				qcom,base-name = "mmss_noc-base";
				qcom,base-offset = <0xa000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x800>;
				qcom,sbm-offset = <0x0>;
			};

			fab-npu_noc {
				cell-id = <0x180d>;
				clocks;
				label = "fab-npu_noc";
				phandle = <0x110>;
				qcom,base-name = "npu_noc-base";
				qcom,base-offset = <0x0>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				clocks;
				label = "fab-system_noc";
				phandle = <0x11b>;
				qcom,base-name = "system_noc-base";
				qcom,base-offset = <0x12000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				phandle = <0x3d0>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x12a>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x1>;
			};

			mas-alm-gpu-tcu {
				cell-id = <0x9b>;
				label = "mas-alm-gpu-tcu";
				phandle = <0x3be>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0xfe>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xfc 0xf8>;
				qcom,prio = <0x1>;
				qcom,qport = <0x7f>;
			};

			mas-alm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-alm-sys-tcu";
				phandle = <0x3bf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0xfe>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xfc 0xf8>;
				qcom,prio = <0x6>;
				qcom,qport = <0x80>;
			};

			mas-amm-npu-sys {
				cell-id = <0xac>;
				label = "mas-amm-npu-sys";
				phandle = <0x3cc>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10f>;
			};

			mas-amm-npu-sys-cdp-w {
				cell-id = <0xad>;
				label = "mas-amm-npu-sys-cdp-w";
				phandle = <0x3cd>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x10f>;
			};

			mas-chm-apps {
				cell-id = <0x1>;
				label = "mas-chm-apps";
				phandle = <0x3c0>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x100>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfc 0xf8 0xff>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				phandle = <0x3c2>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x106>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x105>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				phandle = <0x142>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x107>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				phandle = <0x156>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x12e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x12d>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				phandle = <0x139>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xb6>;
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				phandle = <0x13a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xbc>;
			};

			mas-qhm-cfg {
				cell-id = <0xae>;
				label = "mas-qhm-cfg";
				phandle = <0x13d>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				phandle = <0x13b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xf9 0xfa>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				phandle = <0x140>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x101 0x102 0x103>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				phandle = <0x13c>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x109>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				phandle = <0x3b3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xbe>;
				qcom,prio = <0x2>;
				qcom,qport = <0xb>;
			};

			mas-qhm-qspi {
				cell-id = <0xa5>;
				label = "mas-qhm-qspi";
				phandle = <0x3aa>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xb8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x7>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup0";
				phandle = <0x3b4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0xba>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xbe>;
				qcom,prio = <0x2>;
				qcom,qport = <0xc>;
			};

			mas-qhm-qup1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup1";
				phandle = <0x3ab>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0xba>;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xb8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x5>;
			};

			mas-qhm-qup2 {
				cell-id = <0x99>;
				label = "mas-qhm-qup2";
				phandle = <0x3ac>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0xba>;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xb8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x6>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				phandle = <0x13e>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x11a>;
			};

			mas-qhm-tsif {
				cell-id = <0x52>;
				label = "mas-qhm-tsif";
				phandle = <0x3ad>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xb8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x8>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				phandle = <0x133>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x11d>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x11c>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				phandle = <0x136>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x11e>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x11c>;
			};

			mas-qnm-camnoc-hf {
				cell-id = <0xaa>;
				label = "mas-qnm-camnoc-hf";
				phandle = <0x3c3>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bcms = <0x10c>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10b>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x4 0x5>;
			};

			mas-qnm-camnoc-icp {
				cell-id = <0xab>;
				label = "mas-qnm-camnoc-icp";
				phandle = <0x3c4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x10d>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x5>;
				qcom,qport = <0x2>;
			};

			mas-qnm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qnm-camnoc-sf";
				phandle = <0x3c5>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10d>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x0 0x1>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				phandle = <0x137>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bcms = <0x104>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfc 0xf8>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x0 0x40>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				phandle = <0x13f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbe>;
				qcom,forwarding;
				qcom,prio = <0x2>;
				qcom,qport = <0x0>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				phandle = <0x141>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x124>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x11f 0x120 0x121 0xb9 0x122 0x123>;
			};

			mas-qnm-gemnoc-pcie {
				cell-id = <0x9f>;
				label = "mas-qnm-gemnoc-pcie";
				phandle = <0x144>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x128>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x125 0x126 0x127>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				phandle = <0x3c1>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfc 0xf8>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x1 0x41>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				phandle = <0x148>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfc>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x2 0x42>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				phandle = <0x15a>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x12b>;
				qcom,qport = <0x2 0x42>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				phandle = <0x14a>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfc 0xf8>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x3 0x43>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				phandle = <0x15c>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x12b>;
				qcom,qport = <0x3 0x43>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				phandle = <0x3bc>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bcms = <0xc3>;
				qcom,bus-dev = <0xc2>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xc1>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x6 0x7>;
			};

			mas-qnm-pcie {
				cell-id = <0xaf>;
				label = "mas-qnm-pcie";
				phandle = <0x134>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xfc 0xf8>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x81>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				phandle = <0x14c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				phandle = <0x14d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xfc>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x82>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				phandle = <0x14f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xfc 0xf8 0xff>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x83>;
			};

			mas-qnm-video-cvp {
				cell-id = <0x8a>;
				label = "mas-qnm-video-cvp";
				phandle = <0x3c8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10d>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0xe>;
			};

			mas-qnm-video0 {
				cell-id = <0x3f>;
				label = "mas-qnm-video0";
				phandle = <0x3c6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10d>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0xc>;
			};

			mas-qnm-video1 {
				cell-id = <0x40>;
				label = "mas-qnm-video1";
				phandle = <0x3c7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10e>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10d>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0xd>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				phandle = <0x3b5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0xbf>;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbe>;
				qcom,forwarding;
				qcom,prio = <0x2>;
				qcom,qport = <0x1>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				phandle = <0x3b6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbe>;
				qcom,defer-init-qos;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				phandle = <0x3c9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10c>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10b>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x6>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				phandle = <0x3d1>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x131>;
				qcom,bus-dev = <0x130>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x12f>;
				qcom,qport = <0x6>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				phandle = <0x3ca>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10c>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10b>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x8>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				phandle = <0x3d2>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x131>;
				qcom,bus-dev = <0x130>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x12f>;
				qcom,qport = <0x8>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				phandle = <0x3ce>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x129>;
				qcom,forwarding;
				qcom,prio = <0x2>;
				qcom,qport = <0x0>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				phandle = <0x3cb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x10d>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0xa>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				phandle = <0x3d3>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x130>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x132>;
				qcom,qport = <0xa>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				phandle = <0x3cf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x129>;
				qcom,forwarding;
				qcom,prio = <0x2>;
				qcom,qport = <0x1>;
			};

			mas-xm-pcie3-0 {
				cell-id = <0x2d>;
				label = "mas-xm-pcie3-0";
				phandle = <0x3b7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc0>;
				qcom,prio = <0x2>;
				qcom,qport = <0x8>;
			};

			mas-xm-pcie3-1 {
				cell-id = <0x64>;
				label = "mas-xm-pcie3-1";
				phandle = <0x3b8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc0>;
				qcom,prio = <0x2>;
				qcom,qport = <0x9>;
			};

			mas-xm-pcie3-modem {
				cell-id = <0x6c>;
				label = "mas-xm-pcie3-modem";
				phandle = <0x3ae>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbb>;
				qcom,prio = <0x2>;
				qcom,qport = <0x4>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				phandle = <0x3bd>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,blacklist = <0xf8>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xf7 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				phandle = <0x3b9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbe>;
				qcom,prio = <0x2>;
				qcom,qport = <0x7>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				phandle = <0x3ba>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbe>;
				qcom,prio = <0x2>;
				qcom,qport = <0x3>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				phandle = <0x3af>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xb8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2>;
			};

			mas-xm-ufs-card {
				cell-id = <0x7a>;
				label = "mas-xm-ufs-card";
				phandle = <0x3bb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbe>;
				qcom,prio = <0x2>;
				qcom,qport = <0x4>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				phandle = <0x3b0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0xb9>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xb8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x3>;

				qcom,node-qos-clks {
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
					clocks = <0x16 0x6>;
				};
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				phandle = <0x3b1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xb8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x0>;

				qcom,node-qos-clks {
					clock-names = "clk-usb3-prim-axi-no-rate";
					clocks = <0x16 0x8>;
				};
			};

			mas-xm-usb3-1 {
				cell-id = <0x65>;
				label = "mas-xm-usb3-1";
				phandle = <0x3b2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xb8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x1>;

				qcom,node-qos-clks {
					clock-names = "clk-usb3-sec-axi-no-rate";
					clocks = <0x16 0x9>;
				};
			};

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				phandle = <0xb4>;
				qcom,req_state = <0x2>;
				qcom,rsc-dev;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				phandle = <0xb5>;
				qcom,req_state = <0x2>;
				qcom,rsc-dev;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0x107>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x146 0x147>;
				qcom,bus-dev = <0x108>;
				qcom,buswidth = <0x4>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				phandle = <0x12d>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x158 0x159>;
				qcom,bus-dev = <0x12e>;
				qcom,buswidth = <0x4>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				phandle = <0x105>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x145>;
				qcom,bus-dev = <0x106>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				phandle = <0xe9>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x139>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				phandle = <0xd1>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x13a>;
			};

			slv-qhs-ahb2phy0 {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy0";
				phandle = <0xdc>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ahb2phy1 {
				cell-id = <0x327>;
				label = "slv-qhs-ahb2phy1";
				phandle = <0xdd>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				phandle = <0xea>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				phandle = <0x121>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-cal-dp0 {
				cell-id = <0x32b>;
				label = "slv-qhs-cal-dp0";
				phandle = <0x117>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cal-dp1 {
				cell-id = <0x32c>;
				label = "slv-qhs-cal-dp1";
				phandle = <0x118>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				mmcx-supply = <0x68>;
				node-reg-names = "mmcx";
				phandle = <0xc5>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,disable-ports = <0x0 0x1 0x2>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				phandle = <0xf4>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-compute-dsp {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp";
				phandle = <0xc4>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cp {
				cell-id = <0x32d>;
				label = "slv-qhs-cp";
				phandle = <0x115>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				phandle = <0xe8>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-mmcx {
				cell-id = <0x30c>;
				label = "slv-qhs-cpr-mmcx";
				phandle = <0xda>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				phandle = <0xf0>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				phandle = <0xee>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cx-rdpm {
				cell-id = <0x328>;
				label = "slv-qhs-cx-rdpm";
				phandle = <0xcf>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-qhs-dcc-cfg";
				phandle = <0xd6>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				phandle = <0xd7>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x13b>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				mmcx-supply = <0x68>;
				node-reg-names = "mmcx";
				phandle = <0xd3>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,disable-ports = <0x3 0x4>;
			};

			slv-qhs-dma-bwmon {
				cell-id = <0x32e>;
				label = "slv-qhs-dma-bwmon";
				phandle = <0x114>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-dpm {
				cell-id = <0x32f>;
				label = "slv-qhs-dpm";
				phandle = <0x119>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				phandle = <0xde>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				phandle = <0xe2>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				phandle = <0xe1>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ipc-router {
				cell-id = <0x329>;
				label = "slv-qhs-ipc-router";
				phandle = <0xd8>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-isense {
				cell-id = <0x330>;
				label = "slv-qhs-isense";
				phandle = <0x112>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				phandle = <0xfa>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-llm {
				cell-id = <0x331>;
				label = "slv-qhs-llm";
				phandle = <0x113>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-lpass-cfg {
				cell-id = <0x20a>;
				label = "slv-qhs-lpass-cfg";
				phandle = <0xe7>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-memnoc {
				cell-id = <0x314>;
				label = "slv-qhs-memnoc";
				phandle = <0xf9>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x140>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				phandle = <0xcb>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x13c>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				phandle = <0xdb>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x13d>;
			};

			slv-qhs-pcie-modem-cfg {
				cell-id = <0x2ac>;
				label = "slv-qhs-pcie-modem-cfg";
				phandle = <0xd4>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pcie0-cfg {
				cell-id = <0x29b>;
				label = "slv-qhs-pcie0-cfg";
				phandle = <0xd9>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pcie1-cfg {
				cell-id = <0x29c>;
				label = "slv-qhs-pcie1-cfg";
				phandle = <0xd0>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				phandle = <0xce>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				phandle = <0xef>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				phandle = <0xeb>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				phandle = <0xd2>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qspi {
				cell-id = <0x31b>;
				label = "slv-qhs-qspi";
				phandle = <0xed>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				phandle = <0xf1>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qup1 {
				cell-id = <0x312>;
				label = "slv-qhs-qup1";
				phandle = <0xf2>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qup2 {
				cell-id = <0x311>;
				label = "slv-qhs-qup2";
				phandle = <0xf3>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				phandle = <0xca>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				phandle = <0xc8>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				phandle = <0xcd>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x13e>;
			};

			slv-qhs-tcm {
				cell-id = <0x332>;
				label = "slv-qhs-tcm";
				phandle = <0x116>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				phandle = <0xd5>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm0 {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm0";
				phandle = <0xc7>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm1 {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm1";
				phandle = <0xc6>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm2 {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm2";
				phandle = <0xc9>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tsif {
				cell-id = <0x23f>;
				label = "slv-qhs-tsif";
				phandle = <0xe0>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ufs-card-cfg {
				cell-id = <0x2f4>;
				label = "slv-qhs-ufs-card-cfg";
				phandle = <0xe5>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				phandle = <0xcc>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				phandle = <0xe3>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-usb3-1 {
				cell-id = <0x2ef>;
				label = "slv-qhs-usb3-1";
				phandle = <0xe6>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				mmcx-supply = <0x68>;
				node-reg-names = "mmcx";
				phandle = <0xdf>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
				qcom,disable-ports = <0x5 0x6 0x7>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				phandle = <0xec>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				phandle = <0xb8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x133>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				phandle = <0xbe>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x136>;
			};

			slv-qns-cdsp-mem-noc {
				cell-id = <0x2756>;
				label = "slv-qns-cdsp-mem-noc";
				phandle = <0xc1>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x138>;
				qcom,bus-dev = <0xc2>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x137>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				phandle = <0xb9>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x14c>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				phandle = <0xf7>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x13f>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				phandle = <0xf8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x141>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				phandle = <0x129>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14e>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x14d>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				phandle = <0x11c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x150>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x14f>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				phandle = <0xfc>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x143>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x142>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				phandle = <0x12b>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x157>;
				qcom,bus-dev = <0x12c>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x156>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				phandle = <0x10b>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x149>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x148>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				phandle = <0x12f>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x15b>;
				qcom,bus-dev = <0x130>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x15a>;
			};

			slv-qns-mem-noc-sf {
				cell-id = <0x304>;
				label = "slv-qns-mem-noc-sf";
				phandle = <0x10d>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x14b>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x14a>;
			};

			slv-qns-mem-noc-sf_display {
				cell-id = <0x5022>;
				label = "slv-qns-mem-noc-sf_display";
				phandle = <0x132>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x15d>;
				qcom,bus-dev = <0x130>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x15c>;
			};

			slv-qns-npu-sys {
				cell-id = <0x333>;
				label = "slv-qns-npu-sys";
				phandle = <0x10f>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x20>;
			};

			slv-qns-pcie-mem-noc {
				cell-id = <0x2755>;
				label = "slv-qns-pcie-mem-noc";
				phandle = <0xc0>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x135>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x134>;
			};

			slv-qns-pcie-modem-mem-noc {
				cell-id = <0x326>;
				label = "slv-qns-pcie-modem-mem-noc";
				phandle = <0xbb>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x135>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x134>;
			};

			slv-qns-sys-pcie {
				cell-id = <0x324>;
				label = "slv-qns-sys-pcie";
				phandle = <0xff>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x144>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				phandle = <0x120>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x151>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				phandle = <0x11f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x152>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				phandle = <0xb6>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xb7>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				phandle = <0xbc>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xbd>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0xe4>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0xf6>;
				qcom,bus-dev = <0xf5>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-even-gemnoc {
				cell-id = <0x320>;
				label = "slv-srvc-even-gemnoc";
				phandle = <0x102>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				phandle = <0x109>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10a>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-noc {
				cell-id = <0x334>;
				label = "slv-srvc-noc";
				phandle = <0x111>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x110>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-odd-gemnoc {
				cell-id = <0x32a>;
				label = "slv-srvc-odd-gemnoc";
				phandle = <0x101>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0x11a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-sys-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-sys-gemnoc";
				phandle = <0x103>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xfd>;
				qcom,buswidth = <0x4>;
			};

			slv-xs-pcie-0 {
				cell-id = <0x299>;
				label = "slv-xs-pcie-0";
				phandle = <0x126>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x153>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
			};

			slv-xs-pcie-1 {
				cell-id = <0x29a>;
				label = "slv-xs-pcie-1";
				phandle = <0x127>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x153>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
			};

			slv-xs-pcie-modem {
				cell-id = <0x2ca>;
				label = "slv-xs-pcie-modem";
				phandle = <0x125>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x154>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				phandle = <0x123>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x155>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x4>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				phandle = <0x122>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x11b>;
				qcom,buswidth = <0x8>;
			};
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mbox-names = "aop";
			mboxes = <0x2 0x0>;
		};

		apps-smmu@15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0x40 0x4 0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x19c 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x1a5 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4 0x0 0x2b5 0x4 0x0 0x2b6 0x4 0x0 0x2b7 0x4 0x0 0x2b8 0x4 0x0 0x2b9 0x4 0x0 0x2c3 0x4>;
			phandle = <0x47>;
			qcom,actlr = <0x800 0x3ff 0x103 0xc00 0x3ff 0x103 0x2000 0x3ff 0x103 0x2400 0x3ff 0x103 0x1081 0x400 0x103 0x1082 0x400 0x103 0x1085 0x400 0x103 0x10a1 0x400 0x103 0x10a2 0x400 0x103 0x10a5 0x400 0x103>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";

			adsp_tbu@1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3ea>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x1800 0x400>;
				reg = <0x1519d000 0x1000 0x15182230 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_1_pcie_tbu@151a1000 {
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				clocks = <0x16 0x3>;
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3eb>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x1c00 0x400>;
				reg = <0x151a1000 0x1000 0x15182238 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_1_tbu@15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3e4>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x15185000 0x1000 0x15182200 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_2_tbu@15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3e5>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x15189000 0x1000 0x15182208 0x8>;
				reg-names = "base", "status-reg";
			};

			compute_dsp_0_tbu@15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3e9>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x3e8>;
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x15199000 0x1000 0x15182228 0x8>;
				reg-names = "base", "status-reg";
			};

			compute_dsp_1_tbu@15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3e8>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x3e8>;
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x15195000 0x1000 0x15182220 0x8>;
				reg-names = "base", "status-reg";
			};

			mnoc_hf_0_tbu@1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3e6>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x1518d000 0x1000 0x15182210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x17c>;
			};

			mnoc_hf_1_tbu@15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3e7>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x15191000 0x1000 0x15182218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x17d>;
			};

			mnoc_sf_0_tbu@151a5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3ec>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x2000 0x400>;
				reg = <0x151a5000 0x1000 0x15182240 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x17e>;
			};

			mnoc_sf_1_tbu@151a9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3ed>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_sf_1_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x2400 0x400>;
				reg = <0x151a9000 0x1000 0x15182248 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x17f>;
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x47 0x23 0x0>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x47 0x21 0x0>;
			qcom,iommu-dma = "disabled";
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					phandle = <0x197>;
					remote-endpoint = <0x234>;
				};
			};
		};

		cache-controller@9200000 {
			cap-based-alloc-and-pwr-collapse;
			compatible = "qcom,llcc-v2";
			reg = <0x9200000 0x1d0000 0x9600000 0x50000>;
			reg-names = "llcc_base", "llcc_broadcast_base";
		};

		cam_ven,cam-sbi {
			arch-compat = "sbi";
			compat-hw-name = "cam_ven,cam-sbi";
			compatible = "qcom,sbi";
			num-sbi = <0x1>;
			status = "ok";
		};

		clocks {

			sleep-clk {
				#clock-cells = <0x1>;
				clock-frequency = <0x7d00>;
				clock-output-names = "chip_sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x36f>;
			};

			xo-board {
				#clock-cells = <0x0>;
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x36e>;
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x1a1>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@6b0c000 {
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x192>;
			qcom,blk-size = <0x1>;
			qcom,timestamp-support;
			reg = <0x6b0c000 0x1000>;
			reg-names = "csr-base";
		};

		cti@6010000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0x1a0>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6011000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x519>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6012000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x51a>;
			pinctrl-0 = <0x232>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x4>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6013000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x51b>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6014000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x51c>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6015000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x51d>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6016000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x51e>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6017000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x51f>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6018000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x520>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6019000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x521>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x522>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x523>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x524>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x525>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x526>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601f000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x527>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6831000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-iris_dl_cti";
			phandle = <0x532>;
			reg = <0x6831000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6845000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_dl_cti";
			phandle = <0x533>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6961000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			clocks = <0x48 0x0 0x6d 0x9 0x16 0x16 0x16 0x26 0x6d 0x3 0x6d 0x0 0x1ad 0x3>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			phandle = <0x531>;
			qcom,proxy-clks = "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			qcom,proxy-regs = "vddcx", "vdd";
			reg = <0x6961000 0x1000>;
			reg-names = "cti-base";
			regulator-names = "vddcx", "vdd";
			status = "disabled";
			vdd-supply = <0x1ae>;
			vddcx-supply = <0x17b>;
		};

		cti@6962000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			clocks = <0x48 0x0 0x6d 0x9 0x16 0x16 0x16 0x26 0x6d 0x3 0x6d 0x0 0x1ad 0x3>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			phandle = <0x530>;
			qcom,proxy-clks = "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			qcom,proxy-regs = "vddcx", "vdd";
			reg = <0x6962000 0x1000>;
			reg-names = "cti-base";
			regulator-names = "vddcx", "vdd";
			status = "disabled";
			vdd-supply = <0x1ae>;
			vddcx-supply = <0x17b>;
		};

		cti@6982000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing_dl_cti";
			phandle = <0x541>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
		};

		cti@698b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing_q6_cti";
			phandle = <0x542>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b00000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti0";
			phandle = <0x190>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b01000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti1";
			phandle = <0x53f>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti2";
			phandle = <0x540>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b03000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti3";
			phandle = <0x191>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b21000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			phandle = <0x534>;
			reg = <0x6b21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6b2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_q6_cti";
			phandle = <0x535>;
			reg = <0x6b2b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6b40000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ssc_cortex_m3";
			phandle = <0x53b>;
			reg = <0x6b40000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6b41000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ssc_cti1";
			phandle = <0x53d>;
			reg = <0x6b41000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6b4b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ssc_cti0_q6";
			phandle = <0x53c>;
			reg = <0x6b4b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6b4e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ssc_cti_noc";
			phandle = <0x53e>;
			reg = <0x6b4e000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6c09000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti0";
			phandle = <0x514>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c0a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti1";
			phandle = <0x515>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c13000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-sierra_a6_cti";
			phandle = <0x53a>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6c2a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti0";
			phandle = <0x516>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti1";
			phandle = <0x517>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct_cti2";
			phandle = <0x518>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c38000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-compute_dl_cti";
			phandle = <0x543>;
			reg = <0x6c38000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c42000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-npu_dl_cti_0";
			phandle = <0x537>;
			reg = <0x6c42000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c43000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-npu_dl_cti_1";
			phandle = <0x538>;
			reg = <0x6c43000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c4b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-npu_q6_cti";
			phandle = <0x539>;
			reg = <0x6c4b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c61000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mdss_dl_cti";
			phandle = <0x536>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e01000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			phandle = <0x50c>;
			reg = <0x6e01000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			phandle = <0x50d>;
			reg = <0x6e02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e03000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			phandle = <0x50e>;
			reg = <0x6e03000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			phandle = <0x50f>;
			reg = <0x6e0c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			phandle = <0x510>;
			reg = <0x6e0d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e0e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			phandle = <0x511>;
			reg = <0x6e0e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e11000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			phandle = <0x512>;
			reg = <0x6e11000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6e21000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			phandle = <0x513>;
			reg = <0x6e21000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7020000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0xd>;
			phandle = <0x528>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7120000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0xe>;
			phandle = <0x529>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7220000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0xf>;
			phandle = <0x52a>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7320000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x10>;
			phandle = <0x52b>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7420000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x11>;
			phandle = <0x52c>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7520000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x12>;
			phandle = <0x52d>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7620000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x13>;
			phandle = <0x52e>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7720000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x14>;
			phandle = <0x52f>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78e0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x509>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78f0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x50a>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7900000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x50b>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
		};

		dcc_v2@1023000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x1a000>;
			phandle = <0x36b>;
			reg = <0x1023000 0x1000 0x103a000 0x6000>;
			reg-names = "dcc-base", "dcc-ram-base";

			link_list1 {
				qcom,curr-link-list = <0x3>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x18220d14 0x3 0x0 0x0 0x18220d30 0x4 0x0 0x0 0x18220d44 0x4 0x0 0x0 0x18220d58 0x4 0x0 0x0 0x18220fb4 0x3 0x0 0x0 0x18220fd0 0x4 0x0 0x0 0x18220fe4 0x4 0x0 0x0 0x18220ff8 0x4 0x0 0x0 0x18220d04 0x1 0x0 0x0 0x18220d00 0x1 0x0 0x0 0x18000024 0x1 0x0 0x0 0x18000040 0x4 0x0 0x0 0x18010024 0x1 0x0 0x0 0x18010040 0x4 0x0 0x0 0x18020024 0x1 0x0 0x0 0x18020040 0x4 0x0 0x0 0x18030024 0x1 0x0 0x0 0x18030040 0x4 0x0 0x0 0x18040024 0x1 0x0 0x0 0x18040040 0x4 0x0 0x0 0x18050024 0x1 0x0 0x0 0x18050040 0x4 0x0 0x0 0x18060024 0x1 0x0 0x0 0x18060040 0x4 0x0 0x0 0x18070024 0x1 0x0 0x0 0x18070040 0x4 0x0 0x0 0x18080104 0x1 0x0 0x0 0x18080168 0x1 0x0 0x0 0x18080198 0x1 0x0 0x0 0x18080128 0x1 0x0 0x0 0x18080024 0x1 0x0 0x0 0x18080040 0x3 0x0 0x0 0x18200400 0x3 0x0 0x0 0xb201020 0x2 0x0 0x0 0xb204520 0x1 0x0 0x0 0x1800005c 0x1 0x0 0x0 0x1801005c 0x1 0x0 0x0 0x1802005c 0x1 0x0 0x0 0x1803005c 0x1 0x0 0x0 0x1804005c 0x1 0x0 0x0 0x1805005c 0x1 0x0 0x0 0x1806005c 0x1 0x0 0x0 0x1807005c 0x1 0x0 0x0 0x18101908 0x1 0x0 0x0 0x18101c18 0x1 0x0 0x0 0x18390810 0x1 0x0 0x0 0x18390c50 0x1 0x0 0x0 0x18390814 0x1 0x0 0x0 0x18390c54 0x1 0x0 0x0 0x18390818 0x1 0x0 0x0 0x18390c58 0x1 0x0 0x0 0x18393a84 0x2 0x0 0x0 0x18100908 0x1 0x0 0x0 0x18100c18 0x1 0x0 0x0 0x183a0810 0x1 0x0 0x0 0x183a0c50 0x1 0x0 0x0 0x183a0814 0x1 0x0 0x0 0x183a0c54 0x1 0x0 0x0 0x183a0818 0x1 0x0 0x0 0x183a0c58 0x1 0x0 0x0 0x183a3a84 0x2 0x0 0x0 0x18393500 0x1 0x0 0x0 0x18393580 0x1 0x0 0x0 0x183a3500 0x1 0x0 0x0 0x183a3580 0x1 0x0 0x0 0x18282000 0x4 0x0 0x0 0x18282028 0x1 0x0 0x0 0x18282038 0x1 0x0 0x0 0x18282080 0x5 0x0 0x0 0x18286000 0x4 0x0 0x0 0x18286028 0x1 0x0 0x0 0x18286038 0x1 0x0 0x0 0x18286080 0x5 0x0 0x0 0xc201244 0x1 0x0 0x0 0xc202244 0x1 0x0 0x0 0x18300000 0x1 0x0 0x0 0x1829208c 0x1 0x0 0x0 0x18292098 0x1 0x0 0x0 0x18292098 0x1 0x0 0x0 0x1829608c 0x1 0x0 0x0 0x18296098 0x1 0x0 0x0 0x18296098 0x1 0x0 0x0 0x91a9020 0x1 0x0 0x3 0x5 0x1 0x0 0x0 0x9102008 0x1 0x0 0x3 0x2 0x2 0x0 0x0 0x9142008 0x1 0x0 0x3 0x2 0x2 0x0 0x0 0x9102408 0x1 0x0 0x3 0x2 0x2 0x0 0x0 0x9142408 0x1 0x0 0x3 0x2 0x2 0x0 0x0 0x9103808 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x9103810 0x1 0x0 0x0 0x9103814 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9103888 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x9103890 0x1 0x0 0x0 0x9103894 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9143808 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x9143810 0x1 0x0 0x0 0x9143814 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9143888 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x9143890 0x1 0x0 0x0 0x9143894 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9182808 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x9182810 0x1 0x0 0x0 0x9182814 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9182888 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x9182890 0x1 0x0 0x0 0x9182894 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9103008 0x1 0x0 0x0 0x910300c 0x1 0x0 0x1 0x9103028 0x1 0x1 0x2 0x29 0x0 0x0 0x0 0x9103010 0x1 0x0 0x0 0x9103014 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9103408 0x1 0x0 0x0 0x910340c 0x1 0x0 0x1 0x9103428 0x1 0x1 0x2 0x29 0x0 0x0 0x0 0x9103410 0x1 0x0 0x0 0x9103414 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9143008 0x1 0x0 0x0 0x914300c 0x1 0x0 0x1 0x9143028 0x1 0x1 0x2 0x29 0x0 0x0 0x0 0x9143010 0x1 0x0 0x0 0x9143014 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9143408 0x1 0x0 0x0 0x914340c 0x1 0x0 0x1 0x9143428 0x1 0x1 0x2 0x29 0x0 0x0 0x0 0x9143410 0x1 0x0 0x0 0x9143414 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9182008 0x1 0x0 0x0 0x918200c 0x1 0x0 0x1 0x9182028 0x1 0x1 0x2 0xb 0x0 0x0 0x0 0x9182010 0x1 0x0 0x0 0x9182014 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9182408 0x1 0x0 0x0 0x918240c 0x1 0x0 0x1 0x9182428 0x1 0x1 0x2 0xb 0x0 0x0 0x0 0x9182410 0x1 0x0 0x0 0x9182414 0x1 0x0 0x2 0x1 0x0 0x0>;
			};

			link_list2 {
				qcom,curr-link-list = <0x6>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x9050078 0x1 0x0 0x0 0x9050110 0x8 0x0 0x0 0x9080058 0x2 0x0 0x0 0x90800c8 0x1 0x0 0x0 0x90800d4 0x1 0x0 0x0 0x90800e0 0x1 0x0 0x0 0x90800ec 0x1 0x0 0x0 0x90800f8 0x1 0x0 0x0 0x908401c 0x1 0x0 0x0 0x908403c 0x1 0x0 0x0 0x908404c 0x2 0x0 0x0 0x90840d4 0x1 0x0 0x0 0x9084204 0x1 0x0 0x0 0x908420c 0x1 0x0 0x0 0x9084250 0x2 0x0 0x0 0x9084260 0x3 0x0 0x0 0x9084280 0x1 0x0 0x0 0x90ba280 0x1 0x0 0x0 0x90ba288 0x7 0x0 0x0 0x9258610 0x4 0x0 0x0 0x92d8610 0x4 0x0 0x0 0x9358610 0x4 0x0 0x0 0x93d8610 0x4 0x0 0x0 0x9220344 0x8 0x0 0x0 0x9220370 0x6 0x0 0x0 0x9220480 0x1 0x0 0x0 0x9222400 0x1 0x0 0x0 0x922240c 0x1 0x0 0x0 0x9223214 0x2 0x0 0x0 0x9223220 0x3 0x0 0x0 0x9223308 0x1 0x0 0x0 0x9223318 0x1 0x0 0x0 0x9232100 0x1 0x0 0x0 0x9236040 0x6 0x0 0x0 0x92360b0 0x1 0x0 0x0 0x923e030 0x2 0x0 0x0 0x9241000 0x1 0x0 0x0 0x9242028 0x1 0x0 0x0 0x9242044 0x3 0x0 0x0 0x9242070 0x1 0x0 0x0 0x9248030 0x1 0x0 0x0 0x9248048 0x8 0x0 0x0 0x92a0344 0x8 0x0 0x0 0x92a0370 0x6 0x0 0x0 0x92a0480 0x1 0x0 0x0 0x92a2400 0x1 0x0 0x0 0x92a240c 0x1 0x0 0x0 0x92a3214 0x2 0x0 0x0 0x92a3220 0x3 0x0 0x0 0x92a3308 0x1 0x0 0x0 0x92a3318 0x1 0x0 0x0 0x92b2100 0x1 0x0 0x0 0x92b6040 0x6 0x0 0x0 0x92b60b0 0x1 0x0 0x0 0x92be030 0x2 0x0 0x0 0x92c1000 0x1 0x0 0x0 0x92c2028 0x1 0x0 0x0 0x92c2044 0x3 0x0 0x0 0x92c2070 0x1 0x0 0x0 0x92c8030 0x1 0x0 0x0 0x92c8048 0x8 0x0 0x0 0x9320344 0x8 0x0 0x0 0x9320370 0x6 0x0 0x0 0x9320480 0x1 0x0 0x0 0x9322400 0x1 0x0 0x0 0x932240c 0x1 0x0 0x0 0x9323214 0x2 0x0 0x0 0x9323220 0x3 0x0 0x0 0x9323308 0x1 0x0 0x0 0x9323318 0x1 0x0 0x0 0x9332100 0x1 0x0 0x0 0x9336040 0x6 0x0 0x0 0x93360b0 0x1 0x0 0x0 0x933e030 0x2 0x0 0x0 0x9341000 0x1 0x0 0x0 0x9342028 0x1 0x0 0x0 0x9342044 0x3 0x0 0x0 0x9342070 0x1 0x0 0x0 0x9348030 0x1 0x0 0x0 0x9348048 0x8 0x0 0x0 0x93a0344 0x8 0x0 0x0 0x93a0370 0x6 0x0 0x0 0x93a0480 0x1 0x0 0x0 0x93a2400 0x1 0x0 0x0 0x93a240c 0x1 0x0 0x0 0x93a3214 0x2 0x0 0x0 0x93a3220 0x3 0x0 0x0 0x93a3308 0x1 0x0 0x0 0x93a3318 0x1 0x0 0x0 0x93b2100 0x1 0x0 0x0 0x93b6040 0x6 0x0 0x0 0x93b60b0 0x1 0x0 0x0 0x93be030 0x2 0x0 0x0 0x93c1000 0x1 0x0 0x0 0x93c2028 0x1 0x0 0x0 0x93c2044 0x3 0x0 0x0 0x93c2070 0x1 0x0 0x0 0x93c8030 0x1 0x0 0x0 0x93c8048 0x8 0x0 0x0 0x9270080 0x1 0x0 0x0 0x9270400 0x1 0x0 0x0 0x9270410 0x6 0x0 0x0 0x9270430 0x1 0x0 0x0 0x9270440 0x1 0x0 0x0 0x9270448 0x1 0x0 0x0 0x92704a0 0x1 0x0 0x0 0x92704b0 0x1 0x0 0x0 0x92704b8 0x2 0x0 0x0 0x92704d0 0x1 0x0 0x0 0x9271400 0x1 0x0 0x0 0x92753b0 0x1 0x0 0x0 0x9275c1c 0x1 0x0 0x0 0x9275c2c 0x1 0x0 0x0 0x9275c38 0x1 0x0 0x0 0x9276418 0x2 0x0 0x0 0x92f0080 0x1 0x0 0x0 0x92f0400 0x1 0x0 0x0 0x92f0410 0x6 0x0 0x0 0x92f0430 0x1 0x0 0x0 0x92f0440 0x1 0x0 0x0 0x92f0448 0x1 0x0 0x0 0x92f04a0 0x1 0x0 0x0 0x92f04b0 0x1 0x0 0x0 0x92f04b8 0x2 0x0 0x0 0x92f04d0 0x1 0x0 0x0 0x92f1400 0x1 0x0 0x0 0x92f53b0 0x1 0x0 0x0 0x92f5c1c 0x1 0x0 0x0 0x92f5c2c 0x1 0x0 0x0 0x92f5c38 0x1 0x0 0x0 0x92f6418 0x2 0x0 0x0 0x9370080 0x1 0x0 0x0 0x9370400 0x1 0x0 0x0 0x9370410 0x6 0x0 0x0 0x9370430 0x1 0x0 0x0 0x9370440 0x1 0x0 0x0 0x9370448 0x1 0x0 0x0 0x93704a0 0x1 0x0 0x0 0x93704b0 0x1 0x0 0x0 0x93704b8 0x2 0x0 0x0 0x93704d0 0x1 0x0 0x0 0x9371400 0x1 0x0 0x0 0x93753b0 0x1 0x0 0x0 0x9375c1c 0x1 0x0 0x0 0x9375c2c 0x1 0x0 0x0 0x9375c38 0x1 0x0 0x0 0x9376418 0x2 0x0 0x0 0x93f0080 0x1 0x0 0x0 0x93f0400 0x1 0x0 0x0 0x93f0410 0x6 0x0 0x0 0x93f0430 0x1 0x0 0x0 0x93f0440 0x1 0x0 0x0 0x93f0448 0x1 0x0 0x0 0x93f04a0 0x1 0x0 0x0 0x93f04b0 0x1 0x0 0x0 0x93f04b8 0x2 0x0 0x0 0x93f04d0 0x1 0x0 0x0 0x93f1400 0x1 0x0 0x0 0x93f53b0 0x1 0x0 0x0 0x93f5c1c 0x1 0x0 0x0 0x93f5c2c 0x1 0x0 0x0 0x93f5c38 0x1 0x0 0x0 0x93f6418 0x2 0x0 0x0 0x9260080 0x1 0x0 0x0 0x9260400 0x1 0x0 0x0 0x9260410 0x3 0x0 0x0 0x9260420 0x2 0x0 0x0 0x9260430 0x1 0x0 0x0 0x9260440 0x1 0x0 0x0 0x9260448 0x1 0x0 0x0 0x92604a0 0x1 0x0 0x0 0x92604b0 0x1 0x0 0x0 0x92604b8 0x2 0x0 0x0 0x92604d0 0x2 0x0 0x0 0x9261400 0x1 0x0 0x0 0x9263410 0x1 0x0 0x0 0x92653b0 0x1 0x0 0x0 0x9265804 0x1 0x0 0x0 0x9265b1c 0x1 0x0 0x0 0x9265b2c 0x1 0x0 0x0 0x9265b38 0x1 0x0 0x0 0x9269100 0x1 0x0 0x0 0x9269110 0x1 0x0 0x0 0x9269120 0x1 0x0 0x0 0x92e0080 0x1 0x0 0x0 0x92e0400 0x1 0x0 0x0 0x92e0410 0x3 0x0 0x0 0x92e0420 0x2 0x0 0x0 0x92e0430 0x1 0x0 0x0 0x92e0440 0x1 0x0 0x0 0x92e0448 0x1 0x0 0x0 0x92e04a0 0x1 0x0 0x0 0x92e04b0 0x1 0x0 0x0 0x92e04b8 0x2 0x0 0x0 0x92e04d0 0x2 0x0 0x0 0x92e1400 0x1 0x0 0x0 0x92e3410 0x1 0x0 0x0 0x92e53b0 0x1 0x0 0x0 0x92e5804 0x1 0x0 0x0 0x92e5b1c 0x1 0x0 0x0 0x92e5b2c 0x1 0x0 0x0 0x92e5b38 0x1 0x0 0x0 0x92e9100 0x1 0x0 0x0 0x92e9110 0x1 0x0 0x0 0x92e9120 0x1 0x0 0x0 0x9360080 0x1 0x0 0x0 0x9360400 0x1 0x0 0x0 0x9360410 0x3 0x0 0x0 0x9360420 0x2 0x0 0x0 0x9360430 0x1 0x0 0x0 0x9360440 0x1 0x0 0x0 0x9360448 0x1 0x0 0x0 0x93604a0 0x1 0x0 0x0 0x93604b0 0x1 0x0 0x0 0x93604b8 0x2 0x0 0x0 0x93604d0 0x2 0x0 0x0 0x9361400 0x1 0x0 0x0 0x9363410 0x1 0x0 0x0 0x93653b0 0x1 0x0 0x0 0x9365804 0x1 0x0 0x0 0x9365b1c 0x1 0x0 0x0 0x9365b2c 0x1 0x0 0x0 0x9365b38 0x1 0x0 0x0 0x9369100 0x1 0x0 0x0 0x9369110 0x1 0x0 0x0 0x9369120 0x1 0x0 0x0 0x93e0080 0x1 0x0 0x0 0x93e0400 0x1 0x0 0x0 0x93e0410 0x3 0x0 0x0 0x93e0420 0x2 0x0 0x0 0x93e0430 0x1 0x0 0x0 0x93e0440 0x1 0x0 0x0 0x93e0448 0x1 0x0 0x0 0x93e04a0 0x1 0x0 0x0 0x93e04b0 0x1 0x0 0x0 0x93e04b8 0x2 0x0 0x0 0x93e04d0 0x2 0x0 0x0 0x93e1400 0x1 0x0 0x0 0x93e3410 0x1 0x0 0x0 0x93e53b0 0x1 0x0 0x0 0x93e5804 0x1 0x0 0x0 0x93e5b1c 0x1 0x0 0x0 0x93e5b2c 0x1 0x0 0x0 0x93e5b38 0x1 0x0 0x0 0x93e9100 0x1 0x0 0x0 0x93e9110 0x1 0x0 0x0 0x93e9120 0x1 0x0 0x0 0x96b0868 0x1 0x0 0x0 0x96b0870 0x1 0x0 0x0 0x96b1004 0x1 0x0 0x0 0x96b100c 0x1 0x0 0x0 0x96b1014 0x1 0x0 0x0 0x96b1204 0x1 0x0 0x0 0x96b120c 0x1 0x0 0x0 0x96b1214 0x1 0x0 0x0 0x96b1504 0x1 0x0 0x0 0x96b150c 0x1 0x0 0x0 0x96b1514 0x1 0x0 0x0 0x96b1604 0x1 0x0 0x0 0x96b8100 0x1 0x0 0x0 0x96b813c 0x1 0x0 0x0 0x96b8500 0x1 0x0 0x0 0x96b853c 0x1 0x0 0x0 0x96b8a04 0x1 0x0 0x0 0x96b8a18 0x1 0x0 0x0 0x96b8ea8 0x1 0x0 0x0 0x96b9044 0x1 0x0 0x0 0x96b904c 0x1 0x0 0x0 0x96b9054 0x1 0x0 0x0 0x96b905c 0x1 0x0 0x0 0x96b910c 0x2 0x0 0x0 0x96b9204 0x1 0x0 0x0 0x96b920c 0x1 0x0 0x0 0x96b9238 0x1 0x0 0x0 0x96b9240 0x1 0x0 0x0 0x96b926c 0x1 0x0 0x0 0x96b9394 0x1 0x0 0x0 0x96b939c 0x1 0x0 0x0 0x96b9704 0x1 0x0 0x0 0x96b970c 0x1 0x0 0x0 0x96f0868 0x1 0x0 0x0 0x96f0870 0x1 0x0 0x0 0x96f1004 0x1 0x0 0x0 0x96f100c 0x1 0x0 0x0 0x96f1014 0x1 0x0 0x0 0x96f1204 0x1 0x0 0x0 0x96f120c 0x1 0x0 0x0 0x96f1214 0x1 0x0 0x0 0x96f1504 0x1 0x0 0x0 0x96f150c 0x1 0x0 0x0 0x96f1514 0x1 0x0 0x0 0x96f1604 0x1 0x0 0x0 0x96f8100 0x1 0x0 0x0 0x96f813c 0x1 0x0 0x0 0x96f8500 0x1 0x0 0x0 0x96f853c 0x1 0x0 0x0 0x96f8a04 0x1 0x0 0x0 0x96f8a18 0x1 0x0 0x0 0x96f8ea8 0x1 0x0 0x0 0x96f9044 0x1 0x0 0x0 0x96f904c 0x1 0x0 0x0 0x96f9054 0x1 0x0 0x0 0x96f905c 0x1 0x0 0x0 0x96f910c 0x2 0x0 0x0 0x96f9204 0x1 0x0 0x0 0x96f920c 0x1 0x0 0x0 0x96f9238 0x1 0x0 0x0 0x96f9240 0x1 0x0 0x0 0x96f926c 0x1 0x0 0x0 0x96f9394 0x1 0x0 0x0 0x96f939c 0x1 0x0 0x0 0x96f9704 0x1 0x0 0x0 0x96f970c 0x1 0x0 0x0 0x9730868 0x1 0x0 0x0 0x9730870 0x1 0x0 0x0 0x9731004 0x1 0x0 0x0 0x973100c 0x1 0x0 0x0 0x9731014 0x1 0x0 0x0 0x9731204 0x1 0x0 0x0 0x973120c 0x1 0x0 0x0 0x9731214 0x1 0x0 0x0 0x9731504 0x1 0x0 0x0 0x973150c 0x1 0x0 0x0 0x9731514 0x1 0x0 0x0 0x9731604 0x1 0x0 0x0 0x9738100 0x1 0x0 0x0 0x973813c 0x1 0x0 0x0 0x9738500 0x1 0x0 0x0 0x973853c 0x1 0x0 0x0 0x9738a04 0x1 0x0 0x0 0x9738a18 0x1 0x0 0x0 0x9738ea8 0x1 0x0 0x0 0x9739044 0x1 0x0 0x0 0x973904c 0x1 0x0 0x0 0x9739054 0x1 0x0 0x0 0x973905c 0x1 0x0 0x0 0x973910c 0x2 0x0 0x0 0x9739204 0x1 0x0 0x0 0x973920c 0x1 0x0 0x0 0x9739238 0x1 0x0 0x0 0x9739240 0x1 0x0 0x0 0x973926c 0x1 0x0 0x0 0x9739394 0x1 0x0 0x0 0x973939c 0x1 0x0 0x0 0x9739704 0x1 0x0 0x0 0x973970c 0x1 0x0 0x0 0x9770868 0x1 0x0 0x0 0x9770870 0x1 0x0 0x0 0x9771004 0x1 0x0 0x0 0x977100c 0x1 0x0 0x0 0x9771014 0x1 0x0 0x0 0x9771204 0x1 0x0 0x0 0x977120c 0x1 0x0 0x0 0x9771214 0x1 0x0 0x0 0x9771504 0x1 0x0 0x0 0x977150c 0x1 0x0 0x0 0x9771514 0x1 0x0 0x0 0x9771604 0x1 0x0 0x0 0x9778100 0x1 0x0 0x0 0x977813c 0x1 0x0 0x0 0x9778500 0x1 0x0 0x0 0x977853c 0x1 0x0 0x0 0x9778a04 0x1 0x0 0x0 0x9778a18 0x1 0x0 0x0 0x9778ea8 0x1 0x0 0x0 0x9779044 0x1 0x0 0x0 0x977904c 0x1 0x0 0x0 0x9779054 0x1 0x0 0x0 0x977905c 0x1 0x0 0x0 0x977910c 0x2 0x0 0x0 0x9779204 0x1 0x0 0x0 0x977920c 0x1 0x0 0x0 0x9779238 0x1 0x0 0x0 0x9779240 0x1 0x0 0x0 0x977926c 0x1 0x0 0x0 0x9779394 0x1 0x0 0x0 0x977939c 0x1 0x0 0x0 0x9779704 0x1 0x0 0x0 0x977970c 0x1 0x0 0x0 0x910d100 0x3 0x0 0x0 0x914d100 0x3 0x0 0x0 0x918d100 0x4 0x0 0x0 0x91a5100 0x1 0x0 0x0 0x91ad100 0x1 0x0>;
			};

			link_list3 {
				qcom,curr-link-list = <0x7>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x9050078 0x1 0x0 0x0 0x9050110 0x8 0x0 0x0 0x9080058 0x2 0x0 0x0 0x90800c8 0x1 0x0 0x0 0x90800d4 0x1 0x0 0x0 0x90800e0 0x1 0x0 0x0 0x90800ec 0x1 0x0 0x0 0x90800f8 0x1 0x0 0x0 0x908401c 0x1 0x0 0x0 0x908403c 0x1 0x0 0x0 0x908404c 0x2 0x0 0x0 0x90840d4 0x1 0x0 0x0 0x9084204 0x1 0x0 0x0 0x908420c 0x1 0x0 0x0 0x9084250 0x2 0x0 0x0 0x9084260 0x3 0x0 0x0 0x9084280 0x1 0x0 0x0 0x90ba280 0x1 0x0 0x0 0x90ba288 0x7 0x0 0x0 0x9258610 0x4 0x0 0x0 0x92d8610 0x4 0x0 0x0 0x9358610 0x4 0x0 0x0 0x93d8610 0x4 0x0 0x0 0x9220344 0x8 0x0 0x0 0x9220370 0x6 0x0 0x0 0x9220480 0x1 0x0 0x0 0x9222400 0x1 0x0 0x0 0x922240c 0x1 0x0 0x0 0x9223214 0x2 0x0 0x0 0x9223220 0x3 0x0 0x0 0x9223308 0x1 0x0 0x0 0x9223318 0x1 0x0 0x0 0x9232100 0x1 0x0 0x0 0x9236040 0x6 0x0 0x0 0x92360b0 0x1 0x0 0x0 0x923e030 0x2 0x0 0x0 0x9241000 0x1 0x0 0x0 0x9242028 0x1 0x0 0x0 0x9242044 0x3 0x0 0x0 0x9242070 0x1 0x0 0x0 0x9248030 0x1 0x0 0x0 0x9248048 0x8 0x0 0x0 0x92a0344 0x8 0x0 0x0 0x92a0370 0x6 0x0 0x0 0x92a0480 0x1 0x0 0x0 0x92a2400 0x1 0x0 0x0 0x92a240c 0x1 0x0 0x0 0x92a3214 0x2 0x0 0x0 0x92a3220 0x3 0x0 0x0 0x92a3308 0x1 0x0 0x0 0x92a3318 0x1 0x0 0x0 0x92b2100 0x1 0x0 0x0 0x92b6040 0x6 0x0 0x0 0x92b60b0 0x1 0x0 0x0 0x92be030 0x2 0x0 0x0 0x92c1000 0x1 0x0 0x0 0x92c2028 0x1 0x0 0x0 0x92c2044 0x3 0x0 0x0 0x92c2070 0x1 0x0 0x0 0x92c8030 0x1 0x0 0x0 0x92c8048 0x8 0x0 0x0 0x9320344 0x8 0x0 0x0 0x9320370 0x6 0x0 0x0 0x9320480 0x1 0x0 0x0 0x9322400 0x1 0x0 0x0 0x932240c 0x1 0x0 0x0 0x9323214 0x2 0x0 0x0 0x9323220 0x3 0x0 0x0 0x9323308 0x1 0x0 0x0 0x9323318 0x1 0x0 0x0 0x9332100 0x1 0x0 0x0 0x9336040 0x6 0x0 0x0 0x93360b0 0x1 0x0 0x0 0x933e030 0x2 0x0 0x0 0x9341000 0x1 0x0 0x0 0x9342028 0x1 0x0 0x0 0x9342044 0x3 0x0 0x0 0x9342070 0x1 0x0 0x0 0x9348030 0x1 0x0 0x0 0x9348048 0x8 0x0 0x0 0x93a0344 0x8 0x0 0x0 0x93a0370 0x6 0x0 0x0 0x93a0480 0x1 0x0 0x0 0x93a2400 0x1 0x0 0x0 0x93a240c 0x1 0x0 0x0 0x93a3214 0x2 0x0 0x0 0x93a3220 0x3 0x0 0x0 0x93a3308 0x1 0x0 0x0 0x93a3318 0x1 0x0 0x0 0x93b2100 0x1 0x0 0x0 0x93b6040 0x6 0x0 0x0 0x93b60b0 0x1 0x0 0x0 0x93be030 0x2 0x0 0x0 0x93c1000 0x1 0x0 0x0 0x93c2028 0x1 0x0 0x0 0x93c2044 0x3 0x0 0x0 0x93c2070 0x1 0x0 0x0 0x93c8030 0x1 0x0 0x0 0x93c8048 0x8 0x0 0x0 0x9270080 0x1 0x0 0x0 0x9270400 0x1 0x0 0x0 0x9270410 0x6 0x0 0x0 0x9270430 0x1 0x0 0x0 0x9270440 0x1 0x0 0x0 0x9270448 0x1 0x0 0x0 0x92704a0 0x1 0x0 0x0 0x92704b0 0x1 0x0 0x0 0x92704b8 0x2 0x0 0x0 0x92704d0 0x1 0x0 0x0 0x9271400 0x1 0x0 0x0 0x92753b0 0x1 0x0 0x0 0x9275c1c 0x1 0x0 0x0 0x9275c2c 0x1 0x0 0x0 0x9275c38 0x1 0x0 0x0 0x9276418 0x2 0x0 0x0 0x92f0080 0x1 0x0 0x0 0x92f0400 0x1 0x0 0x0 0x92f0410 0x6 0x0 0x0 0x92f0430 0x1 0x0 0x0 0x92f0440 0x1 0x0 0x0 0x92f0448 0x1 0x0 0x0 0x92f04a0 0x1 0x0 0x0 0x92f04b0 0x1 0x0 0x0 0x92f04b8 0x2 0x0 0x0 0x92f04d0 0x1 0x0 0x0 0x92f1400 0x1 0x0 0x0 0x92f53b0 0x1 0x0 0x0 0x92f5c1c 0x1 0x0 0x0 0x92f5c2c 0x1 0x0 0x0 0x92f5c38 0x1 0x0 0x0 0x92f6418 0x2 0x0 0x0 0x9370080 0x1 0x0 0x0 0x9370400 0x1 0x0 0x0 0x9370410 0x6 0x0 0x0 0x9370430 0x1 0x0 0x0 0x9370440 0x1 0x0 0x0 0x9370448 0x1 0x0 0x0 0x93704a0 0x1 0x0 0x0 0x93704b0 0x1 0x0 0x0 0x93704b8 0x2 0x0 0x0 0x93704d0 0x1 0x0 0x0 0x9371400 0x1 0x0 0x0 0x93753b0 0x1 0x0 0x0 0x9375c1c 0x1 0x0 0x0 0x9375c2c 0x1 0x0 0x0 0x9375c38 0x1 0x0 0x0 0x9376418 0x2 0x0 0x0 0x93f0080 0x1 0x0 0x0 0x93f0400 0x1 0x0 0x0 0x93f0410 0x6 0x0 0x0 0x93f0430 0x1 0x0 0x0 0x93f0440 0x1 0x0 0x0 0x93f0448 0x1 0x0 0x0 0x93f04a0 0x1 0x0 0x0 0x93f04b0 0x1 0x0 0x0 0x93f04b8 0x2 0x0 0x0 0x93f04d0 0x1 0x0 0x0 0x93f1400 0x1 0x0 0x0 0x93f53b0 0x1 0x0 0x0 0x93f5c1c 0x1 0x0 0x0 0x93f5c2c 0x1 0x0 0x0 0x93f5c38 0x1 0x0 0x0 0x93f6418 0x2 0x0 0x0 0x9260080 0x1 0x0 0x0 0x9260400 0x1 0x0 0x0 0x9260410 0x3 0x0 0x0 0x9260420 0x2 0x0 0x0 0x9260430 0x1 0x0 0x0 0x9260440 0x1 0x0 0x0 0x9260448 0x1 0x0 0x0 0x92604a0 0x1 0x0 0x0 0x92604b0 0x1 0x0 0x0 0x92604b8 0x2 0x0 0x0 0x92604d0 0x2 0x0 0x0 0x9261400 0x1 0x0 0x0 0x9263410 0x1 0x0 0x0 0x92653b0 0x1 0x0 0x0 0x9265804 0x1 0x0 0x0 0x9265b1c 0x1 0x0 0x0 0x9265b2c 0x1 0x0 0x0 0x9265b38 0x1 0x0 0x0 0x9269100 0x1 0x0 0x0 0x9269110 0x1 0x0 0x0 0x9269120 0x1 0x0 0x0 0x92e0080 0x1 0x0 0x0 0x92e0400 0x1 0x0 0x0 0x92e0410 0x3 0x0 0x0 0x92e0420 0x2 0x0 0x0 0x92e0430 0x1 0x0 0x0 0x92e0440 0x1 0x0 0x0 0x92e0448 0x1 0x0 0x0 0x92e04a0 0x1 0x0 0x0 0x92e04b0 0x1 0x0 0x0 0x92e04b8 0x2 0x0 0x0 0x92e04d0 0x2 0x0 0x0 0x92e1400 0x1 0x0 0x0 0x92e3410 0x1 0x0 0x0 0x92e53b0 0x1 0x0 0x0 0x92e5804 0x1 0x0 0x0 0x92e5b1c 0x1 0x0 0x0 0x92e5b2c 0x1 0x0 0x0 0x92e5b38 0x1 0x0 0x0 0x92e9100 0x1 0x0 0x0 0x92e9110 0x1 0x0 0x0 0x92e9120 0x1 0x0 0x0 0x9360080 0x1 0x0 0x0 0x9360400 0x1 0x0 0x0 0x9360410 0x3 0x0 0x0 0x9360420 0x2 0x0 0x0 0x9360430 0x1 0x0 0x0 0x9360440 0x1 0x0 0x0 0x9360448 0x1 0x0 0x0 0x93604a0 0x1 0x0 0x0 0x93604b0 0x1 0x0 0x0 0x93604b8 0x2 0x0 0x0 0x93604d0 0x2 0x0 0x0 0x9361400 0x1 0x0 0x0 0x9363410 0x1 0x0 0x0 0x93653b0 0x1 0x0 0x0 0x9365804 0x1 0x0 0x0 0x9365b1c 0x1 0x0 0x0 0x9365b2c 0x1 0x0 0x0 0x9365b38 0x1 0x0 0x0 0x9369100 0x1 0x0 0x0 0x9369110 0x1 0x0 0x0 0x9369120 0x1 0x0 0x0 0x93e0080 0x1 0x0 0x0 0x93e0400 0x1 0x0 0x0 0x93e0410 0x3 0x0 0x0 0x93e0420 0x2 0x0 0x0 0x93e0430 0x1 0x0 0x0 0x93e0440 0x1 0x0 0x0 0x93e0448 0x1 0x0 0x0 0x93e04a0 0x1 0x0 0x0 0x93e04b0 0x1 0x0 0x0 0x93e04b8 0x2 0x0 0x0 0x93e04d0 0x2 0x0 0x0 0x93e1400 0x1 0x0 0x0 0x93e3410 0x1 0x0 0x0 0x93e53b0 0x1 0x0 0x0 0x93e5804 0x1 0x0 0x0 0x93e5b1c 0x1 0x0 0x0 0x93e5b2c 0x1 0x0 0x0 0x93e5b38 0x1 0x0 0x0 0x93e9100 0x1 0x0 0x0 0x93e9110 0x1 0x0 0x0 0x93e9120 0x1 0x0 0x0 0x96b0868 0x1 0x0 0x0 0x96b0870 0x1 0x0 0x0 0x96b1004 0x1 0x0 0x0 0x96b100c 0x1 0x0 0x0 0x96b1014 0x1 0x0 0x0 0x96b1204 0x1 0x0 0x0 0x96b120c 0x1 0x0 0x0 0x96b1214 0x1 0x0 0x0 0x96b1504 0x1 0x0 0x0 0x96b150c 0x1 0x0 0x0 0x96b1514 0x1 0x0 0x0 0x96b1604 0x1 0x0 0x0 0x96b8100 0x1 0x0 0x0 0x96b813c 0x1 0x0 0x0 0x96b8500 0x1 0x0 0x0 0x96b853c 0x1 0x0 0x0 0x96b8a04 0x1 0x0 0x0 0x96b8a18 0x1 0x0 0x0 0x96b8ea8 0x1 0x0 0x0 0x96b9044 0x1 0x0 0x0 0x96b904c 0x1 0x0 0x0 0x96b9054 0x1 0x0 0x0 0x96b905c 0x1 0x0 0x0 0x96b910c 0x2 0x0 0x0 0x96b9204 0x1 0x0 0x0 0x96b920c 0x1 0x0 0x0 0x96b9238 0x1 0x0 0x0 0x96b9240 0x1 0x0 0x0 0x96b926c 0x1 0x0 0x0 0x96b9394 0x1 0x0 0x0 0x96b939c 0x1 0x0 0x0 0x96b9704 0x1 0x0 0x0 0x96b970c 0x1 0x0 0x0 0x96f0868 0x1 0x0 0x0 0x96f0870 0x1 0x0 0x0 0x96f1004 0x1 0x0 0x0 0x96f100c 0x1 0x0 0x0 0x96f1014 0x1 0x0 0x0 0x96f1204 0x1 0x0 0x0 0x96f120c 0x1 0x0 0x0 0x96f1214 0x1 0x0 0x0 0x96f1504 0x1 0x0 0x0 0x96f150c 0x1 0x0 0x0 0x96f1514 0x1 0x0 0x0 0x96f1604 0x1 0x0 0x0 0x96f8100 0x1 0x0 0x0 0x96f813c 0x1 0x0 0x0 0x96f8500 0x1 0x0 0x0 0x96f853c 0x1 0x0 0x0 0x96f8a04 0x1 0x0 0x0 0x96f8a18 0x1 0x0 0x0 0x96f8ea8 0x1 0x0 0x0 0x96f9044 0x1 0x0 0x0 0x96f904c 0x1 0x0 0x0 0x96f9054 0x1 0x0 0x0 0x96f905c 0x1 0x0 0x0 0x96f910c 0x2 0x0 0x0 0x96f9204 0x1 0x0 0x0 0x96f920c 0x1 0x0 0x0 0x96f9238 0x1 0x0 0x0 0x96f9240 0x1 0x0 0x0 0x96f926c 0x1 0x0 0x0 0x96f9394 0x1 0x0 0x0 0x96f939c 0x1 0x0 0x0 0x96f9704 0x1 0x0 0x0 0x96f970c 0x1 0x0 0x0 0x9730868 0x1 0x0 0x0 0x9730870 0x1 0x0 0x0 0x9731004 0x1 0x0 0x0 0x973100c 0x1 0x0 0x0 0x9731014 0x1 0x0 0x0 0x9731204 0x1 0x0 0x0 0x973120c 0x1 0x0 0x0 0x9731214 0x1 0x0 0x0 0x9731504 0x1 0x0 0x0 0x973150c 0x1 0x0 0x0 0x9731514 0x1 0x0 0x0 0x9731604 0x1 0x0 0x0 0x9738100 0x1 0x0 0x0 0x973813c 0x1 0x0 0x0 0x9738500 0x1 0x0 0x0 0x973853c 0x1 0x0 0x0 0x9738a04 0x1 0x0 0x0 0x9738a18 0x1 0x0 0x0 0x9738ea8 0x1 0x0 0x0 0x9739044 0x1 0x0 0x0 0x973904c 0x1 0x0 0x0 0x9739054 0x1 0x0 0x0 0x973905c 0x1 0x0 0x0 0x973910c 0x2 0x0 0x0 0x9739204 0x1 0x0 0x0 0x973920c 0x1 0x0 0x0 0x9739238 0x1 0x0 0x0 0x9739240 0x1 0x0 0x0 0x973926c 0x1 0x0 0x0 0x9739394 0x1 0x0 0x0 0x973939c 0x1 0x0 0x0 0x9739704 0x1 0x0 0x0 0x973970c 0x1 0x0 0x0 0x9770868 0x1 0x0 0x0 0x9770870 0x1 0x0 0x0 0x9771004 0x1 0x0 0x0 0x977100c 0x1 0x0 0x0 0x9771014 0x1 0x0 0x0 0x9771204 0x1 0x0 0x0 0x977120c 0x1 0x0 0x0 0x9771214 0x1 0x0 0x0 0x9771504 0x1 0x0 0x0 0x977150c 0x1 0x0 0x0 0x9771514 0x1 0x0 0x0 0x9771604 0x1 0x0 0x0 0x9778100 0x1 0x0 0x0 0x977813c 0x1 0x0 0x0 0x9778500 0x1 0x0 0x0 0x977853c 0x1 0x0 0x0 0x9778a04 0x1 0x0 0x0 0x9778a18 0x1 0x0 0x0 0x9778ea8 0x1 0x0 0x0 0x9779044 0x1 0x0 0x0 0x977904c 0x1 0x0 0x0 0x9779054 0x1 0x0 0x0 0x977905c 0x1 0x0 0x0 0x977910c 0x2 0x0 0x0 0x9779204 0x1 0x0 0x0 0x977920c 0x1 0x0 0x0 0x9779238 0x1 0x0 0x0 0x9779240 0x1 0x0 0x0 0x977926c 0x1 0x0 0x0 0x9779394 0x1 0x0 0x0 0x977939c 0x1 0x0 0x0 0x9779704 0x1 0x0 0x0 0x977970c 0x1 0x0 0x0 0x910d100 0x3 0x0 0x0 0x914d100 0x3 0x0 0x0 0x918d100 0x4 0x0 0x0 0x91a5100 0x1 0x0 0x0 0x91ad100 0x1 0x0>;
			};
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x4c>;

			opp-1017 {
				opp-hz = <0x0 0xf27>;
				opp-supported-hw = <0x180>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
				opp-supported-hw = <0x180>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
				opp-supported-hw = <0x180>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
				opp-supported-hw = <0x180>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
				opp-supported-hw = <0x180>;
			};

			opp-2736 {
				opp-hz = <0x0 0x28c5>;
				opp-supported-hw = <0x100>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
				opp-supported-hw = <0x180>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
				opp-supported-hw = <0x180>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
				opp-supported-hw = <0x180>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
				opp-supported-hw = <0x180>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
				opp-supported-hw = <0x180>;
			};
		};

		demux {
			compatible = "qcom,demux";
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x4df>;
			qcom,dummy-sink;

			port {

				endpoint {
					phandle = <0x18c>;
					remote-endpoint = <0x18f>;
					slave-mode;
				};
			};
		};

		etm@7040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0xd>;
			phandle = <0x547>;
			qcom,tupwr-disable;
			reg = <0x7040000 0x1000>;

			port {

				endpoint {
					phandle = <0x243>;
					remote-endpoint = <0x23a>;
				};
			};
		};

		etm@7140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0xe>;
			phandle = <0x548>;
			qcom,tupwr-disable;
			reg = <0x7140000 0x1000>;

			port {

				endpoint {
					phandle = <0x244>;
					remote-endpoint = <0x23b>;
				};
			};
		};

		etm@7240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0xf>;
			phandle = <0x549>;
			qcom,tupwr-disable;
			reg = <0x7240000 0x1000>;

			port {

				endpoint {
					phandle = <0x245>;
					remote-endpoint = <0x23c>;
				};
			};
		};

		etm@7340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x10>;
			phandle = <0x54a>;
			qcom,tupwr-disable;
			reg = <0x7340000 0x1000>;

			port {

				endpoint {
					phandle = <0x246>;
					remote-endpoint = <0x23d>;
				};
			};
		};

		etm@7440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x11>;
			phandle = <0x54b>;
			qcom,tupwr-disable;
			reg = <0x7440000 0x1000>;

			port {

				endpoint {
					phandle = <0x247>;
					remote-endpoint = <0x23e>;
				};
			};
		};

		etm@7540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x12>;
			phandle = <0x54c>;
			qcom,tupwr-disable;
			reg = <0x7540000 0x1000>;

			port {

				endpoint {
					phandle = <0x248>;
					remote-endpoint = <0x23f>;
				};
			};
		};

		etm@7640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x13>;
			phandle = <0x54d>;
			qcom,tupwr-disable;
			reg = <0x7640000 0x1000>;

			port {

				endpoint {
					phandle = <0x249>;
					remote-endpoint = <0x240>;
				};
			};
		};

		etm@7740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x14>;
			phandle = <0x54e>;
			qcom,tupwr-disable;
			reg = <0x7740000 0x1000>;

			port {

				endpoint {
					phandle = <0x24a>;
					remote-endpoint = <0x241>;
				};
			};
		};

		funnel@6005000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x508>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a8>;
						remote-endpoint = <0x22f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b2>;
						remote-endpoint = <0x230>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1fd>;
						remote-endpoint = <0x231>;
						slave-mode;
					};
				};
			};
		};

		funnel@6041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x4e8>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a4>;
						remote-endpoint = <0x1a7>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						phandle = <0x22f>;
						remote-endpoint = <0x1a8>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1a6>;
						remote-endpoint = <0x1a9>;
						slave-mode;
					};
				};
			};
		};

		funnel@6042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x4e9>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a5>;
						remote-endpoint = <0x1aa>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1d7>;
						remote-endpoint = <0x1ab>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						phandle = <0x237>;
						remote-endpoint = <0x1ac>;
						slave-mode;
					};
				};
			};
		};

		funnel@6045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x4e6>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x199>;
						remote-endpoint = <0x1a3>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a7>;
						remote-endpoint = <0x1a4>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1aa>;
						remote-endpoint = <0x1a5>;
						slave-mode;
					};
				};
			};
		};

		funnel@6832000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-venus";
			phandle = <0x502>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x211>;
						remote-endpoint = <0x214>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x216>;
						remote-endpoint = <0x215>;
						slave-mode;
					};
				};
			};
		};

		funnel@6846000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x4f1>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ff>;
						remote-endpoint = <0x1cb>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1cd>;
						remote-endpoint = <0x1cc>;
						slave-mode;
					};
				};
			};
		};

		funnel@6902000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			clocks = <0x48 0x0 0x6d 0x9 0x16 0x16 0x16 0x26 0x6d 0x3 0x6d 0x0 0x1ad 0x3>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gpu";
			phandle = <0x4ea>;
			qcom,proxy-clks = "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			qcom,proxy-regs = "vddcx", "vdd";
			reg = <0x6902000 0x1000>;
			reg-names = "funnel-base";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x1ae>;
			vddcx-supply = <0x17b>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b3>;
						remote-endpoint = <0x1af>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b1>;
						remote-endpoint = <0x1b0>;
						slave-mode;
					};
				};
			};
		};

		funnel@6983000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x504>;
			reg = <0x6983000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1da>;
						remote-endpoint = <0x21e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x222>;
						remote-endpoint = <0x21f>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x223>;
						remote-endpoint = <0x220>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x233>;
						remote-endpoint = <0x221>;
						slave-mode;
					};
				};
			};
		};

		funnel@69c2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-south";
			phandle = <0x4f5>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1dc>;
						remote-endpoint = <0x1d2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d4>;
						remote-endpoint = <0x1d3>;
						slave-mode;
					};
				};
			};
		};

		funnel@6ac2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-north";
			phandle = <0x4f8>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ab>;
						remote-endpoint = <0x1d7>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d0>;
						remote-endpoint = <0x1d8>;
						slave-mode;
					};
				};
			};
		};

		funnel@6b04000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-swao";
			phandle = <0x4e1>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x194>;
						remote-endpoint = <0x195>;
					};
				};

				port@1 {
					reg = <0x3>;

					endpoint {
						phandle = <0x235>;
						remote-endpoint = <0x196>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x5>;

					endpoint {
						phandle = <0x234>;
						remote-endpoint = <0x197>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x6>;

					endpoint {
						phandle = <0x19b>;
						remote-endpoint = <0x198>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1a3>;
						remote-endpoint = <0x199>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1cf>;
						remote-endpoint = <0x19a>;
						slave-mode;
					};
				};
			};
		};

		funnel@6c0b000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-mm";
			phandle = <0x501>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1fe>;
						remote-endpoint = <0x210>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x214>;
						remote-endpoint = <0x211>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x217>;
						remote-endpoint = <0x212>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x218>;
						remote-endpoint = <0x213>;
						slave-mode;
					};
				};
			};
		};

		funnel@6c2d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-center";
			phandle = <0x4fa>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b4>;
						remote-endpoint = <0x1e1>;
						source = <0x1e2>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1b5>;
						remote-endpoint = <0x1e3>;
						source = <0x1e4>;
					};
				};

				port@10 {
					reg = <0xa>;

					endpoint {
						phandle = <0x1be>;
						remote-endpoint = <0x1f5>;
						source = <0x1f6>;
					};
				};

				port@11 {
					reg = <0xb>;

					endpoint {
						phandle = <0x1bf>;
						remote-endpoint = <0x1f7>;
						source = <0x1f8>;
					};
				};

				port@12 {
					reg = <0xc>;

					endpoint {
						phandle = <0x1c0>;
						remote-endpoint = <0x1f9>;
						source = <0x1fa>;
					};
				};

				port@13 {
					reg = <0xd>;

					endpoint {
						phandle = <0x1c1>;
						remote-endpoint = <0x1fb>;
						source = <0x1fc>;
					};
				};

				port@14 {
					reg = <0xe>;

					endpoint {
						phandle = <0x231>;
						remote-endpoint = <0x1fd>;
					};
				};

				port@15 {
					reg = <0x2>;

					endpoint {
						phandle = <0x210>;
						remote-endpoint = <0x1fe>;
						slave-mode;
					};
				};

				port@16 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1cb>;
						remote-endpoint = <0x1ff>;
						slave-mode;
					};
				};

				port@17 {
					reg = <0x4>;

					endpoint {
						phandle = <0x224>;
						remote-endpoint = <0x200>;
						slave-mode;
					};
				};

				port@18 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1d9>;
						remote-endpoint = <0x201>;
						slave-mode;
					};
				};

				port@19 {
					reg = <0x6>;

					endpoint {
						phandle = <0x204>;
						remote-endpoint = <0x202>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1b6>;
						remote-endpoint = <0x1e5>;
						source = <0x1e6>;
					};
				};

				port@20 {
					reg = <0x7>;

					endpoint {
						phandle = <0x205>;
						remote-endpoint = <0x203>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1b7>;
						remote-endpoint = <0x1e7>;
						source = <0x1e8>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1b8>;
						remote-endpoint = <0x1e9>;
						source = <0x1ea>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1b9>;
						remote-endpoint = <0x1eb>;
						source = <0x1ec>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1ba>;
						remote-endpoint = <0x1ed>;
						source = <0x1ee>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1bb>;
						remote-endpoint = <0x1ef>;
						source = <0x1f0>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						phandle = <0x1bc>;
						remote-endpoint = <0x1f1>;
						source = <0x1f2>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						phandle = <0x1bd>;
						remote-endpoint = <0x1f3>;
						source = <0x1f4>;
					};
				};
			};
		};

		funnel@6c39000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-compute";
			phandle = <0x4f9>;
			reg = <0x6c39000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x201>;
						remote-endpoint = <0x1d9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x21e>;
						remote-endpoint = <0x1da>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x219>;
						remote-endpoint = <0x1db>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1d2>;
						remote-endpoint = <0x1dc>;
						slave-mode;
					};
				};
			};
		};

		funnel@6c44000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk", "gcc_npu_axi_clk", "gcc_npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src", "npu_cc_atb_clk";
			clocks = <0x48 0x0 0x16 0x28 0x16 0x2b 0x54 0x28 0x54 0xd 0x54 0xe 0x54 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-npu";
			phandle = <0x503>;
			qcom,proxy-clks = "gcc_npu_axi_clk", "gcc_npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src", "npu_cc_atb_clk";
			qcom,proxy-regs = "vdd", "vdd_cx";
			reg = <0x6c44000 0x1000>;
			reg-names = "funnel-base";
			regulator-names = "vdd", "vdd_cx";
			vdd-supply = <0x1dd>;
			vdd_cx-supply = <0x66>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1db>;
						remote-endpoint = <0x219>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1de>;
						remote-endpoint = <0x21a>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1df>;
						remote-endpoint = <0x21b>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1e0>;
						remote-endpoint = <0x21c>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0x236>;
						remote-endpoint = <0x21d>;
						slave-mode;
					};
				};
			};
		};

		funnel@6e04000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-0";
			phandle = <0x505>;
			reg = <0x6e04000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x200>;
						remote-endpoint = <0x224>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x228>;
						remote-endpoint = <0x225>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x22a>;
						remote-endpoint = <0x226>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x22e>;
						remote-endpoint = <0x227>;
						slave-mode;
					};
				};
			};
		};

		funnel@6e12000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-ch02";
			phandle = <0x506>;
			reg = <0x6e12000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x225>;
						remote-endpoint = <0x228>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22c>;
						remote-endpoint = <0x229>;
						slave-mode;
					};
				};
			};
		};

		funnel@6e22000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-ch13";
			phandle = <0x507>;
			reg = <0x6e22000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x226>;
						remote-endpoint = <0x22a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22d>;
						remote-endpoint = <0x22b>;
						slave-mode;
					};
				};
			};
		};

		funnel@7800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x54f>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x238>;
						remote-endpoint = <0x242>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x23a>;
						remote-endpoint = <0x243>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x23b>;
						remote-endpoint = <0x244>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x23c>;
						remote-endpoint = <0x245>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0x23d>;
						remote-endpoint = <0x246>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						phandle = <0x23e>;
						remote-endpoint = <0x247>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						phandle = <0x23f>;
						remote-endpoint = <0x248>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						phandle = <0x240>;
						remote-endpoint = <0x249>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						phandle = <0x241>;
						remote-endpoint = <0x24a>;
						slave-mode;
					};
				};
			};
		};

		funnel@7810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss-merg";
			phandle = <0x546>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ac>;
						remote-endpoint = <0x237>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x242>;
						remote-endpoint = <0x238>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						phandle = <0x207>;
						remote-endpoint = <0x239>;
						slave-mode;
					};
				};
			};
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x60a>;

			opp-290000000 {
				opp-hz = <0x0 0x11490c80>;
				opp-microvolt = <0x40>;
			};

			opp-381000000 {
				opp-hz = <0x0 0x16b59940>;
				opp-microvolt = <0x80>;
			};

			opp-480000000 {
				opp-hz = <0x0 0x1c9c3800>;
				opp-microvolt = <0xc0>;
			};
		};

		gpu-opp-table_v2 {
			compatible = "operating-points-v2";
			phandle = <0x330>;

			opp-305000000 {
				opp-hz = <0x0 0x122dee40>;
				opp-microvolt = <0x40>;
			};

			opp-400000000 {
				opp-hz = <0x0 0x17d78400>;
				opp-microvolt = <0x80>;
			};

			opp-441600000 {
				opp-hz = <0x0 0x1a524800>;
				opp-microvolt = <0x90>;
			};

			opp-490000000 {
				opp-hz = <0x0 0x1d34ce80>;
				opp-microvolt = <0xc0>;
			};

			opp-525000000 {
				opp-hz = <0x0 0x1f4add40>;
				opp-microvolt = <0xe0>;
			};

			opp-587000000 {
				opp-hz = <0x0 0x22fce8c0>;
				opp-microvolt = <0x100>;
			};

			opp-670000000 {
				opp-hz = <0x0 0x27ef6380>;
				opp-microvolt = <0x140>;
			};
		};

		hsphy@88e3000 {
			clock-names = "ref_clk_src";
			clocks = <0x15 0x0>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0x182>;
			qcom,param-override-seq = <0x43 0x70>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e3000 0x110 0x88e2000 0x4>;
			reg-names = "hsusb_phy_base", "eud_enable_reg";
			reset-names = "phy_reset";
			resets = <0x16 0x1b>;
			vdd-supply = <0x7b>;
			vdda18-supply = <0x184>;
			vdda33-supply = <0x185>;
		};

		hsphy@88e4000 {
			clock-names = "ref_clk_src";
			clocks = <0x15 0x0>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0x188>;
			qcom,param-override-seq = <0x43 0x70>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e4000 0x110>;
			reg-names = "hsusb_phy_base";
			reset-names = "phy_reset";
			resets = <0x16 0x1c>;
			vdd-supply = <0x7b>;
			vdda18-supply = <0x184>;
			vdda33-supply = <0x185>;
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x1a1>;
			coresight-name = "coresight-hwevent";
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x82>;
			syscon = <0x80 0x0 0x1000>;
		};

		i2c@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x78 0x16 0x88 0x16 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x0 0x3 0x40 0x0 0x2c2 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x175 0x4>;
			phandle = <0x5c3>;
			pinctrl-0 = <0x2c3>;
			pinctrl-1 = <0x2c4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x880000 0x4000>;
			status = "disabled";
		};

		i2c@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x7a 0x16 0x88 0x16 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x1 0x3 0x40 0x0 0x2c2 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x247 0x4>;
			phandle = <0x5c4>;
			pinctrl-0 = <0x2c5>;
			pinctrl-1 = <0x2c6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x884000 0x4000>;
			status = "ok";

			fsa4480@43 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x32a>;
				reg = <0x43>;
			};

			nq@64 {
				compatible = "rtc6226";
				fmint-gpio = <0x65 0x33 0x0>;
				reg = <0x64>;
				rtc6226,vdd-supply-voltage = <0x324b00 0x324b00>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
				vdd-supply = <0x2c7>;
				vio-supply = <0xa8>;
			};
		};

		i2c@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x7c 0x16 0x88 0x16 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x2 0x3 0x40 0x0 0x2c2 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x248 0x4>;
			phandle = <0x5c5>;
			pinctrl-0 = <0x2c8>;
			pinctrl-1 = <0x2c9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x888000 0x4000>;
			status = "disabled";
		};

		i2c@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x7e 0x16 0x88 0x16 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x3 0x3 0x40 0x0 0x2c2 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x249 0x4>;
			phandle = <0x5c6>;
			pinctrl-0 = <0x2ca>;
			pinctrl-1 = <0x2cb>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x88c000 0x4000>;
			status = "disabled";
		};

		i2c@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x80 0x16 0x88 0x16 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x4 0x3 0x40 0x0 0x2c2 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x24a 0x4>;
			phandle = <0x5c7>;
			pinctrl-0 = <0x2cc>;
			pinctrl-1 = <0x2cd>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x890000 0x4000>;
			status = "disabled";
		};

		i2c@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x82 0x16 0x88 0x16 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x5 0x3 0x40 0x0 0x2c2 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x24b 0x4>;
			phandle = <0x5c8>;
			pinctrl-0 = <0x2ce>;
			pinctrl-1 = <0x2cf>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x894000 0x4000>;
			status = "disabled";
		};

		i2c@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x58 0x16 0x84 0x16 0x85>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x0 0x3 0x40 0x0 0x280 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x5a4>;
			pinctrl-0 = <0x281>;
			pinctrl-1 = <0x282>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x980000 0x4000>;
			status = "disabled";
		};

		i2c@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x5a 0x16 0x84 0x16 0x85>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x1 0x3 0x40 0x0 0x280 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x5a5>;
			pinctrl-0 = <0x283>;
			pinctrl-1 = <0x284>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x984000 0x4000>;
			status = "disabled";
		};

		i2c@988000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x5c 0x16 0x84 0x16 0x85>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x2 0x3 0x40 0x0 0x280 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x5a6>;
			pinctrl-0 = <0x285>;
			pinctrl-1 = <0x286>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x988000 0x4000>;
			status = "disabled";
		};

		i2c@98c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x5e 0x16 0x84 0x16 0x85>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x3 0x3 0x40 0x0 0x280 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x5a7>;
			pinctrl-0 = <0x287>;
			pinctrl-1 = <0x288>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x98c000 0x4000>;
			status = "disabled";
		};

		i2c@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x60 0x16 0x84 0x16 0x85>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x4 0x3 0x40 0x0 0x280 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x5a8>;
			pinctrl-0 = <0x289>;
			pinctrl-1 = <0x28a>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x990000 0x4000>;
			status = "disabled";
		};

		i2c@994000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x62 0x16 0x84 0x16 0x85>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x5 0x3 0x40 0x0 0x280 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x5a9>;
			pinctrl-0 = <0x28b>;
			pinctrl-1 = <0x28c>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x994000 0x4000>;
			status = "disabled";
		};

		i2c@998000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x64 0x16 0x84 0x16 0x85>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x6 0x3 0x40 0x0 0x280 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x5aa>;
			pinctrl-0 = <0x28d>;
			pinctrl-1 = <0x28e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x998000 0x4000>;
			status = "disabled";
		};

		i2c@99c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x66 0x16 0x84 0x16 0x85>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x7 0x3 0x40 0x0 0x280 0x1 0x7 0x3 0x40 0x0>;
			interrupts = <0x0 0x260 0x4>;
			phandle = <0x5ab>;
			pinctrl-0 = <0x28f>;
			pinctrl-1 = <0x290>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x99c000 0x4000>;
			status = "disabled";
		};

		i2c@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x6a 0x16 0x86 0x16 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x0 0x3 0x40 0x0 0x2a4 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x5b5>;
			pinctrl-0 = <0x2a5>;
			pinctrl-1 = <0x2a6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa80000 0x4000>;
			status = "disabled";
		};

		i2c@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x6c 0x16 0x86 0x16 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x1 0x3 0x40 0x0 0x2a4 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x5b6>;
			pinctrl-0 = <0x2a7>;
			pinctrl-1 = <0x2a8>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa84000 0x4000>;
			status = "disabled";
		};

		i2c@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x6e 0x16 0x86 0x16 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x2 0x3 0x40 0x0 0x2a4 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x5b7>;
			pinctrl-0 = <0x2a9>;
			pinctrl-1 = <0x2aa>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa88000 0x4000>;
			status = "disabled";
		};

		i2c@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x70 0x16 0x86 0x16 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x3 0x3 0x40 0x0 0x2a4 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x5b8>;
			pinctrl-0 = <0x2ab>;
			pinctrl-1 = <0x2ac>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa8c000 0x4000>;
			status = "disabled";
		};

		i2c@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x72 0x16 0x86 0x16 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x4 0x3 0x40 0x0 0x2a4 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x5b9>;
			pinctrl-0 = <0x2ad>;
			pinctrl-1 = <0x2ae>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa90000 0x4000>;
			status = "disabled";
		};

		i2c@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x74 0x16 0x86 0x16 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x5 0x3 0x40 0x0 0x2a4 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x5ba>;
			pinctrl-0 = <0x2af>;
			pinctrl-1 = <0x2b0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa94000 0x4000>;
			status = "disabled";
		};

		i3c-master@980000 {
			#address-cells = <0x3>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x58 0x16 0x84 0x16 0x85>;
			compatible = "qcom,geni-i3c";
			interrupts-extended = <0x1 0x0 0x259 0x4 0x75 0x1f 0x4 0x75 0x1e 0x4>;
			phandle = <0x5a0>;
			pinctrl-0 = <0x271>;
			pinctrl-1 = <0x272>;
			pinctrl-2 = <0x273>;
			pinctrl-names = "default", "sleep", "disable";
			qcom,ibi-ctrl-id = <0x0>;
			qcom,wrapper-core = <0x274>;
			reg = <0x980000 0x4000 0xec30000 0x10000>;
			status = "disabled";
		};

		i3c-master@984000 {
			#address-cells = <0x3>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x5a 0x16 0x84 0x16 0x85>;
			compatible = "qcom,geni-i3c";
			interrupts-extended = <0x1 0x0 0x25a 0x4 0x75 0x21 0x4 0x75 0x20 0x4>;
			phandle = <0x5a1>;
			pinctrl-0 = <0x275>;
			pinctrl-1 = <0x276>;
			pinctrl-2 = <0x277>;
			pinctrl-names = "default", "sleep", "disable";
			qcom,ibi-ctrl-id = <0x1>;
			qcom,wrapper-core = <0x274>;
			reg = <0x984000 0x4000 0xec40000 0x10000>;
			status = "disabled";
		};

		interrupt-controller@17a00000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x2>;
			compatible = "qcom,kona-pdc";
			interrupt-controller;
			interrupt-parent = <0x1>;
			phandle = <0x75>;
			qcom,pdc-ranges = <0x0 0x1e0 0x5e 0x5e 0x261 0x1f 0x7d 0x3f 0x1 0x7e 0x2cc 0xc>;
			reg = <0xb220000 0x30000 0x17c000f0 0x60>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x89 0x3 0x3 0x4>;
			mboxes = <0x89 0x3 0x3>;
			phandle = <0x613>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x89 0x8 0x2 0x4>;
			mboxes = <0x89 0x8 0x2>;
			phandle = <0x611>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x89 0x6 0x3 0x4>;
			mboxes = <0x89 0x6 0x3>;
			phandle = <0x612>;
		};

		ipcc-self-ping-npu {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x89 0x7 0x3 0x4>;
			mboxes = <0x3f 0x7 0x3>;
			phandle = <0x615>;
		};

		ipcc-self-ping-slpi {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x89 0x4 0x3 0x4>;
			mboxes = <0x89 0x4 0x3>;
			phandle = <0x614>;
		};

		jtagmm@7040000 {
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x34e>;
			qcom,coresight-jtagmm-cpu = <0xd>;
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7140000 {
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x34f>;
			qcom,coresight-jtagmm-cpu = <0xe>;
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7240000 {
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x350>;
			qcom,coresight-jtagmm-cpu = <0xf>;
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7340000 {
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x351>;
			qcom,coresight-jtagmm-cpu = <0x10>;
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7440000 {
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x352>;
			qcom,coresight-jtagmm-cpu = <0x11>;
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7540000 {
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x353>;
			qcom,coresight-jtagmm-cpu = <0x12>;
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7640000 {
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x354>;
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7740000 {
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x355>;
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x49>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};
		};

		kgsl-smmu@3da0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			clocks = <0x16 0x26 0x16 0x27 0x6d 0x0>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0x2a0 0x4 0x0 0x2a1 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4>;
			phandle = <0x180>;
			qcom,actlr = <0x2 0x400 0x32b 0x4 0x400 0x32b 0x5 0x400 0x32b 0x7 0x400 0x32b 0x0 0x401 0x32b>;
			qcom,msm-bus,vectors-KBps = <0x9b 0x200 0x0 0x0 0x9b 0x200 0x0 0x3e8>;
			qcom,no-dynamic-asid;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x3da0000 0x10000 0x3dc2000 0x20>;
			reg-names = "base", "tcu-base";
			vdd-supply = <0x17b>;

			gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3e2>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x3dc5000 0x1000 0x3dc2200 0x8>;
				reg-names = "base", "status-reg";
			};

			gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3e3>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x3dc9000 0x1000 0x3dc2208 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x180 0x9 0x0>;
			qcom,iommu-dma = "disabled";
			status = "disabled";
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x180 0x7 0x0>;
			qcom,iommu-dma = "disabled";
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
			interrupts = <0x1 0x0 0x4 0x0 0x23 0x4>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x4a>;

			opp-1000 {
				opp-hz = <0x0 0x3b9a>;
			};

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		llcc-pmu@9095000 {
			compatible = "qcom,llcc-pmu-ver2";
			phandle = <0x358>;
			reg = <0x9095000 0x300>;
			reg-names = "lagg-base";
		};

		lmh_isense_cdsp {
			compatible = "qcom,msm-limits-cdsp";
		};

		mailbox@188501c {
			#mbox-cells = <0x1>;
			compatible = "qcom,kona-spcs-global";
			phandle = <0x8f>;
			reg = <0x188501c 0x4>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xa0>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c0_scandump {
				qcom,dump-id = <0x130>;
				qcom,dump-size = <0x10100>;
			};

			c100_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c100_scandump {
				qcom,dump-id = <0x131>;
				qcom,dump-size = <0x10100>;
			};

			c200_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c200_scandump {
				qcom,dump-id = <0x132>;
				qcom,dump-size = <0x10100>;
			};

			c300_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			c300_scandump {
				qcom,dump-id = <0x133>;
				qcom,dump-size = <0x10100>;
			};

			c400_context {
				qcom,dump-id = <0x4>;
				qcom,dump-size = <0x800>;
			};

			c400_scandump {
				qcom,dump-id = <0x134>;
				qcom,dump-size = <0x1a4c0>;
			};

			c500_context {
				qcom,dump-id = <0x5>;
				qcom,dump-size = <0x800>;
			};

			c500_scandump {
				qcom,dump-id = <0x135>;
				qcom,dump-size = <0x1a4c0>;
			};

			c600_context {
				qcom,dump-id = <0x6>;
				qcom,dump-size = <0x800>;
			};

			c600_scandump {
				qcom,dump-id = <0x136>;
				qcom,dump-size = <0x1a4c0>;
			};

			c700_context {
				qcom,dump-id = <0x7>;
				qcom,dump-size = <0x800>;
			};

			c700_scandump {
				qcom,dump-id = <0x137>;
				qcom,dump-size = <0x1a4c0>;
			};

			cpuss_reg {
				qcom,dump-id = <0xef>;
				qcom,dump-size = <0x30000>;
			};

			etf_lpass {
				qcom,dump-id = <0xf4>;
				qcom,dump-size = <0x4000>;
			};

			etf_slpi {
				qcom,dump-id = <0xf3>;
				qcom,dump-size = <0x4000>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x10000>;
			};

			etflpass_reg {
				qcom,dump-id = <0x104>;
				qcom,dump-size = <0x1000>;
			};

			etfslpi_reg {
				qcom,dump-id = <0x103>;
				qcom,dump-size = <0x1000>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			gemnoc {
				qcom,dump-id = <0x162>;
				qcom,dump-size = <0x100000>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9000>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9000>;
			};

			l1_dcache200 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9000>;
			};

			l1_dcache300 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9000>;
			};

			l1_dcache400 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0x1a000>;
			};

			l1_dcache500 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0x1a000>;
			};

			l1_dcache600 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0x1a000>;
			};

			l1_dcache700 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x1a000>;
			};

			l1_dtlb400 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x44>;
				qcom,dump-size = <0x480>;
			};

			l1_dtlb500 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x45>;
				qcom,dump-size = <0x480>;
			};

			l1_dtlb600 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x46>;
				qcom,dump-size = <0x480>;
			};

			l1_dtlb700 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x47>;
				qcom,dump-size = <0x480>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x10800>;
			};

			l1_icache100 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x10800>;
			};

			l1_icache200 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x10800>;
			};

			l1_icache300 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x10800>;
			};

			l1_icache400 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x26000>;
			};

			l1_icache500 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x26000>;
			};

			l1_icache600 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x26000>;
			};

			l1_icache700 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x26000>;
			};

			l1_itlb400 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x24>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb500 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x25>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb600 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x26>;
				qcom,dump-size = <0x300>;
			};

			l1_itlb700 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x27>;
				qcom,dump-size = <0x300>;
			};

			l2_cache400 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0xc4>;
				qcom,dump-size = <0x68000>;
			};

			l2_cache500 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0xc5>;
				qcom,dump-size = <0x68000>;
			};

			l2_cache600 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0xc6>;
				qcom,dump-size = <0x68000>;
			};

			l2_cache700 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0xc7>;
				qcom,dump-size = <0xd0000>;
			};

			l2_tlb0 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0x6000>;
			};

			l2_tlb100 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0x6000>;
			};

			l2_tlb200 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0x6000>;
			};

			l2_tlb300 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0x6000>;
			};

			l2_tlb400 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x124>;
				qcom,dump-size = <0x7800>;
			};

			l2_tlb500 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0x7800>;
			};

			l2_tlb600 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0x7800>;
			};

			l2_tlb700 {
				qcom,dump-align = <0x1000>;
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0x7800>;
			};

			mhm_scan {
				qcom,dump-id = <0x161>;
				qcom,dump-size = <0x20000>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x80000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};
		};

		msm_tspp@8880000 {
			clock-names = "iface_clk", "ref_clk";
			clocks = <0x16 0x91 0x16 0x93>;
			compatible = "qcom,msm_tspp";
			interrupt-names = "TSIF_TSPP_IRQ", "TSIF0_IRQ", "TSIF1_IRQ", "TSIF_BAM_IRQ";
			interrupts = <0x0 0x79 0x4 0x0 0x77 0x4 0x0 0x78 0x4 0x0 0x7a 0x4>;
			iommus = <0x47 0xa0 0x0>;
			memory-region = <0x5f>;
			phandle = <0x3a6>;
			pinctrl-0;
			pinctrl-1 = <0xaf>;
			pinctrl-2 = <0xaf 0xb0>;
			pinctrl-3 = <0xb1>;
			pinctrl-4 = <0xb1 0xb2>;
			pinctrl-5 = <0xaf 0xb1>;
			pinctrl-6 = <0xaf 0xb0 0xb1 0xb2>;
			pinctrl-names = "disabled", "tsif0-mode1", "tsif0-mode2", "tsif1-mode1", "tsif1-mode2", "dual-tsif-mode1", "dual-tsif-mode2";
			qcom,iommu-dma-addr-pool = <0x10000000 0x40000000>;
			qcom,msm-bus,name = "tsif";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x52 0x200 0x0 0x0 0x52 0x200 0x3000 0x6000>;
			qcom,smmu-s1-enable;
			reg = <0x88a7000 0x200 0x88a8000 0x200 0x88a9000 0x1000 0x8884000 0x23000>;
			reg-names = "MSM_TSIF0_PHYS", "MSM_TSIF1_PHYS", "MSM_TSPP_PHYS", "MSM_TSPP_BAM_PHYS";
		};

		npu_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-npu-etm0";
			qcom,inst-id = <0xe>;

			port {

				endpoint {
					phandle = <0x21d>;
					remote-endpoint = <0x236>;
				};
			};
		};

		pinctrl@f000000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,kona-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x4>;
			irqdomain-map = <0x0 0x0 0x75 0x4f 0x0 0x1 0x0 0x75 0x54 0x0 0x2 0x0 0x75 0x50 0x0 0x3 0x0 0x75 0x52 0x0 0x4 0x0 0x75 0x6b 0x0 0x7 0x0 0x75 0x2b 0x0 0xb 0x0 0x75 0x2a 0x0 0xe 0x0 0x75 0x2c 0x0 0xf 0x0 0x75 0x34 0x0 0x13 0x0 0x75 0x43 0x0 0x17 0x0 0x75 0x44 0x0 0x18 0x0 0x75 0x69 0x0 0x1b 0x0 0x75 0x5c 0x0 0x1c 0x0 0x75 0x6a 0x0 0x1f 0x0 0x75 0x45 0x0 0x23 0x0 0x75 0x46 0x0 0x27 0x0 0x75 0x49 0x0 0x28 0x0 0x75 0x6c 0x0 0x2b 0x0 0x75 0x47 0x0 0x2d 0x0 0x75 0x48 0x0 0x2f 0x0 0x75 0x53 0x0 0x33 0x0 0x75 0x4a 0x0 0x37 0x0 0x75 0x4d 0x0 0x3b 0x0 0x75 0x4e 0x0 0x3f 0x0 0x75 0x4b 0x0 0x40 0x0 0x75 0x51 0x0 0x41 0x0 0x75 0x57 0x0 0x42 0x0 0x75 0x58 0x0 0x43 0x0 0x75 0x59 0x0 0x44 0x0 0x75 0x36 0x0 0x46 0x0 0x75 0x55 0x0 0x4d 0x0 0x75 0x2e 0x0 0x50 0x0 0x75 0x5a 0x0 0x51 0x0 0x75 0x5b 0x0 0x53 0x0 0x75 0x61 0x0 0x54 0x0 0x75 0x62 0x0 0x56 0x0 0x75 0x63 0x0 0x58 0x0 0x75 0x65 0x0 0x59 0x0 0x75 0x66 0x0 0x5c 0x0 0x75 0x67 0x0 0x5d 0x0 0x75 0x68 0x0 0x64 0x0 0x75 0x35 0x0 0x67 0x0 0x75 0x2f 0x0 0x68 0x0 0x75 0x30 0x0 0x6c 0x0 0x75 0x31 0x0 0x6d 0x0 0x75 0x5e 0x0 0x6e 0x0 0x75 0x5f 0x0 0x6f 0x0 0x75 0x60 0x0 0x70 0x0 0x75 0x37 0x0 0x71 0x0 0x75 0x38 0x0 0x76 0x0 0x75 0x32 0x0 0x79 0x0 0x75 0x33 0x0 0x7a 0x0 0x75 0x39 0x0 0x7b 0x0 0x75 0x3a 0x0 0x7c 0x0 0x75 0x2d 0x0 0x7e 0x0 0x75 0x3b 0x0 0x80 0x0 0x75 0x4c 0x0 0x81 0x0 0x75 0x56 0x0 0x84 0x0 0x75 0x5d 0x0 0x85 0x0 0x75 0x41 0x0 0x86 0x0 0x75 0x42 0x0 0x88 0x0 0x75 0x3e 0x0 0x89 0x0 0x75 0x3f 0x0 0x8a 0x0 0x75 0x40 0x0 0x8e 0x0 0x75 0x3c 0x0 0x8f 0x0 0x75 0x3d 0x0 0x93 0x0 0x75 0x6d 0x0 0x96 0x0 0x75 0x6e 0x0 0x9d 0x0 0x75 0x6f 0x0 0x9e 0x0 0x75 0x70 0x0 0xa0 0x0 0x75 0x71 0x0 0xa2 0x0 0x75 0x72 0x0 0xa4 0x0 0x75 0x73 0x0 0xa6 0x0 0x75 0x74 0x0 0xa7 0x0 0x75 0x75 0x0 0xaf 0x0 0x75 0x76 0x0 0xb1 0x0 0x75 0x77 0x0 0xb3 0x0 0x75 0x78 0x0>;
			irqdomain-map-mask = <0xff 0x0>;
			irqdomain-map-pass-thru = <0x0 0xff>;
			phandle = <0x65>;
			reg = <0xf000000 0x1000000>;
			wakeup-parent = <0x75>;

			ap2mdm {

				ap2mdm_active {
					phandle = <0x61>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};
				};

				ap2mdm_sleep {
					phandle = <0x63>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};
				};
			};

			bt_en_sleep {
				phandle = <0x4a3>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio21";
				};

				mux {
					function = "gpio";
					pins = "gpio21";
				};
			};

			cam_sensor_6dof_vana_active {
				phandle = <0x487>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio84";
				};

				mux {
					function = "gpio";
					pins = "gpio84";
				};
			};

			cam_sensor_6dof_vana_suspend {
				phandle = <0x488>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio84";
				};

				mux {
					function = "gpio";
					pins = "gpio84";
				};
			};

			cam_sensor_6dof_vdig_active {
				phandle = <0x489>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio82";
				};

				mux {
					function = "gpio";
					pins = "gpio82";
				};
			};

			cam_sensor_6dof_vdig_suspend {
				phandle = <0x48a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio82";
				};

				mux {
					function = "gpio";
					pins = "gpio82";
				};
			};

			cam_sensor_6dof_vio_active {
				phandle = <0x48b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio83";
				};

				mux {
					function = "gpio";
					pins = "gpio83";
				};
			};

			cam_sensor_6dof_vio_suspend {
				phandle = <0x48c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio83";
				};

				mux {
					function = "gpio";
					pins = "gpio83";
				};
			};

			cam_sensor_active_3 {
				phandle = <0x47b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio109";
				};

				mux {
					function = "gpio";
					pins = "gpio109";
				};
			};

			cam_sensor_active_4 {
				phandle = <0x47d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio130";
				};

				mux {
					function = "gpio";
					pins = "gpio130";
				};
			};

			cam_sensor_active_5 {
				phandle = <0x47f>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio131";
				};

				mux {
					function = "gpio";
					pins = "gpio131";
				};
			};

			cam_sensor_active_6 {
				phandle = <0x481>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio114";
				};

				mux {
					function = "gpio";
					pins = "gpio114";
				};
			};

			cam_sensor_active_6dofleft {
				phandle = <0x49b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio130";
				};

				mux {
					function = "gpio";
					pins = "gpio130";
				};
			};

			cam_sensor_active_6dofright {
				phandle = <0x49d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio131";
				};

				mux {
					function = "gpio";
					pins = "gpio131";
				};
			};

			cam_sensor_active_etleft {
				phandle = <0x497>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio93";
				};

				mux {
					function = "gpio";
					pins = "gpio93";
				};
			};

			cam_sensor_active_etright {
				phandle = <0x499>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio92";
				};

				mux {
					function = "gpio";
					pins = "gpio92";
				};
			};

			cam_sensor_active_rear {
				phandle = <0x475>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio93";
				};

				mux {
					function = "gpio";
					pins = "gpio93";
				};
			};

			cam_sensor_active_rear_aux {
				phandle = <0x477>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio92";
				};

				mux {
					function = "gpio";
					pins = "gpio92";
				};
			};

			cam_sensor_active_rgbleft {
				phandle = <0x4a1>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio78";
				};

				mux {
					function = "gpio";
					pins = "gpio78";
				};
			};

			cam_sensor_active_rgbright {
				phandle = <0x49f>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio109";
				};

				mux {
					function = "gpio";
					pins = "gpio109";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x479>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio78";
				};

				mux {
					function = "gpio";
					pins = "gpio78";
				};
			};

			cam_sensor_et_vana_active {
				phandle = <0x48d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio114";
				};

				mux {
					function = "gpio";
					pins = "gpio114";
				};
			};

			cam_sensor_et_vana_suspend {
				phandle = <0x48e>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio114";
				};

				mux {
					function = "gpio";
					pins = "gpio114";
				};
			};

			cam_sensor_et_vio_active {
				phandle = <0x48f>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio145";
				};

				mux {
					function = "gpio";
					pins = "gpio145";
				};
			};

			cam_sensor_et_vio_suspend {
				phandle = <0x490>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio145";
				};

				mux {
					function = "gpio";
					pins = "gpio145";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x467>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio94";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio94";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x468>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio94";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio94";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x469>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio95";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio95";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x46a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio95";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio95";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x46b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio96";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio96";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x46c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio96";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio96";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x46d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio97";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio97";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x46e>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio97";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio97";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x46f>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio98";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio98";
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x470>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio98";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio98";
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x471>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio99";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio99";
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x472>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio99";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio99";
				};
			};

			cam_sensor_mclk6_active {
				phandle = <0x473>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk6_suspend {
				phandle = <0x474>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_rgb_vana_active {
				phandle = <0x491>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_rgb_vana_suspend {
				phandle = <0x492>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_rgb_vdig_active {
				phandle = <0x495>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio115";
				};

				mux {
					function = "gpio";
					pins = "gpio115";
				};
			};

			cam_sensor_rgb_vdig_suspend {
				phandle = <0x496>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio115";
				};

				mux {
					function = "gpio";
					pins = "gpio115";
				};
			};

			cam_sensor_rgb_vio_active {
				phandle = <0x493>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio116";
				};

				mux {
					function = "gpio";
					pins = "gpio116";
				};
			};

			cam_sensor_rgb_vio_suspend {
				phandle = <0x494>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio116";
				};

				mux {
					function = "gpio";
					pins = "gpio116";
				};
			};

			cam_sensor_suspend_3 {
				phandle = <0x47c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio109";
				};

				mux {
					function = "gpio";
					pins = "gpio109";
				};
			};

			cam_sensor_suspend_4 {
				phandle = <0x47e>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio130";
				};

				mux {
					function = "gpio";
					pins = "gpio130";
				};
			};

			cam_sensor_suspend_5 {
				phandle = <0x480>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio131";
				};

				mux {
					function = "gpio";
					pins = "gpio131";
				};
			};

			cam_sensor_suspend_6 {
				phandle = <0x482>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio114";
				};

				mux {
					function = "gpio";
					pins = "gpio114";
				};
			};

			cam_sensor_suspend_6dofleft {
				phandle = <0x49c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio130";
				};

				mux {
					function = "gpio";
					pins = "gpio130";
				};
			};

			cam_sensor_suspend_6dofright {
				phandle = <0x49e>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio131";
				};

				mux {
					function = "gpio";
					pins = "gpio131";
				};
			};

			cam_sensor_suspend_etleft {
				phandle = <0x498>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio93";
				};

				mux {
					function = "gpio";
					pins = "gpio93";
				};
			};

			cam_sensor_suspend_etright {
				phandle = <0x49a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio92";
				};

				mux {
					function = "gpio";
					pins = "gpio92";
				};
			};

			cam_sensor_suspend_rear {
				phandle = <0x476>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio93";
				};

				mux {
					function = "gpio";
					pins = "gpio93";
				};
			};

			cam_sensor_suspend_rear_aux {
				phandle = <0x478>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio92";
				};

				mux {
					function = "gpio";
					pins = "gpio92";
				};
			};

			cam_sensor_suspend_rgbleft {
				phandle = <0x4a2>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio78";
				};

				mux {
					function = "gpio";
					pins = "gpio78";
				};
			};

			cam_sensor_suspend_rgbright {
				phandle = <0x4a0>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio109";
				};

				mux {
					function = "gpio";
					pins = "gpio109";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x47a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio78";
				};

				mux {
					function = "gpio";
					pins = "gpio78";
				};
			};

			cci0_active {
				phandle = <0x253>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio101", "gpio102";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio101", "gpio102";
				};
			};

			cci0_suspend {
				phandle = <0x255>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio101", "gpio102";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio101", "gpio102";
				};
			};

			cci1_active {
				phandle = <0x254>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio103", "gpio104";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio103", "gpio104";
				};
			};

			cci1_suspend {
				phandle = <0x256>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio103", "gpio104";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio103", "gpio104";
				};
			};

			cci2_active {
				phandle = <0x257>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio105", "gpio106";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio105", "gpio106";
				};
			};

			cci2_suspend {
				phandle = <0x259>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio105", "gpio106";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio105", "gpio106";
				};
			};

			cci3_active {
				phandle = <0x258>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio107", "gpio108";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio107", "gpio108";
				};
			};

			cci3_suspend {
				phandle = <0x25a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio107", "gpio108";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio107", "gpio108";
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xa4>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio20";
					};

					mux {
						function = "gpio";
						pins = "gpio20";
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xa5>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio20";
					};

					mux {
						function = "gpio";
						pins = "gpio20";
					};
				};
			};

			lt9611_pins {
				phandle = <0x4a8>;

				config {
					bias-disable = <0x0>;
					drive-strength = <0x8>;
					pins = "gpio2", "gpio1";
				};

				mux {
					function = "gpio";
					pins = "gpio2", "gpio1";
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x62>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio1", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio1", "gpio3";
					};
				};

				mdm2ap_sleep {
					phandle = <0x64>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio1", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio1", "gpio3";
					};
				};
			};

			nfc {

				nfc_clk_req_active {
					phandle = <0x4ad>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio7";
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x4ae>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio7";
					};
				};

				nfc_enable_active {
					phandle = <0x4ab>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio110";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio110";
					};
				};

				nfc_enable_suspend {
					phandle = <0x4ac>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio110";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio110";
					};
				};

				nfc_int_active {
					phandle = <0x4a9>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio111";
					};

					mux {
						function = "gpio";
						pins = "gpio111";
					};
				};

				nfc_int_suspend {
					phandle = <0x4aa>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio111";
					};

					mux {
						function = "gpio";
						pins = "gpio111";
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x166>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio80";
					};

					mux {
						function = "pci_e0";
						pins = "gpio80";
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x169>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};

				pcie0_perst_default {
					phandle = <0x167>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio79";
					};

					mux {
						function = "gpio";
						pins = "gpio79";
					};
				};

				pcie0_wake_default {
					phandle = <0x168>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "gpio";
						pins = "gpio81";
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x16e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio83";
					};

					mux {
						function = "pci_e1";
						pins = "gpio83";
					};
				};

				pcie1_perst_default {
					phandle = <0x16f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio82";
					};

					mux {
						function = "gpio";
						pins = "gpio82";
					};
				};

				pcie1_wake_default {
					phandle = <0x170>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio84";
					};

					mux {
						function = "gpio";
						pins = "gpio84";
					};
				};
			};

			pcie2 {

				pcie2_clkreq_default {
					phandle = <0x174>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio86";
					};

					mux {
						function = "pci_e2";
						pins = "gpio86";
					};
				};

				pcie2_perst_default {
					phandle = <0x175>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio85";
					};

					mux {
						function = "gpio";
						pins = "gpio85";
					};
				};

				pcie2_wake_default {
					phandle = <0x176>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio87";
					};

					mux {
						function = "gpio";
						pins = "gpio87";
					};
				};
			};

			pmx_sde {
				phandle = <0x40c>;

				sde_dsi1_active {
					phandle = <0x40f>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};

				sde_dsi1_suspend {
					phandle = <0x410>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};

				sde_dsi_active {
					phandle = <0x40d>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio75", "gpio60";
					};

					mux {
						function = "gpio";
						pins = "gpio75", "gpio60";
					};
				};

				sde_dsi_suspend {
					phandle = <0x40e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio75", "gpio60";
					};

					mux {
						function = "gpio";
						pins = "gpio75", "gpio60";
					};
				};
			};

			pmx_sde_te {

				sde_te1_active {
					phandle = <0x413>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio67";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio67";
					};
				};

				sde_te1_suspend {
					phandle = <0x414>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio67";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio67";
					};
				};

				sde_te_active {
					phandle = <0x411>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio66";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio66";
					};
				};

				sde_te_suspend {
					phandle = <0x412>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio66";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio66";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x3f3>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio38", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio38", "gpio39";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x3f4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio39";
					};
				};
			};

			pmx_ts_release {

				pmx_ts_release {
					phandle = <0x3f6>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio38", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio38", "gpio39";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x3f5>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio38";
					};

					mux {
						function = "gpio";
						pins = "gpio38";
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_active {
					phandle = <0x416>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio138";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio138";
					};
				};

				pri_aux_pcm_clk_sleep {
					phandle = <0x415>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio138";
					};

					mux {
						function = "gpio";
						pins = "gpio138";
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_active {
					phandle = <0x41a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio139";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio139";
					};
				};

				pri_aux_pcm_din_sleep {
					phandle = <0x419>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio139";
					};

					mux {
						function = "gpio";
						pins = "gpio139";
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_active {
					phandle = <0x41c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio140";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio140";
					};
				};

				pri_aux_pcm_dout_sleep {
					phandle = <0x41b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio140";
					};

					mux {
						function = "gpio";
						pins = "gpio140";
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_active {
					phandle = <0x418>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio141";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio141";
					};
				};

				pri_aux_pcm_sync_sleep {
					phandle = <0x417>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio141";
					};

					mux {
						function = "gpio";
						pins = "gpio141";
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_active {
					phandle = <0x446>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio136";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio136";
					};
				};

				pri_mi2s_mclk_sleep {
					phandle = <0x445>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio136";
					};

					mux {
						function = "gpio";
						pins = "gpio136";
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_active {
					phandle = <0x448>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio138";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio138";
					};
				};

				pri_mi2s_sck_sleep {
					phandle = <0x447>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio138";
					};

					mux {
						function = "gpio";
						pins = "gpio138";
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active {
					phandle = <0x44c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio139";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio139";
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x44b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio139";
					};

					mux {
						function = "gpio";
						pins = "gpio139";
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_active {
					phandle = <0x44e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio140";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio140";
					};
				};

				pri_mi2s_sd1_sleep {
					phandle = <0x44d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio140";
					};

					mux {
						function = "gpio";
						pins = "gpio140";
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_active {
					phandle = <0x44a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio141";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio141";
					};
				};

				pri_mi2s_ws_sleep {
					phandle = <0x449>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio141";
					};

					mux {
						function = "gpio";
						pins = "gpio141";
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_active {
					phandle = <0x42e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio138";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio138";
					};
				};

				pri_tdm_clk_sleep {
					phandle = <0x42d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio138";
					};

					mux {
						function = "gpio";
						pins = "gpio138";
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_active {
					phandle = <0x432>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio139";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio139";
					};
				};

				pri_tdm_din_sleep {
					phandle = <0x431>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio139";
					};

					mux {
						function = "gpio";
						pins = "gpio139";
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_active {
					phandle = <0x434>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio140";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio140";
					};
				};

				pri_tdm_dout_sleep {
					phandle = <0x433>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio140";
					};

					mux {
						function = "gpio";
						pins = "gpio140";
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_active {
					phandle = <0x430>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio141";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio141";
					};
				};

				pri_tdm_sync_sleep {
					phandle = <0x42f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio141";
					};

					mux {
						function = "gpio";
						pins = "gpio141";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x4a6>;

				qupv3_se0_i2c_active {
					phandle = <0x281>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "qup0";
						pins = "gpio28", "gpio29";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x282>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29";
					};
				};
			};

			qupv3_se0_i3c_pins {
				phandle = <0x4a4>;

				qupv3_se0_i3c_active {
					phandle = <0x271>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio28", "gpio29";
					};
				};

				qupv3_se0_i3c_disable {
					phandle = <0x273>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29";
					};
				};

				qupv3_se0_i3c_sleep {
					phandle = <0x272>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio28", "gpio29";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x4b5>;

				qupv3_se0_spi_active {
					phandle = <0x291>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "qup0";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x292>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x4bf>;

				qupv3_se10_i2c_active {
					phandle = <0x2a9>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio129", "gpio130";
					};

					mux {
						function = "qup10";
						pins = "gpio129", "gpio130";
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x2aa>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio129", "gpio130";
					};

					mux {
						function = "gpio";
						pins = "gpio129", "gpio130";
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x4c6>;

				qupv3_se10_spi_active {
					phandle = <0x2b4>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio129", "gpio130", "gpio131", "gpio132";
					};

					mux {
						function = "qup10";
						pins = "gpio129", "gpio130", "gpio131", "gpio132";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x2b5>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio129", "gpio130", "gpio131", "gpio132";
					};

					mux {
						function = "gpio";
						pins = "gpio129", "gpio130", "gpio131", "gpio132";
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x4c0>;

				qupv3_se11_i2c_active {
					phandle = <0x2ab>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "qup11";
						pins = "gpio60", "gpio61";
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x2ac>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61";
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x4c7>;

				qupv3_se11_spi_active {
					phandle = <0x2b6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "qup11";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x2b7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};
			};

			qupv3_se12_2uart_pins {
				phandle = <0x3f0>;

				qupv3_se12_2uart_active {
					phandle = <0x2a1>;

					config {
						drive-strength = <0x2>;
						pins = "gpio34", "gpio35";
					};

					mux {
						function = "qup12";
						pins = "gpio34", "gpio35";
					};
				};

				qupv3_se12_2uart_sleep {
					phandle = <0x2a2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio34", "gpio35";
					};

					mux {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio34", "gpio35";
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x4c1>;

				qupv3_se12_i2c_active {
					phandle = <0x2ad>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "qup12";
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x2ae>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x4c8>;

				qupv3_se12_spi_active {
					phandle = <0x2b8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "qup12";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x2b9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x4c2>;

				qupv3_se13_i2c_active {
					phandle = <0x2af>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "qup13";
						pins = "gpio36", "gpio37";
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x2b0>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37";
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x4c9>;

				qupv3_se13_spi_active {
					phandle = <0x2ba>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "qup13";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x2bb>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x4ca>;

				qupv3_se14_i2c_active {
					phandle = <0x2c3>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "qup14";
						pins = "gpio40", "gpio41";
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x2c4>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41";
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x4d0>;

				qupv3_se14_spi_active {
					phandle = <0x2d0>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "qup14";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x2d1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x4cb>;

				qupv3_se15_i2c_active {
					phandle = <0x2c5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "qup15";
						pins = "gpio44", "gpio45";
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x2c6>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45";
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x4d1>;

				qupv3_se15_spi_active {
					phandle = <0x2d2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					mux {
						function = "qup15";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x2d3>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x4cc>;

				qupv3_se16_i2c_active {
					phandle = <0x2c8>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "qup16";
						pins = "gpio48", "gpio49";
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x2c9>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49";
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x4d2>;

				qupv3_se16_spi_active {
					phandle = <0x2d4>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					mux {
						function = "qup16";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x2d5>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};
			};

			qupv3_se17_4uart_pins {
				phandle = <0x3f1>;

				qupv3_se17_ctsrx {
					phandle = <0x2bc>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio55";
					};

					mux {
						function = "qup17";
						pins = "gpio52", "gpio55";
					};
				};

				qupv3_se17_rts {
					phandle = <0x2bd>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio53";
					};

					mux {
						function = "qup17";
						pins = "gpio53";
					};
				};

				qupv3_se17_tx {
					phandle = <0x2be>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio54";
					};

					mux {
						function = "qup17";
						pins = "gpio54";
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x4cd>;

				qupv3_se17_i2c_active {
					phandle = <0x2ca>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "qup17";
						pins = "gpio52", "gpio53";
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x2cb>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53";
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x4d3>;

				qupv3_se17_spi_active {
					phandle = <0x2d6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "qup17";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x2d7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};
			};

			qupv3_se18_2uart_pins {
				phandle = <0x3f2>;

				qupv3_se18_rx {
					phandle = <0x2c0>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio59";
					};

					mux {
						function = "qup18";
						pins = "gpio59";
					};
				};

				qupv3_se18_tx {
					phandle = <0x2c1>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio58";
					};

					mux {
						function = "qup18";
						pins = "gpio58";
					};
				};
			};

			qupv3_se18_i2c_pins {
				phandle = <0x4ce>;

				qupv3_se18_i2c_active {
					phandle = <0x2cc>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "qup18";
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se18_i2c_sleep {
					phandle = <0x2cd>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};
				};
			};

			qupv3_se18_spi_pins {
				phandle = <0x4d4>;

				qupv3_se18_spi_active {
					phandle = <0x2d8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "qup18";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};

				qupv3_se18_spi_sleep {
					phandle = <0x2d9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x4cf>;

				qupv3_se19_i2c_active {
					phandle = <0x2ce>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup19";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x2cf>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x4d5>;

				qupv3_se19_spi_active {
					phandle = <0x2da>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup19";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x2db>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x4a7>;

				qupv3_se1_i2c_active {
					phandle = <0x283>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x284>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se1_i3c_pins {
				phandle = <0x4a5>;

				qupv3_se1_i3c_active {
					phandle = <0x275>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se1_i3c_disable {
					phandle = <0x277>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se1_i3c_sleep {
					phandle = <0x276>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x4b6>;

				qupv3_se1_spi_active {
					phandle = <0x293>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x294>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			qupv3_se2_2uart_pins {
				phandle = <0x3ee>;

				qupv3_se2_2uart_active {
					phandle = <0x278>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio117", "gpio118";
					};

					mux {
						function = "qup2";
						pins = "gpio117", "gpio118";
					};
				};

				qupv3_se2_2uart_sleep {
					phandle = <0x279>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio117", "gpio118";
					};

					mux {
						function = "gpio";
						pins = "gpio117", "gpio118";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x4af>;

				qupv3_se2_i2c_active {
					phandle = <0x285>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio115", "gpio116";
					};

					mux {
						function = "qup2";
						pins = "gpio115", "gpio116";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x286>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio115", "gpio116";
					};

					mux {
						function = "gpio";
						pins = "gpio115", "gpio116";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x4b7>;

				qupv3_se2_spi_active {
					phandle = <0x295>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio115", "gpio116", "gpio117", "gpio118";
					};

					mux {
						function = "qup2";
						pins = "gpio115", "gpio116", "gpio117", "gpio118";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x296>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio115", "gpio116", "gpio117", "gpio118";
					};

					mux {
						function = "gpio";
						pins = "gpio115", "gpio116", "gpio117", "gpio118";
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x4b0>;

				qupv3_se3_i2c_active {
					phandle = <0x287>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio119", "gpio120";
					};

					mux {
						function = "qup3";
						pins = "gpio119", "gpio120";
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x288>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio119", "gpio120";
					};

					mux {
						function = "gpio";
						pins = "gpio119", "gpio120";
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x4b8>;

				qupv3_se3_spi_active {
					phandle = <0x297>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
					};

					mux {
						function = "qup3";
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x298>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x4b1>;

				qupv3_se4_i2c_active {
					phandle = <0x289>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "qup4";
						pins = "gpio8", "gpio9";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x28a>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x4b9>;

				qupv3_se4_spi_active {
					phandle = <0x299>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "qup4";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x29a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x4b2>;

				qupv3_se5_i2c_active {
					phandle = <0x28b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "qup5";
						pins = "gpio12", "gpio13";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x28c>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x4ba>;

				qupv3_se5_spi_active {
					phandle = <0x29b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					mux {
						function = "qup5";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x29c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio12", "13", "gpio14", "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};
			};

			qupv3_se6_4uart_pins {
				phandle = <0x3ef>;

				qupv3_se6_ctsrx {
					phandle = <0x27d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio16", "gpio19";
					};

					mux {
						function = "qup6";
						pins = "gpio16", "gpio19";
					};
				};

				qupv3_se6_default_cts {
					phandle = <0x27a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio16";
					};

					mux {
						function = "gpio";
						pins = "gpio16";
					};
				};

				qupv3_se6_default_rtsrx {
					phandle = <0x27b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio17", "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio17", "gpio19";
					};
				};

				qupv3_se6_default_tx {
					phandle = <0x27c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio18";
					};

					mux {
						function = "gpio";
						pins = "gpio18";
					};
				};

				qupv3_se6_rts {
					phandle = <0x27e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio17";
					};

					mux {
						function = "qup6";
						pins = "gpio17";
					};
				};

				qupv3_se6_tx {
					phandle = <0x27f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio18";
					};

					mux {
						function = "qup6";
						pins = "gpio18";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x4b3>;

				qupv3_se6_i2c_active {
					phandle = <0x28d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio16", "gpio17";
					};

					mux {
						function = "qup6";
						pins = "gpio16", "gpio17";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x28e>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio16", "gpio17";
					};

					mux {
						function = "gpio";
						pins = "gpio16", "gpio17";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x4bb>;

				qupv3_se6_spi_active {
					phandle = <0x29d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};

					mux {
						function = "qup6";
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x29e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x4b4>;

				qupv3_se7_i2c_active {
					phandle = <0x28f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "qup7";
						pins = "gpio20", "gpio21";
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x290>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x4bc>;

				qupv3_se7_spi_active {
					phandle = <0x29f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					mux {
						function = "qup7";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x2a0>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x4bd>;

				qupv3_se8_i2c_active {
					phandle = <0x2a5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "qup8";
						pins = "gpio24", "gpio25";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x2a6>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x4c3>;

				qupv3_se8_spi_active {
					phandle = <0x2b1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};

					mux {
						function = "qup8";
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x4c4>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x4be>;

				qupv3_se9_i2c_active {
					phandle = <0x2a7>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio125", "gpio126";
					};

					mux {
						function = "qup9";
						pins = "gpio125", "gpio126";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x2a8>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio125", "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio125", "gpio126";
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x4c5>;

				qupv3_se9_spi_active {
					phandle = <0x2b2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio125", "gpio126", "gpio127", "gpio128";
					};

					mux {
						function = "qup9";
						pins = "gpio125", "gpio126", "gpio127", "gpio128";
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x2b3>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio125", "gpio126", "gpio127", "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio125", "gpio126", "gpio127", "gpio128";
					};
				};
			};

			sdc2_clk_ds_100MHz {
				phandle = <0x3fc>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_200MHz {
				phandle = <0x3fd>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_400KHz {
				phandle = <0x3fa>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_50MHz {
				phandle = <0x3fb>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_off {
				phandle = <0x3f9>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x3f8>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_ds_100MHz {
				phandle = <0x402>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_200MHz {
				phandle = <0x403>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_400KHz {
				phandle = <0x400>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_50MHz {
				phandle = <0x401>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_off {
				phandle = <0x3ff>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x3fe>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_ds_100MHz {
				phandle = <0x408>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_200MHz {
				phandle = <0x409>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_400KHz {
				phandle = <0x406>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_50MHz {
				phandle = <0x407>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_off {
				phandle = <0x405>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x404>;

				config {
					bias-pull-up;
					drive-strength = <0x10>;
					pins = "sdc2_data";
				};
			};

			sde_display_1p8_en_gpio {
				phandle = <0x486>;

				config {
					bias-pull-down;
					drive-strength = <0x10>;
					pins = "gpio133";
				};

				mux {
					function = "gpio";
					pins = "gpio133";
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x40a>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "gpio65";
				};

				mux {
					function = "gpio";
					pins = "gpio65";
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x40b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio65";
				};

				mux {
					function = "gpio";
					pins = "gpio65";
				};
			};

			sde_led_5v_en_gpio {
				phandle = <0x485>;

				config {
					bias-pull-down;
					drive-strength = <0x10>;
					pins = "gpio134";
				};

				mux {
					function = "gpio";
					pins = "gpio134";
				};
			};

			sde_led_driver_en1_gpio {
				phandle = <0x483>;

				config {
					bias-pull-down;
					drive-strength = <0x10>;
					pins = "gpio144";
				};

				mux {
					function = "gpio";
					pins = "gpio144";
				};
			};

			sde_led_driver_en2_gpio {
				phandle = <0x484>;

				config {
					bias-pull-down;
					drive-strength = <0x10>;
					pins = "gpio140";
				};

				mux {
					function = "gpio";
					pins = "gpio140";
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_clk_active {
					phandle = <0x41e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio142";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio142";
					};
				};

				sec_aux_pcm_clk_sleep {
					phandle = <0x41d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio142";
					};

					mux {
						function = "gpio";
						pins = "gpio142";
					};
				};

				sec_aux_pcm_ws_active {
					phandle = <0x420>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio145";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio145";
					};
				};

				sec_aux_pcm_ws_sleep {
					phandle = <0x41f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio145";
					};

					mux {
						function = "gpio";
						pins = "gpio145";
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_active {
					phandle = <0x422>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio143";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio143";
					};
				};

				sec_aux_pcm_din_sleep {
					phandle = <0x421>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio143";
					};

					mux {
						function = "gpio";
						pins = "gpio143";
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_active {
					phandle = <0x424>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio144";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio144";
					};
				};

				sec_aux_pcm_dout_sleep {
					phandle = <0x423>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio144";
					};

					mux {
						function = "gpio";
						pins = "gpio144";
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_active {
					phandle = <0x450>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio137";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio137";
					};
				};

				sec_mi2s_mclk_sleep {
					phandle = <0x44f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio137";
					};

					mux {
						function = "gpio";
						pins = "gpio137";
					};
				};
			};

			sec_mi2s_sck {

				sec_mi2s_sck_active {
					phandle = <0x452>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio142";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio142";
					};
				};

				sec_mi2s_sck_sleep {
					phandle = <0x451>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio142";
					};

					mux {
						function = "gpio";
						pins = "gpio142";
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_active {
					phandle = <0x456>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio143";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio143";
					};
				};

				sec_mi2s_sd0_sleep {
					phandle = <0x455>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio143";
					};

					mux {
						function = "gpio";
						pins = "gpio143";
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_active {
					phandle = <0x458>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio144";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio144";
					};
				};

				sec_mi2s_sd1_sleep {
					phandle = <0x457>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio144";
					};

					mux {
						function = "gpio";
						pins = "gpio144";
					};
				};
			};

			sec_mi2s_ws {

				sec_mi2s_ws_active {
					phandle = <0x454>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio145";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio145";
					};
				};

				sec_mi2s_ws_sleep {
					phandle = <0x453>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio145";
					};

					mux {
						function = "gpio";
						pins = "gpio145";
					};
				};
			};

			sec_tdm {

				sec_tdm_sck_active {
					phandle = <0x436>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio142";
					};

					mux {
						function = "mi2s1_sck";
						pins = "gpio142";
					};
				};

				sec_tdm_sck_sleep {
					phandle = <0x435>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio142";
					};

					mux {
						function = "gpio";
						pins = "gpio142";
					};
				};

				sec_tdm_ws_active {
					phandle = <0x438>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio145";
					};

					mux {
						function = "mi2s1_ws";
						pins = "gpio145";
					};
				};

				sec_tdm_ws_sleep {
					phandle = <0x437>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio145";
					};

					mux {
						function = "gpio";
						pins = "gpio145";
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_active {
					phandle = <0x43a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio143";
					};

					mux {
						function = "mi2s1_data0";
						pins = "gpio143";
					};
				};

				sec_tdm_din_sleep {
					phandle = <0x439>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio143";
					};

					mux {
						function = "gpio";
						pins = "gpio143";
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_active {
					phandle = <0x43c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio144";
					};

					mux {
						function = "mi2s1_data1";
						pins = "gpio144";
					};
				};

				sec_tdm_dout_sleep {
					phandle = <0x43b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio144";
					};

					mux {
						function = "gpio";
						pins = "gpio144";
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x462>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio26";
					};

					mux {
						function = "gpio";
						pins = "gpio26";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x461>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio26";
					};

					mux {
						function = "gpio";
						pins = "gpio26";
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_active {
					phandle = <0x464>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0x463>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			storage_cd {
				phandle = <0x3f7>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio77";
				};

				mux {
					function = "gpio";
					pins = "gpio77";
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_active {
					phandle = <0x426>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio133";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio133";
					};
				};

				tert_aux_pcm_clk_sleep {
					phandle = <0x425>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio133";
					};

					mux {
						function = "gpio";
						pins = "gpio133";
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x428>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio135";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio135";
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x427>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio135";
					};

					mux {
						function = "gpio";
						pins = "gpio135";
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_active {
					phandle = <0x42a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio134";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio134";
					};
				};

				tert_aux_pcm_din_sleep {
					phandle = <0x429>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio134";
					};

					mux {
						function = "gpio";
						pins = "gpio134";
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_active {
					phandle = <0x42c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio137";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio137";
					};
				};

				tert_aux_pcm_dout_sleep {
					phandle = <0x42b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio137";
					};

					mux {
						function = "gpio";
						pins = "gpio137";
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_active {
					phandle = <0x45a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio133";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio133";
					};
				};

				tert_mi2s_sck_sleep {
					phandle = <0x459>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio133";
					};

					mux {
						function = "gpio";
						pins = "gpio133";
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active {
					phandle = <0x45e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio134";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio134";
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x45d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio134";
					};

					mux {
						function = "gpio";
						pins = "gpio134";
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_active {
					phandle = <0x460>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio137";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio137";
					};
				};

				tert_mi2s_sd1_sleep {
					phandle = <0x45f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio137";
					};

					mux {
						function = "gpio";
						pins = "gpio137";
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_active {
					phandle = <0x45c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio135";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio135";
					};
				};

				tert_mi2s_ws_sleep {
					phandle = <0x45b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio135";
					};

					mux {
						function = "gpio";
						pins = "gpio135";
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_active {
					phandle = <0x43e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio133";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio133";
					};
				};

				tert_tdm_clk_sleep {
					phandle = <0x43d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio133";
					};

					mux {
						function = "gpio";
						pins = "gpio133";
					};
				};

				tert_tdm_ws_active {
					phandle = <0x440>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio135";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio135";
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x43f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio135";
					};

					mux {
						function = "gpio";
						pins = "gpio135";
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_active {
					phandle = <0x442>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio134";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio134";
					};
				};

				tert_tdm_din_sleep {
					phandle = <0x441>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio134";
					};

					mux {
						function = "gpio";
						pins = "gpio134";
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_active {
					phandle = <0x444>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio137";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio137";
					};
				};

				tert_tdm_dout_sleep {
					phandle = <0x443>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio137";
					};

					mux {
						function = "gpio";
						pins = "gpio137";
					};
				};
			};

			trigout_a {
				phandle = <0x232>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio2";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio2";
				};
			};

			tsif0_signals_active {
				phandle = <0xaf>;

				signals_cfg {
					bias-pull-down;
					drive_strength = <0x2>;
					pins = "gpio69", "gpio70", "gpio71";
				};

				tsif1_clk {
					function = "tsif0_clk";
					pins = "gpio69";
				};

				tsif1_data {
					function = "tsif0_data";
					pins = "gpio71";
				};

				tsif1_en {
					function = "tsif0_en";
					pins = "gpio70";
				};
			};

			tsif0_sync_active {
				phandle = <0xb0>;

				tsif1_sync {
					bias-pull-down;
					drive_strength = <0x2>;
					function = "tsif0_sync";
					pins = "gpio72";
				};
			};

			tsif1_signals_active {
				phandle = <0xb1>;

				signals_cfg {
					bias-pull-down;
					drive_strength = <0x2>;
					pins = "gpio73", "gpio74", "gpio75";
				};

				tsif2_clk {
					function = "tsif1_clk";
					pins = "gpio73";
				};

				tsif2_data {
					function = "tsif1_data";
					pins = "gpio75";
				};

				tsif2_en {
					function = "tsif1_en";
					pins = "gpio74";
				};
			};

			tsif1_sync_active {
				phandle = <0xb2>;

				tsif2_sync {
					bias-pull-down;
					drive_strength = <0x2>;
					function = "tsif1_sync";
					pins = "gpio76";
				};
			};

			ufs_dev_reset_assert {
				phandle = <0x77>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
					pins = "ufs_reset";
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x78>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
					pins = "ufs_reset";
				};
			};

			usb2_id_det_default {
				phandle = <0x4d6>;

				config {
					bias-pull-up;
					function = "gpio";
					input-enable;
					pins = "gpio91";
				};
			};

			wcd938x_reset_active {
				phandle = <0x465>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio32";
				};

				mux {
					function = "func2";
					pins = "gpio32";
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x466>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio32";
				};

				mux {
					function = "func2";
					pins = "gpio32";
				};
			};

			wil6210_refclk_en_pin {
				phandle = <0xad>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "gpio";
					pins = "gpio14";
				};
			};
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x47 0x586 0x11 0x47 0x596 0x11>;
			phandle = <0x39e>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,iommu-dma = "atomic";
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x47 0x592 0x0 0x47 0x598 0x0 0x47 0x599 0x0 0x47 0x59f 0x0>;
				label = "ns_context";
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x47 0x593 0x0 0x47 0x59c 0x0 0x47 0x59d 0x0 0x47 0x59e 0x0>;
				label = "secure_context";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,a5@ac00000 {
			camss-vdd-supply = <0x252>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "soc_fast_ahb", "icp_ahb_clk", "icp_clk_src", "icp_clk";
			clock-rates = <0x5f5e100 0x0 0x17d78400 0x0 0xbebc200 0x0 0x1c9c3800 0x0 0x11e1a300 0x0 0x23c34600 0x0 0x17d78400 0x0 0x23c34600 0x0 0x17d78400 0x0 0x23c34600 0x0>;
			clocks = <0x6c 0x21 0x6c 0x26 0x6c 0x28 0x6c 0x27>;
			compatible = "qcom,cam-a5";
			fw_name = "CAMERA_ICP.elf";
			interrupt-names = "a5";
			interrupts = <0x0 0x1cf 0x1>;
			phandle = <0x59a>;
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-cam-base = <0x0 0x10000 0x18000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			regulator-names = "camss-vdd";
			src-clock-name = "icp_clk_src";
			status = "ok";
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
		};

		qcom,aopclk {
			#clock-cells = <0x1>;
			compatible = "qcom,aop-qmp-clk";
			mbox-names = "qdss_clk";
			mboxes = <0x2 0x0>;
			phandle = <0x48>;
		};

		qcom,avtimer@39f0000 {
			compatible = "qcom,avtimer";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
			reg = <0x39f000c 0x4 0x39f0010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
		};

		qcom,bps {
			bps-vdd-supply = <0x270>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk_src", "bps_clk";
			clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x6c 0x0 0x6c 0x1 0x6c 0x2 0x6c 0x4 0x6c 0x3>;
			compatible = "qcom,cam-bps";
			phandle = <0x59c>;
			reg = <0xac7a000 0x8000>;
			reg-cam-base = <0x7a000>;
			reg-names = "bps_top";
			regulator-names = "bps-vdd";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			phandle = <0x356>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x16e360 0x16e360 0x17 0x200 0x16e360 0x16e360>;
			status = "ok";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "fd";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x3>;
			status = "ok";
		};

		qcom,cam-cpas@ac40000 {
			arch-compat = "cpas_top";
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			camss-vdd-supply = <0x252>;
			cell-index = <0x0>;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "csiphy5", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "csid4", "csid5", "csid6", "ife0", "ife1", "ife2", "ife3", "ife4", "ife5", "ife6", "custom0", "ipe0", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "fd0", "csid-custom0";
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x124f800 0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x1c9c3800 0x0>;
			clocks = <0x16 0xb 0x16 0xc 0x16 0xd 0x6c 0x6d 0x6c 0xd 0x6c 0xc 0x6c 0x6 0x6c 0x5>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x1>;
			label = "cpas";
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x12c00 0x1 0x24d 0x0 0x12c00 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			reg = <0xac40000 0x1000 0xac42000 0x8000>;
			reg-cam-base = <0x40000 0x42000>;
			reg-names = "cam_cpas_top", "cam_camnoc";
			regulator-names = "camss-vdd";
			src-clock-name = "camnoc_axi_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x0>;

					bps0-all-rd {
						cell-index = <0x22>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						parent-node = <0x268>;
						phandle = <0x585>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					bps0-all-wr {
						cell-index = <0x20>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						parent-node = <0x267>;
						phandle = <0x583>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x2a>;
						client-name = "cpas-cdm0";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x262>;
						phandle = <0x58d>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom0-all-rd {
						cell-index = <0x1a>;
						client-name = "custom0";
						node-name = "custom0-all-rd";
						parent-node = <0x265>;
						phandle = <0x57d>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom0-all-wr {
						cell-index = <0x1e>;
						client-name = "custom0";
						node-name = "custom0-all-wr";
						parent-node = <0x266>;
						phandle = <0x581>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					fd0-all-rd {
						cell-index = <0x29>;
						client-name = "fd0";
						node-name = "fd0-all-rd";
						parent-node = <0x262>;
						phandle = <0x58c>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					fd0-all-wr {
						cell-index = <0x28>;
						client-name = "fd0";
						node-name = "fd0-all-wr";
						parent-node = <0x261>;
						phandle = <0x58b>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					icp0-all-rd {
						cell-index = <0x2b>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						parent-node = <0x26b>;
						phandle = <0x58e>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ife0-linear-pdaf-wr {
						cell-index = <0x12>;
						client-name = "ife0";
						constituent-paths = <0x0 0x8>;
						node-name = "ife0-linear-pdaf-wr";
						parent-node = <0x264>;
						phandle = <0x575>;
						traffic-data = <0x101>;
						traffic-transaction-type = <0x1>;
					};

					ife0-rdi-all-rd {
						cell-index = <0x18>;
						client-name = "ife0";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife0-rdi-all-rd";
						parent-node = <0x265>;
						phandle = <0x57b>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x0>;
					};

					ife0-rdi-pixel-raw-wr {
						cell-index = <0x1b>;
						client-name = "ife0";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife0-rdi-pixel-raw-wr";
						parent-node = <0x266>;
						phandle = <0x57e>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife0-ubwc-stats-wr {
						cell-index = <0x10>;
						client-name = "ife0";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "ife0-ubwc-stats-wr";
						parent-node = <0x263>;
						phandle = <0x573>;
						traffic-data = <0x102>;
						traffic-transaction-type = <0x1>;
					};

					ife1-linear-pdaf-wr {
						cell-index = <0x13>;
						client-name = "ife1";
						constituent-paths = <0x0 0x8>;
						node-name = "ife1-linear-pdaf-wr";
						parent-node = <0x264>;
						phandle = <0x576>;
						traffic-data = <0x101>;
						traffic-transaction-type = <0x1>;
					};

					ife1-rdi-all-rd {
						cell-index = <0x19>;
						client-name = "ife1";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife1-rdi-all-rd";
						parent-node = <0x265>;
						phandle = <0x57c>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x0>;
					};

					ife1-rdi-pixel-raw-wr {
						cell-index = <0x1c>;
						client-name = "ife1";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife1-rdi-pixel-raw-wr";
						parent-node = <0x266>;
						phandle = <0x57f>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife1-ubwc-stats-wr {
						cell-index = <0x11>;
						client-name = "ife1";
						constituent-paths = <0x1 0x2 0x3>;
						node-name = "ife1-ubwc-stats-wr";
						parent-node = <0x263>;
						phandle = <0x574>;
						traffic-data = <0x102>;
						traffic-transaction-type = <0x1>;
					};

					ife2-rdi-all-wr {
						cell-index = <0x14>;
						client-name = "ife2";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife2-rdi-all-wr";
						parent-node = <0x264>;
						phandle = <0x577>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ife3-rdi-all-wr {
						cell-index = <0x15>;
						client-name = "ife3";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife3-rdi-all-wr";
						parent-node = <0x264>;
						phandle = <0x578>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ife4-rdi-all-wr {
						cell-index = <0x16>;
						client-name = "ife4";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife4-rdi-all-wr";
						parent-node = <0x264>;
						phandle = <0x579>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ife5-rdi-all-wr {
						cell-index = <0x17>;
						client-name = "ife5";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife5-rdi-all-wr";
						parent-node = <0x264>;
						phandle = <0x57a>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ife6-rdi-all-wr {
						cell-index = <0x1d>;
						client-name = "ife6";
						constituent-paths = <0x4 0x5 0x6 0x7>;
						node-name = "ife6-rdi-all-wr";
						parent-node = <0x266>;
						phandle = <0x580>;
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-all-wr {
						cell-index = <0x1f>;
						client-name = "ipe0";
						constituent-paths = <0x22 0x23 0x24>;
						node-name = "ipe0-all-wr";
						parent-node = <0x267>;
						phandle = <0x582>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-in-rd {
						cell-index = <0x23>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						parent-node = <0x262>;
						phandle = <0x586>;
						traffic-data = <0x20>;
						traffic-transaction-type = <0x0>;
					};

					ipe0-ref-rd {
						cell-index = <0x21>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						parent-node = <0x268>;
						phandle = <0x584>;
						traffic-data = <0x21>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-rd {
						cell-index = <0x27>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-rd";
						parent-node = <0x26a>;
						phandle = <0x58a>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x25>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-wr";
						parent-node = <0x269>;
						phandle = <0x588>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					jpeg-enc0-all-rd {
						cell-index = <0x26>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-rd";
						parent-node = <0x26a>;
						phandle = <0x589>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x24>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-wr";
						parent-node = <0x269>;
						phandle = <0x587>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-nrt0-rd0 {
						cell-index = <0xd>;
						node-name = "level1-nrt0-rd0";
						parent-node = <0x262>;
						phandle = <0x268>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-rd2 {
						cell-index = <0xf>;
						node-name = "level1-nrt0-rd2";
						parent-node = <0x262>;
						phandle = <0x26a>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-wr0 {
						cell-index = <0xc>;
						node-name = "level1-nrt0-wr0";
						parent-node = <0x261>;
						phandle = <0x267>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-wr1 {
						cell-index = <0xe>;
						node-name = "level1-nrt0-wr1";
						parent-node = <0x261>;
						phandle = <0x269>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-rd0 {
						cell-index = <0xa>;
						node-name = "level1-rt0-rd0";
						parent-node = <0x260>;
						phandle = <0x265>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr0 {
						cell-index = <0x8>;
						node-name = "level1-rt0-wr0";
						parent-node = <0x25f>;
						phandle = <0x263>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr1 {
						cell-index = <0x9>;
						node-name = "level1-rt0-wr1";
						parent-node = <0x25f>;
						phandle = <0x264>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr2 {
						cell-index = <0xb>;
						node-name = "level1-rt0-wr2";
						parent-node = <0x25f>;
						phandle = <0x266>;
						traffic-merge-type = <0x0>;
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x2>;

					level2-nrt0-rd {
						cell-index = <0x6>;
						node-name = "level2-nrt0-rd";
						parent-node = <0x25d>;
						phandle = <0x262>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt0-wr {
						cell-index = <0x5>;
						node-name = "level2-nrt0-wr";
						parent-node = <0x25d>;
						phandle = <0x261>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt1-rd {
						bus-width-factor = <0x4>;
						cell-index = <0x7>;
						node-name = "level2-nrt1-rd";
						parent-node = <0x25e>;
						phandle = <0x26b>;
						traffic-merge-type = <0x0>;
					};

					level2-rt0-rd {
						cell-index = <0x4>;
						node-name = "level2-rt0-rd";
						parent-node = <0x25c>;
						phandle = <0x260>;
						traffic-merge-type = <0x1>;
					};

					level2-rt0-wr {
						cell-index = <0x3>;
						node-name = "level2-rt0-wr";
						parent-node = <0x25c>;
						phandle = <0x25f>;
						traffic-merge-type = <0x1>;
					};
				};

				level3-nodes {
					level-index = <0x3>;

					level3-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level3-nrt0-rd-wr-sum";
						phandle = <0x25d>;
						qcom,axi-port-name = "cam_sf_0";
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_0_mnoc";
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x2>;
						node-name = "level3-nrt1-rd-wr-sum";
						phandle = <0x25e>;
						qcom,axi-port-name = "cam_sf_icp";
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_icp_mnoc";
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0xab 0x200 0x0 0x0 0xab 0x200 0x0 0x0>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};

					level3-rt0-rd-wr-sum {
						cell-index = <0x0>;
						ib-bw-voting-needed;
						node-name = "level3-rt0-rd-wr-sum";
						phandle = <0x25c>;
						qcom,axi-port-name = "cam_hf_0";
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_0_mnoc";
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0xaa 0x200 0x0 0x0 0xaa 0x200 0x0 0x0>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};
				};
			};
		};

		qcom,cam-fd {
			compat-hw-name = "qcom,fd";
			compatible = "qcom,cam-fd";
			num-fd = <0x1>;
			status = "ok";
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
			icp_pc_en;
			ipe_bps_pc_en;
			num-a5 = <0x1>;
			num-bps = <0x1>;
			num-ipe = <0x1>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-jpeg {
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x25b>;
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x47 0x20c0 0x400 0x47 0x24c0 0x400>;
				label = "cpas-cdm0";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x571>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_custom {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x47 0x8a0 0x400 0x47 0x8a1 0x400 0x47 0xca0 0x400 0x47 0xca1 0x400>;
				label = "custom";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x56e>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x47 0x2080 0x400 0x47 0x2480 0x400>;
				label = "fd";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x572>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x47 0x20e2 0x400 0x47 0x24e2 0x400 0x47 0x2000 0x400 0x47 0x2001 0x400 0x47 0x2400 0x400 0x47 0x2401 0x400 0x47 0x2060 0x400 0x47 0x2061 0x400 0x47 0x2460 0x400 0x47 0x2461 0x400 0x47 0x2020 0x400 0x47 0x2021 0x400 0x47 0x2420 0x400 0x47 0x2421 0x400>;
				label = "icp";
				qcom,iommu-dma-addr-pool = <0x10c00000 0xcf300000>;

				iova-mem-map {
					phandle = <0x570>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-firmware {
						iova-region-id = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xcf300000>;
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-id = <0x4>;
						iova-region-len = <0x100000>;
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x9600000>;
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x47 0x800 0x400 0x47 0x801 0x400 0x47 0x840 0x400 0x47 0x841 0x400 0x47 0xc00 0x400 0x47 0xc01 0x400 0x47 0xc40 0x400 0x47 0xc41 0x400>;
				label = "ife";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x56d>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x47 0x2040 0x400 0x47 0x2440 0x400>;
				label = "jpeg";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x56f>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,camcc@ad00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x16 0xb>;
			compatible = "qcom,camcc-kona-v2", "syscon";
			phandle = <0x6c>;
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x68>;
			vdd_mx-supply = <0x69>;
		};

		qcom,cc-debug {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0x15 0x0>;
			compatible = "qcom,kona-debugcc";
			phandle = <0x370>;
			qcom,apsscc = <0x6e>;
			qcom,camcc = <0x6c>;
			qcom,dispcc = <0x6b>;
			qcom,gcc = <0x16>;
			qcom,gpucc = <0x6d>;
			qcom,mccc = <0x6f>;
			qcom,npucc = <0x54>;
			qcom,videocc = <0x6a>;
		};

		qcom,cci@ac4f000 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_0_clk_src", "cci_0_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x6c 0x9 0x6c 0x8>;
			compatible = "qcom,cci";
			gdscr-supply = <0x252>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x65 0x65 0x0 0x65 0x66 0x0 0x65 0x67 0x0 0x65 0x68 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x1>;
			phandle = <0x563>;
			pinctrl-0 = <0x253 0x254>;
			pinctrl-1 = <0x255 0x256>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac4f000 0x1000>;
			reg-cam-base = <0x4f000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x566>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x565>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x567>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x564>;
				status = "ok";
			};
		};

		qcom,cci@ac50000 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_1_clk_src", "cci_1_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x6c 0xb 0x6c 0xa>;
			compatible = "qcom,cci";
			gdscr-supply = <0x252>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2", "CCI_I2C_DATA3", "CCI_I2C_CLK3";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x65 0x69 0x0 0x65 0x6a 0x0 0x65 0x6b 0x0 0x65 0x6c 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x10f 0x1>;
			phandle = <0x568>;
			pinctrl-0 = <0x257 0x258>;
			pinctrl-1 = <0x259 0x25a>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac50000 0x1000>;
			reg-cam-base = <0x50000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_1_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x56b>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x56a>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x56c>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x569>;
				status = "ok";
			};
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,config-arr = <0x18040060 0x18050060 0x18060060 0x18070060>;
			qcom,threshold-arr = <0x18040058 0x18050058 0x18060058 0x18070058>;
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060>;
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058>;
		};

		qcom,cnss-qca6490@b0000000 {
			cnss-daemon-support;
			cnss-enable-self-recovery;
			compatible = "qcom,cnss-qca6490";
			mhi,buffer-len = <0x8000>;
			mhi,m2-no-db-access;
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;
			phandle = <0x3a4>;
			pinctrl-0 = <0xa4>;
			pinctrl-1 = <0xa5>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			qcom,cmd_db_name = "smpf2";
			qcom,converged-dt;
			qcom,msm-bus,name = "msm-cnss";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x8ca 0x186a00 0x2d 0x200 0x1d4c 0x186a00 0x2d 0x200 0x7530 0x1b8a00 0x2d 0x200 0x186a0 0x1b8a00 0x2d 0x200 0x2ab98 0x5eec00 0x2d 0x200 0x1d4c 0x216600>;
			qcom,set-wlaon-pwr-ctrl;
			qcom,smmu-s1-enable;
			qcom,vdd-wlan-aon-config = <0xe7ef0 0xe7ef0 0x0 0x0 0x1>;
			qcom,vdd-wlan-dig-config = <0xe7ef0 0xe86c0 0x0 0x0 0x1>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa1-config = <0x1f20c0 0x1f20c0 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x0 0x0 0x1>;
			qcom,wlan-ant-switch-config = <0x1b7740 0x1b7740 0x0 0x0 0x0>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-rc-num = <0x0>;
			reg = <0xb0000000 0x10000 0xb2e5510 0x5c0>;
			reg-names = "smmu_iova_ipa", "tcs_cmd";
			vdd-wlan-aon-supply = <0xa6>;
			vdd-wlan-dig-supply = <0xa7>;
			vdd-wlan-io-supply = <0xa8>;
			vdd-wlan-rfa1-supply = <0xa9>;
			vdd-wlan-rfa2-supply = <0xaa>;
			wlan-ant-switch-supply = <0xab>;
			wlan-en-gpio = <0x65 0x14 0x0>;

			mhi_channels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				mhi_chan@0 {
					label = "LOOPBACK";
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x0>;
				};

				mhi_chan@1 {
					label = "LOOPBACK";
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x1>;
				};

				mhi_chan@20 {
					label = "IPCR";
					mhi,auto-start;
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x1>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x14>;
				};

				mhi_chan@21 {
					label = "IPCR";
					mhi,auto-queue;
					mhi,auto-start;
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x15>;
				};

				mhi_chan@4 {
					label = "DIAG";
					mhi,chan-dir = <0x1>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x4>;
				};

				mhi_chan@5 {
					label = "DIAG";
					mhi,chan-dir = <0x2>;
					mhi,data-type = <0x0>;
					mhi,doorbell-mode = <0x2>;
					mhi,ee = <0x14>;
					mhi,event-ring = <0x1>;
					mhi,num-elements = <0x20>;
					reg = <0x5>;
				};
			};

			mhi_devices {

				mhi_qrtr {
					mhi,chan = "IPCR";
					mhi,early-notify;
					qcom,low-latency;
					qcom,net-id = <0x0>;
				};
			};

			mhi_events {

				mhi_event@0 {
					mhi,brstmode = <0x2>;
					mhi,data-type = <0x1>;
					mhi,intmod = <0x0>;
					mhi,msi = <0x1>;
					mhi,num-elements = <0x20>;
					mhi,priority = <0x0>;
				};

				mhi_event@1 {
					mhi,brstmode = <0x2>;
					mhi,intmod = <0x0>;
					mhi,msi = <0x2>;
					mhi,num-elements = <0x100>;
					mhi,priority = <0x0>;
				};

				mhi_event@2 {
					mhi,brstmode = <0x2>;
					mhi,data-type = <0x3>;
					mhi,intmod = <0x1>;
					mhi,msi = <0x0>;
					mhi,num-elements = <0x20>;
					mhi,priority = <0x2>;
				};
			};
		};

		qcom,cpas-cdm0@ac4d000 {
			camss-supply = <0x252>;
			cdm-client-names = "ife";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0>;
			clocks = <0x6c 0x6d 0x6c 0xd>;
			compatible = "qcom,cam170-cpas-cdm0";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1cd 0x1>;
			label = "cpas-cdm";
			reg = <0xac4d000 0x1000>;
			reg-cam-base = <0x4d000>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpas-cdm1@acb4200 {
			camss-supply = <0x252>;
			cdm-client-names = "ife0";
			cell-index = <0x1>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0>;
			clocks = <0x6c 0x6d 0x6c 0xd>;
			compatible = "qcom,cam480-cpas-cdm1";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1c8 0x1>;
			label = "cpas-cdm";
			reg = <0xacb4200 0x1000>;
			reg-cam-base = <0xb4200>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			status = "disabled";
		};

		qcom,cpas-cdm2@acc3200 {
			camss-supply = <0x252>;
			cdm-client-names = "ife1";
			cell-index = <0x2>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0 0x0>;
			clocks = <0x6c 0x6d 0x6c 0xd>;
			compatible = "qcom,cam480-cpas-cdm2";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x11f 0x1>;
			label = "cpas-cdm";
			reg = <0xacc3200 0x1000>;
			reg-cam-base = <0xc3200>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			status = "disabled";
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x4a>;
			phandle = <0x4b>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x245 0x4>;
			phandle = <0x359>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x4b>;
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x4c>;
			phandle = <0x4d>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu-llcc-ddr-bwmon@9091000 {
			compatible = "qcom,bimc-bwmon5";
			interrupts = <0x0 0x51 0x4>;
			phandle = <0x35a>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x4d>;
			reg = <0x9091000 0x1000>;
			reg-names = "base";
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x4a>;
			phandle = <0x57>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x35f>;
			qcom,cpulist = <0xd 0xe 0xf 0x10>;

			qcom,cpu0-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x360>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x493e0 0x11e1a300 0x62700 0x18085800 0x7e900 0x1ee62800 0xa8c00 0x249f0000 0xd7a00 0x3135a800 0x106800 0x36ee8000 0x11df00 0x3ca75800 0x148200 0x43852800 0x15ae00 0x493e0000 0x172500 0x4ef6d800 0x189c00 0x5a688800 0x1b8a00 0x60216000>;
				qcom,target-dev = <0x56>;
			};

			qcom,cpu0-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x361>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xc0300 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
				qcom,target-dev = <0x57>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x362>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0xd 0xe 0xf 0x10>;
				qcom,target-dev = <0x58>;

				ddr4-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xc0300 0x6b8 0x11df00 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xc0300 0x6b8 0x11df00 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
					qcom,ddr-type = <0x8>;
				};
			};
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x4c>;
			phandle = <0x58>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x4c>;
			phandle = <0x5d>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu4-cpu-ddr-qoslat {
			compatible = "qcom,devfreq-qoslat";
			governor = "powersave";
			mboxes = <0x2 0x0>;
			operating-points-v2 = <0x55>;
			phandle = <0x5e>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x4a>;
			phandle = <0x5b>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu4-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x363>;
			qcom,cpulist = <0x11 0x12 0x13 0x14>;

			qcom,cpu4-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x368>;
				qcom,target-dev = <0x5d>;

				ddr4-map {
					qcom,core-dev-table = <0x1c6b00 0x2fa 0x29e500 0xf27 0x2b5c00 0x1f2c>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x1c6b00 0x2fa 0x29e500 0xf27 0x2b5c00 0x28c5>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu4-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x364>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x493e0 0x11e1a300 0xc9900 0x249f0000 0x11df00 0x3135a800 0x168f00 0x3ca75800 0x197d00 0x493e0000 0x1f5900 0x4ef6d800 0x24ea00 0x5a688800 0x2b5c00 0x60216000>;
				qcom,cpulist = <0x11 0x12 0x13>;
				qcom,target-dev = <0x59>;
			};

			qcom,cpu4-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x366>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x493e0 0x8f0 0xad700 0x11e1 0x101d00 0x1bc6 0x13a100 0x23c3 0x1c6b00 0x300a 0x24ea00 0x379c 0x2b5c00 0x3b9a>;
				qcom,target-dev = <0x5b>;
			};

			qcom,cpu4-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x367>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,cpulist = <0x11 0x12 0x13 0x14>;
				qcom,target-dev = <0x5c>;

				ddr4-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xc9900 0x826 0x101d00 0xb71 0x13a100 0xf27 0x180600 0x1429 0x1c6b00 0x172b 0x24ea00 0x1ae1 0x29e500 0x1f2c 0x2b5c00 0x28c5>;
					qcom,ddr-type = <0x7>;
				};

				ddr5-map {
					qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xc9900 0x826 0x101d00 0xb71 0x13a100 0xf27 0x1c6b00 0x172b 0x24ea00 0x1ae1 0x29e500 0x1f2c 0x2b5c00 0x28c5>;
					qcom,ddr-type = <0x8>;
				};
			};

			qcom,cpu4-qoslatmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x369>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0x493e0 0x1 0x2dc6c0 0x2>;
				qcom,target-dev = <0x5e>;
			};

			qcom,cpu7-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x365>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x493e0 0x11e1a300 0xc9900 0x249f0000 0x11df00 0x3135a800 0x168f00 0x3ca75800 0x197d00 0x493e0000 0x1f5900 0x4ef6d800 0x24ea00 0x5a688800 0x2b5c00 0x60216000>;
				qcom,cpulist = <0x14>;
				qcom,target-dev = <0x5a>;
			};
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x4c>;
			phandle = <0x5c>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpucc {
			#clock-cells = <0x1>;
			clock-output-names = "cpucc_clocks";
			compatible = "qcom,dummycc";
			phandle = <0x1ad>;
		};

		qcom,cpufreq-hw {
			#freq-domain-cells = <0x2>;
			clock-names = "xo", "alternate";
			clocks = <0x15 0x0 0x16 0xd1>;
			compatible = "qcom,cpufreq-hw-epss";
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4 0x0 0x13 0x4>;
			phandle = <0x4>;
			qcom,lut-row-size = <0x4>;
			qcom,skip-enable-check;
			reg = <0x18591000 0x1000 0x18592000 0x1000 0x18593000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2";

			cpu7-notify {
				#cooling-cells = <0x2>;
				phandle = <0x27>;
				qcom,cooling-cpu = <0x14>;
			};

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x1f>;
					qcom,cpu = <0xd>;
				};

				cpu1-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x21>;
					qcom,cpu = <0xe>;
				};

				cpu2-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x23>;
					qcom,cpu = <0xf>;
				};

				cpu3-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x25>;
					qcom,cpu = <0x10>;
				};

				cpu4-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x29>;
					qcom,cpu = <0x11>;
				};

				cpu5-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x2c>;
					qcom,cpu = <0x12>;
				};

				cpu6-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x2f>;
					qcom,cpu = <0x13>;
				};

				cpu7-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x32>;
					qcom,cpu = <0x14>;
				};
			};

			qcom,limits-dcvs {
				compatible = "qcom,msm-hw-limits";
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x4e20>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
				isens_vref_0p8-supply = <0x17>;
				isens_vref_1p8-supply = <0x18>;
			};
		};

		qcom,csid-lite0@acd9200 {
			camss-supply = <0x252>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x6c 0x41 0x6c 0x40 0x6c 0xe 0x6c 0x3f 0x6c 0x3e 0x6c 0x3b 0x6c 0x3d>;
			compatible = "qcom,csid-lite480";
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d4 0x1>;
			phandle = <0x596>;
			reg = <0xacd9200 0x1000>;
			reg-cam-base = <0xd9200>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid-lite1@acdb400 {
			camss-supply = <0x252>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_lite_ahb", "ife_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x6c 0x41 0x6c 0x40 0x6c 0xe 0x6c 0x3f 0x6c 0x3e 0x6c 0x3b 0x6c 0x3d>;
			compatible = "qcom,csid-lite480";
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x167 0x1>;
			phandle = <0x598>;
			reg = <0xacdb400 0x1000>;
			reg-cam-base = <0xdb400>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid0@acb5200 {
			camss-supply = <0x252>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_0_areg", "ife_0_ahb", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x14dc9380 0x0 0x5f5e100 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c4fecc0 0x0 0xbebc200 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x22551000 0x0 0x11e1a300 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x2aea5400 0x0 0x17d78400 0x0 0x0>;
			clocks = <0x6c 0x30 0x6c 0x2f 0x6c 0xe 0x6c 0x2e 0x6c 0x2d 0x6c 0x2c 0x6c 0x2a 0x6c 0x29 0x6c 0x2b>;
			compatible = "qcom,csid480";
			ife0-supply = <0x26d>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x1>;
			phandle = <0x590>;
			reg = <0xacb5200 0x1000>;
			reg-cam-base = <0xb5200>;
			reg-names = "csid";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid1@acc4200 {
			camss-supply = <0x252>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_1_areg", "ife_1_ahb", "ife_axi_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x14dc9380 0x0 0x5f5e100 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x1c4fecc0 0x0 0xbebc200 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x22551000 0x0 0x11e1a300 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x2aea5400 0x0 0x17d78400 0x0 0x0>;
			clocks = <0x6c 0x39 0x6c 0x38 0x6c 0xe 0x6c 0x37 0x6c 0x36 0x6c 0x35 0x6c 0x33 0x6c 0x32 0x6c 0x34>;
			compatible = "qcom,csid480";
			ife1-supply = <0x26e>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x1>;
			phandle = <0x593>;
			reg = <0xacc4200 0x1000>;
			reg-cam-base = <0xc4200>;
			reg-names = "csid";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid2@aceb200 {
			camss-supply = <0x252>;
			cell-index = <0x7>;
			clock-cntl-level = "lowsvs", "svs", "svs_11", "turbo";
			clock-names = "sbi_csid_clk_src", "sbi_csid_clk", "cphy_rx_clk_src", "sbi_cphy_rx_clk", "sbi_clk_src", "sbi_clk", "sbi_axi_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x14dc9380 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x22551000 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2aea5400 0x0 0x0>;
			clock_control-debugfs = "true";
			compatible = "qcom,cam-csid480";
			interrupt-names = "csid";
			interrupts = <0x0 0x1c6 0x1>;
			phandle = <0x594>;
			reg = <0xaceb200 0x1000>;
			reg-cam-base = <0xeb200>;
			reg-names = "csid";
			regulator-names = "camss", "sbi";
			sbi-supply = <0x26c>;
			src-lock-name = "sbi_csid_clk_src";
			status = "ok";
		};

		qcom,csid_custom@aceb200 {
			camss-supply = <0x252>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "sbi_csid_clk_src", "sbi_csid_clk", "cphy_rx_clk_src", "sbi_cphy_rx_clk", "sbi_clk_src", "sbi_clk", "sbi_axi_clk", "sbi_ahb_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x14dc9380 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x22551000 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x2aea5400 0x0 0x0 0x0>;
			clocks = <0x6c 0x67 0x6c 0x66 0x6c 0xe 0x6c 0x65 0x6c 0x2d 0x6c 0x64 0x6c 0x63 0x6c 0x62>;
			compatible = "qcom,csid-custom480";
			interrupt-names = "csid_custom";
			interrupts = <0x0 0x1c6 0x1>;
			phandle = <0x58f>;
			reg = <0xaceb200 0x1000>;
			reg-cam-base = <0xeb200>;
			reg-names = "csid_custom";
			regulator-names = "camss", "sbi";
			sbi-supply = <0x26c>;
			src-clock-name = "sbi_csid_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac6a000 {
			cell-index = <0x0>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x6c 0xe 0x6c 0x1b 0x6c 0x10 0x6c 0xf>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x252>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1dd 0x1>;
			mipi-csi-vdd-supply = <0x7c>;
			phandle = <0x55d>;
			refgen-supply = <0xb3>;
			reg = <0xac6a000 0x2000>;
			reg-cam-base = <0x6a000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac6c000 {
			cell-index = <0x1>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x6c 0xe 0x6c 0x1c 0x6c 0x12 0x6c 0x11>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x252>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1de 0x1>;
			mipi-csi-vdd-supply = <0x7c>;
			phandle = <0x55e>;
			refgen-supply = <0xb3>;
			reg = <0xac6c000 0x2000>;
			reg-cam-base = <0x6c000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac6e000 {
			cell-index = <0x2>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x6c 0xe 0x6c 0x1d 0x6c 0x14 0x6c 0x13>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x252>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1df 0x1>;
			mipi-csi-vdd-supply = <0x7c>;
			phandle = <0x55f>;
			refgen-supply = <0xb3>;
			reg = <0xac6e000 0x2000>;
			reg-cam-base = <0x6e000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac70000 {
			cell-index = <0x3>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x6c 0xe 0x6c 0x1e 0x6c 0x16 0x6c 0x15>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x252>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1c0 0x1>;
			mipi-csi-vdd-supply = <0x7c>;
			phandle = <0x560>;
			refgen-supply = <0xb3>;
			reg = <0xac70000 0x2000>;
			reg-cam-base = <0x70000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			src-clock-name = "csi3phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac72000 {
			cell-index = <0x4>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x6c 0xe 0x6c 0x1f 0x6c 0x18 0x6c 0x17>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x252>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x56 0x1>;
			mipi-csi-vdd-supply = <0x7c>;
			phandle = <0x561>;
			refgen-supply = <0xb3>;
			reg = <0xac72000 0x2000>;
			reg-cam-base = <0x72000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			src-clock-name = "csi4phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac74000 {
			cell-index = <0x5>;
			clock-cntl-level = "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy5_clk", "csi5phytimer_clk_src", "csi5phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			clocks = <0x6c 0xe 0x6c 0x20 0x6c 0x1a 0x6c 0x19>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x252>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x59 0x1>;
			mipi-csi-vdd-supply = <0x7c>;
			phandle = <0x562>;
			refgen-supply = <0xb3>;
			reg = <0xac74000 0x2000>;
			reg-cam-base = <0x74000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			src-clock-name = "csi5phytimer_clk_src";
			status = "ok";
		};

		qcom,cvp@ab00000 {
			cache-slice-names = "cvp";
			clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
			clocks = <0x16 0xcf 0x6a 0xb 0x6a 0x7>;
			compatible = "qcom,msm-cvp", "qcom,kona-cvp";
			cvp-core-supply = <0x32e>;
			cvp-supply = <0x32d>;
			interrupts = <0x0 0xea 0x4>;
			phandle = <0x607>;
			qcom,allowed-clock-rates = <0x10b07600 0x15d0b780 0x1a76e700>;
			qcom,clock-configs = <0x0 0x1 0x1>;
			qcom,proxy-clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
			qcom,reg-presets = <0xb0088 0x0>;
			reg = <0xab00000 0x100000>;
			reset-names = "cvp_axi_reset", "cvp_core_reset";
			resets = <0x16 0x2c 0x6a 0x5>;
			status = "ok";

			cvp_bus_ddr {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x8a>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-slave = <0x200>;
			};

			cvp_cnoc {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x254>;
			};

			cvp_non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x47 0x2120 0x400>;
				label = "cvp_hlos";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
			};

			cvp_secure_nonpixel_cb {
				buffer-types = <0x741>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x47 0x2124 0x400>;
				label = "cvp_sec_nonpixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-vmid = <0xb>;
			};

			cvp_secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x47 0x2123 0x400>;
				label = "cvp_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-vmid = <0xa>;
			};

			qcom,msm-cvp,mem_cdsp {
				compatible = "qcom,msm-cvp,mem-cdsp";
				memory-region = <0x32f>;
			};
		};

		qcom,cvpss@abb0000 {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x9a>;
			qcom,firmware-name = "cvpss";
			qcom,pas-id = <0x1a>;
			reg = <0xabb0000 0x2000>;
			status = "ok";
		};

		qcom,ddr-stats@c3f0000 {
			compatible = "qcom,ddr-stats";
			reg = <0xc300000 0x1000 0xc3f001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,devfreq-l3 {
			compatible = "qcom,devfreq-fw";
			reg = <0x18590000 0x4 0x18590100 0xa0 0x18590320 0x4>;
			reg-names = "en-base", "ftbl-base", "perf-base";

			qcom,cdsp-cdsp-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x8d>;
			};

			qcom,cpu0-cpu-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x56>;
			};

			qcom,cpu4-cpu-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x59>;
			};

			qcom,cpu7-cpu-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x5a>;
			};
		};

		qcom,dispcc@af00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x16 0x18>;
			compatible = "qcom,kona-dispcc", "syscon";
			phandle = <0x6b>;
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x68>;
		};

		qcom,dp_display@ae90000 {
			cell-index = <0x0>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "pixel1_parent", "strm0_pixel_clk", "strm1_pixel_clk";
			clocks = <0x6b 0xc 0x15 0x0 0x16 0xc5 0x6b 0x12 0x6b 0x15 0x6b 0x1b 0x24c 0x5 0x6b 0x17 0x24c 0x5 0x6b 0x1a 0x6b 0x16>;
			compatible = "qcom,dp-display";
			interrupt-parent = <0x24b>;
			interrupts = <0xc 0x0>;
			phandle = <0x552>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,dsc-feature-enable;
			qcom,fec-feature-enable;
			qcom,max-dp-dsc-blks = <0x2>;
			qcom,max-dp-dsc-input-width-pixs = <0x800>;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,phy-version = <0x420>;
			qcom,widebus-enable;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae91000 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x88ea040 0x10 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x94>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1";
			vdda-0p9-supply = <0x186>;
			vdda-1p2-supply = <0x7c>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x80e8>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x1ec30>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,fd@ac5f000 {
			camss-vdd-supply = <0x252>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "fd_core_clk_src", "fd_core_clk", "fd_core_uar_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x6c 0x23 0x6c 0x22 0x6c 0x24>;
			compatible = "qcom,fd600";
			interrupt-names = "fd";
			interrupts = <0x0 0x1ce 0x1>;
			phandle = <0x59f>;
			reg = <0xac5f000 0x1000 0xac60000 0x400>;
			reg-cam-base = <0x5f000 0x60000>;
			reg-names = "fd_core", "fd_wrapper";
			regulator-names = "camss-vdd";
			src-clock-name = "fd_core_clk_src";
			status = "ok";
		};

		qcom,gcc@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gcc-kona", "syscon";
			phandle = <0x16>;
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x66>;
			vdd_cx_ao-supply = <0x67>;
			vdd_mm-supply = <0x68>;
		};

		qcom,gdsc@106004 {
			compatible = "qcom,gdsc";
			phandle = <0x177>;
			qcom,retain-regs;
			reg = <0x106004 0x4>;
			regulator-name = "pcie_2_gdsc";
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			phandle = <0x181>;
			qcom,retain-regs;
			reg = <0x10f004 0x4>;
			regulator-name = "usb30_prim_gdsc";
		};

		qcom,gdsc@110004 {
			compatible = "qcom,gdsc";
			phandle = <0x187>;
			qcom,retain-regs;
			reg = <0x110004 0x4>;
			regulator-name = "usb30_sec_gdsc";
		};

		qcom,gdsc@16b004 {
			compatible = "qcom,gdsc";
			phandle = <0x16a>;
			qcom,retain-regs;
			reg = <0x16b004 0x4>;
			regulator-name = "pcie_0_gdsc";
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			phandle = <0x371>;
			qcom,retain-regs;
			reg = <0x177004 0x4>;
			regulator-name = "ufs_phy_gdsc";
		};

		qcom,gdsc@17d050 {
			compatible = "qcom,gdsc";
			phandle = <0x17c>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d050 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
		};

		qcom,gdsc@17d054 {
			compatible = "qcom,gdsc";
			phandle = <0x17e>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d054 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
		};

		qcom,gdsc@17d058 {
			compatible = "qcom,gdsc";
			phandle = <0x17d>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d058 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
		};

		qcom,gdsc@17d06c {
			compatible = "qcom,gdsc";
			phandle = <0x17f>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d06c 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
		};

		qcom,gdsc@18d004 {
			compatible = "qcom,gdsc";
			phandle = <0x171>;
			qcom,retain-regs;
			reg = <0x18d004 0x4>;
			regulator-name = "pcie_1_gdsc";
		};

		qcom,gdsc@3d9100c {
			compatible = "qcom,gdsc";
			domain-addr = <0x72>;
			parent-supply = <0x74>;
			phandle = <0x1ae>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			qcom,skip-disable-before-sw-enable;
			reg = <0x3d9100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			sw-reset = <0x73>;
			vdd_parent-supply = <0x74>;
		};

		qcom,gdsc@3d9106c {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x71>;
			parent-supply = <0x66>;
			phandle = <0x17b>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x3d9106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			vdd_parent-supply = <0x66>;
		};

		qcom,gdsc@9981004 {
			clock-names = "ahb_clk";
			clocks = <0x16 0x2b>;
			compatible = "qcom,gdsc";
			phandle = <0x1dd>;
			qcom,retain-regs;
			reg = <0x9981004 0x4>;
			regulator-name = "npu_core_gdsc";
		};

		qcom,gdsc@abf0bf8 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xcd>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x98>;
			qcom,msm-bus,name = "mvs0c_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			qcom,retain-regs;
			reg = <0xabf0bf8 0x4>;
			regulator-name = "mvs0c_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@abf0c98 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xcd>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x32d>;
			qcom,msm-bus,name = "mvs1c_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			qcom,retain-regs;
			reg = <0xabf0c98 0x4>;
			regulator-name = "mvs1c_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@abf0d18 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xcd>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x32c>;
			qcom,msm-bus,name = "mvs0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xabf0d18 0x4>;
			regulator-name = "mvs0_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@abf0d98 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xcd>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x32e>;
			qcom,msm-bus,name = "mvs1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xabf0d98 0x4>;
			regulator-name = "mvs1_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@ad07004 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x270>;
			qcom,msm-bus,name = "bps_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xad07004 0x4>;
			regulator-name = "bps_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@ad08004 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x26f>;
			qcom,msm-bus,name = "ipe_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xad08004 0x4>;
			regulator-name = "ipe_0_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@ad09004 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x26c>;
			qcom,msm-bus,name = "sbi_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,retain-regs;
			reg = <0xad09004 0x4>;
			regulator-name = "sbi_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@ad0a004 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x26d>;
			qcom,msm-bus,name = "ife_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,retain-regs;
			reg = <0xad0a004 0x4>;
			regulator-name = "ife_0_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@ad0b004 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x26e>;
			qcom,msm-bus,name = "ife_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,retain-regs;
			reg = <0xad0b004 0x4>;
			regulator-name = "ife_1_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@ad0c144 {
			clock-names = "ahb_clk";
			clocks = <0x16 0xb>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x252>;
			qcom,gds-timeout = <0x1f4>;
			qcom,msm-bus,name = "titan_top_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,retain-regs;
			reg = <0xad0c144 0x4>;
			regulator-name = "titan_top_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,gdsc@af03000 {
			clock-names = "ahb_clk";
			clocks = <0x16 0x18>;
			compatible = "qcom,gdsc";
			parent-supply = <0x68>;
			phandle = <0x70>;
			proxy-supply = <0x70>;
			qcom,msm-bus,name = "mdss_core_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x1>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf03000 0x4>;
			regulator-name = "mdss_core_gdsc";
			vdd_parent-supply = <0x68>;
		};

		qcom,glink {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				interrupt-parent = <0x89>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x89 0x3 0x0>;
				phandle = <0x8c>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x8b 0x8a>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,net-id = <0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			cdsp {
				interrupt-parent = <0x89>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				mbox-names = "dsps_smem";
				mboxes = <0x89 0x6 0x0>;
				phandle = <0x8a>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x8c 0x8b 0x8e>;
				};

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,net-id = <0x1>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x8d>;
					};

					qcom,msm_cdsp_rm {
						#cooling-cells = <0x2>;
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x3c>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x2>;
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
					};

					qcom,msm_hvx_rm {
						#cooling-cells = <0x2>;
						compatible = "qcom,msm-hvx-rm";
						phandle = <0x39a>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			dsps {
				interrupt-parent = <0x89>;
				interrupts = <0x4 0x0 0x1>;
				label = "slpi";
				mbox-names = "dsps_smem";
				mboxes = <0x89 0x4 0x0>;
				phandle = <0x8b>;
				qcom,glink-label = "dsps";
				qcom,remote-pid = <0x3>;
				transport = "smem";

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x8c 0x8a>;
				};

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
					qcom,net-id = <0x2>;
				};
			};

			npu {
				interrupt-parent = <0x89>;
				interrupts = <0x7 0x0 0x1>;
				label = "npu";
				mbox-names = "npu_smem";
				mboxes = <0x3f 0x7 0x0>;
				phandle = <0x8e>;
				qcom,glink-label = "npu";
				qcom,remote-pid = <0xa>;
				transport = "smem";

				qcom,npu_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x8a>;
				};

				qcom,npu_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,net-id = <0x1>;
				};
			};

			spss {
				interrupt-parent = <0x84>;
				interrupts = <0x0 0x0 0x4>;
				label = "spss";
				mbox-names = "spss_spss";
				mboxes = <0x8f 0x0>;
				phandle = <0x39b>;
				qcom,glink-label = "spss";
				qcom,remote-pid = <0x8>;
				reg = <0x1885008 0x8 0x1885010 0x4>;
				reg-names = "qcom,spss-addr", "qcom,spss-size";
				transport = "spss";
			};
		};

		qcom,gmu@3d6a000 {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "gpu_cc_ahb";
			clocks = <0x6d 0x3 0x6d 0x9 0x16 0x16 0x16 0x26 0x6d 0x0>;
			compatible = "qcom,gpu-gmu";
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			label = "kgsl-gmu";
			mbox-names = "aop";
			mboxes = <0x2 0x0>;
			phandle = <0x60e>;
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x0 0x0 0x1a 0x2734 0x0 0x64>;
			reg = <0x3d6a000 0x30000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg", "kgsl_gmu_pdc_seq";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x1ae>;
			vddcx-supply = <0x17b>;

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0x180 0x5 0x400>;
				phandle = <0x610>;
				qcom,iommu-dma = "disabled";
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0x180 0x4 0x400>;
				phandle = <0x60f>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,gpi-dma@800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x24c 0x4 0x0 0x24d 0x4 0x0 0x24e 0x4 0x0 0x24f 0x4 0x0 0x250 0x4 0x0 0x251 0x4 0x0 0x252 0x4 0x0 0x253 0x4 0x0 0x254 0x4 0x0 0x255 0x4>;
			iommus = <0x47 0x76 0x0>;
			phandle = <0x2c2>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x6000>;
			qcom,gpii-mask = <0x3f>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xa>;
			qcom,smmu-cfg = <0x1>;
			reg = <0x800000 0x70000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@900000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4 0x0 0x100 0x4>;
			iommus = <0x47 0x5b6 0x0>;
			phandle = <0x280>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x1000>;
			qcom,gpii-mask = <0x7ff>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xf>;
			qcom,smmu-cfg = <0x1>;
			reg = <0x900000 0x70000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4>;
			iommus = <0x47 0x56 0x0>;
			phandle = <0x2a4>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x6000>;
			qcom,gpii-mask = <0x3f>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xa>;
			qcom,smmu-cfg = <0x1>;
			reg = <0xa00000 0x70000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpubw {
			compatible = "qcom,devbw-ddr";
			governor = "bw_vbif";
			operating-points-v2 = <0x50>;
			phandle = <0x331>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,gpucc@3d90000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gpucc-kona", "syscon";
			phandle = <0x6d>;
			reg = <0x3d90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x66>;
			vdd_mx-supply = <0x69>;
		};

		qcom,ife-lite0@acd9000 {
			camss-supply = <0x252>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			clock-rates = <0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0>;
			clocks = <0x6c 0x3b 0x6c 0x3c 0x6c 0x3e 0x6c 0x3d>;
			compatible = "qcom,vfe-lite480";
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d5 0x1>;
			phandle = <0x597>;
			reg = <0xacd9000 0x2200>;
			reg-cam-base = <0xd9000>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,ife-lite1@acdb200 {
			camss-supply = <0x252>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_axi", "ife_clk_src", "ife_clk";
			clock-rates = <0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0>;
			clocks = <0x6c 0x3b 0x6c 0x3c 0x6c 0x3e 0x6c 0x3d>;
			compatible = "qcom,vfe-lite480";
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x168 0x1>;
			phandle = <0x599>;
			reg = <0xacdb200 0x2200>;
			reg-cam-base = <0xdb200>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,ife0@acb4000 {
			camss-supply = <0x252>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_0_ahb", "ife_0_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x5f5e100 0x14dc9380 0x0 0x0 0x0 0xbebc200 0x1c4fecc0 0x0 0x0 0x0 0x11e1a300 0x22551000 0x0 0x0 0x0 0x17d78400 0x2aea5400 0x0 0x0>;
			clock-rates-option = <0x2aea5400>;
			clocks = <0x6c 0x29 0x6c 0x2a 0x6c 0x2d 0x6c 0x2c 0x6c 0x2b>;
			clocks-option = <0x6c 0x31>;
			compatible = "qcom,vfe480";
			ife0-supply = <0x26d>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x1>;
			phandle = <0x592>;
			reg = <0xacb4000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xb4000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife0";
			scl-clk-names = "ife_0_areg";
			src-clock-name = "ife_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ife1@acc3000 {
			camss-supply = <0x252>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_1_ahb", "ife_1_areg", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x5f5e100 0x14dc9380 0x0 0x0 0x0 0xbebc200 0x1c4fecc0 0x0 0x0 0x0 0x11e1a300 0x22551000 0x0 0x0 0x0 0x17d78400 0x2aea5400 0x0 0x0>;
			clock-rates-option = <0x2aea5400>;
			clocks = <0x6c 0x32 0x6c 0x33 0x6c 0x36 0x6c 0x35 0x6c 0x34>;
			clocks-option = <0x6c 0x3a>;
			compatible = "qcom,vfe480";
			ife1-supply = <0x26e>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x1>;
			phandle = <0x595>;
			reg = <0xacc3000 0xd000 0xac42000 0x8000>;
			reg-cam-base = <0xc3000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife1";
			scl-clk-names = "ife_1_areg";
			src-clock-name = "ife_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0x162>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xa>;
			};

			qcom,ion-heap@13 {
				memory-region = <0x161>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xd>;
			};

			qcom,ion-heap@14 {
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				reg = <0xe>;

				cdsp {
					memory-region = <0x163>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@19 {
				memory-region = <0x160>;
				qcom,ion-heap-type = "DMA";
				reg = <0x13>;
			};

			qcom,ion-heap@22 {
				memory-region = <0x15e>;
				phandle = <0x3d5>;
				qcom,ion-heap-type = "DMA";
				reg = <0x16>;
			};

			qcom,ion-heap@25 {
				phandle = <0x3d4>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@26 {
				memory-region = <0x15f>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1a>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x5f>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				phandle = <0x3d6>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x9>;
			};
		};

		qcom,ipa-mpm {
			compatible = "qcom,ipa-mpm";
			qcom,iova-mapping = <0x10000000 0xfffffff>;
			qcom,mhi-chdb-base = <0x64300300>;
			qcom,mhi-erdb-base = "d0\a";
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x137 0x4 0x0 0x1b0 0x4>;
			mboxes = <0x2 0x0>;
			phandle = <0x395>;
			qcom,arm-smmu;
			qcom,bandwidth-vote-for-ipa;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,entire-ipa-block-size = <0x100000>;
			qcom,ipa-endp-delay-wa;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x11>;
			qcom,ipa-wdi3-over-gsi;
			qcom,mhi-event-ring-id-limits = <0x9 0xb>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x5>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x302 0x0 0x0 0x81 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x302 0x249f0 0x927c0 0x81 0x200 0x249f0 0x1b86e0 0x5a 0x249 0x124f8 0x493e0 0x1 0x2a4 0x0 0x12c00 0x8f 0x309 0x0 0x96 0x5a 0x302 0x98968 0x124f80 0x81 0x200 0x98968 0x2ee000 0x5a 0x249 0x4c4b4 0xaae60 0x1 0x2a4 0x0 0x249f0 0x8f 0x309 0x0 0xf0 0x5a 0x302 0x1312d0 0x249f00 0x81 0x200 0x1312d0 0x5eec00 0x5a 0x249 0x98968 0x16e360 0x1 0x2a4 0x0 0x61a80 0x8f 0x309 0x0 0x1d2 0x5a 0x302 0x1e8480 0x3567e0 0x81 0x200 0x1e8480 0x6e2800 0x5a 0x249 0xf4240 0x1d4c00 0x1 0x2a4 0x0 0x61a80 0x8f 0x309 0x0 0x215>;
			qcom,non-tn-collection-on-crash;
			qcom,platform-type = <0x2>;
			qcom,ram-collection-on-crash;
			qcom,register-collection-on-crash;
			qcom,scaling-exceptions = "wdi", "0", "600", "1200", "USB DPL", "0", "2500", "5000", "ODL", "0", "2500", "5000";
			qcom,secure-debug-check-action = <0x0>;
			qcom,smmu-fast-map;
			qcom,testbus-collection-on-crash;
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-tethering-bridge;
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			reg-names = "ipa-base", "gsi-base";

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				dma-coherent;
				iommus = <0x47 0x5c3 0x0>;
				phandle = <0x399>;
				qcom,iommu-group = <0x88>;
				qcom,shared-cb;
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				dma-coherent;
				iommus = <0x47 0x5c0 0x0>;
				phandle = <0x396>;
				qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
				qcom,iommu-dma = "fastmap";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x47 0x5c2 0x0>;
				phandle = <0x398>;
				qcom,iommu-dma = "fastmap";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				dma-coherent;
				iommus = <0x47 0x5c1 0x0>;
				phandle = <0x397>;
				qcom,iommu-dma = "fastmap";
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x86>;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
		};

		qcom,ipa_uc {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x87>;
			qcom,firmware-name = "ipa_uc";
			qcom,pas-id = <0x1b>;
			qcom,pil-force-shutdown;
		};

		qcom,ipcc@408000 {
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			compatible = "qcom,ipcc";
			interrupt-controller;
			interrupts = <0x0 0xe5 0x4>;
			phandle = <0x89>;
			reg = <0x408000 0x1000>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk_src", "ipe_0_clk";
			clock-rates = <0x0 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x1f4add40 0x0 0x0 0x0 0x0 0x29b92700 0x0 0x0 0x0 0x0 0x29b92700 0x0>;
			clocks = <0x6c 0x42 0x6c 0x43 0x6c 0x44 0x6c 0x46 0x6c 0x45>;
			compatible = "qcom,cam-ipe";
			ipe0-vdd-supply = <0x26f>;
			phandle = <0x59b>;
			reg = <0xac9a000 0xc000>;
			reg-cam-base = <0x9a000>;
			reg-names = "ipe0_top";
			regulator-names = "ipe0-vdd";
			src-clock-name = "ipe_0_clk_src";
			status = "ok";
		};

		qcom,jpegdma@ac57000 {
			camss-vdd-supply = <0x252>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x6c 0x48 0x6c 0x47>;
			compatible = "qcom,cam_jpeg_dma";
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x1>;
			phandle = <0x59e>;
			reg = <0xac57000 0x4000>;
			reg-cam-base = <0x57000>;
			reg-names = "jpegdma_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
		};

		qcom,jpegenc@ac53000 {
			camss-vdd-supply = <0x252>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x6c 0x48 0x6c 0x47>;
			compatible = "qcom,cam_jpeg_enc";
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x1>;
			phandle = <0x59d>;
			reg = <0xac53000 0x4000>;
			reg-cam-base = <0x53000>;
			reg-names = "jpege_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@3d00000 {
			#cooling-cells = <0x2>;
			clock-names = "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			clocks = <0x6d 0x9 0x16 0x16 0x16 0x26 0x6d 0x3 0x6d 0x0 0x1ad 0x3>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x4>;
			label = "kgsl-3d0";
			nvmem-cell-names = "isense_slope", "speed_bin";
			nvmem-cells = <0x332 0x333>;
			operating-points-v2 = <0x330>;
			phandle = <0x1c>;
			qcom,bus-accesses-ddr7 = <0x3ca>;
			qcom,bus-accesses-ddr8 = <0x48a>;
			qcom,bus-control;
			qcom,chipid = <0x6050001>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,gpubw-dev = <0x331>;
			qcom,highest-bank-bit = <0x10>;
			qcom,id = <0x0>;
			qcom,idle-timeout = <0x50>;
			qcom,isense-clk-on-level = <0x1>;
			qcom,min-access-length = <0x20>;
			qcom,no-nap;
			qcom,pm-qos-active-latency = <0x2c>;
			qcom,snapshot-size = <0x200000>;
			qcom,tzone-name = "gpuss-max-step";
			qcom,ubwc-mode = <0x4>;
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x3d8b000 0x2000 0x6900000 0x80000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc", "isense_cntl", "qdss_gfx";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			vdd-supply = <0x1ae>;
			vddcx-supply = <0x17b>;

			qcom,gpu-bus-table-0 {
				compatible = "qcom,gpu-bus-table", "qcom,gpu-bus-table-ddr7";
				qcom,msm-bus,name = "grp3d";
				qcom,msm-bus,num-cases = <0xc>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0xbebc2 0x1a 0x200 0x0 0x11e1a3 0x1a 0x200 0x0 0x1ae1b6 0x1a 0x200 0x0 0x209a8e 0x1a 0x200 0x0 0x28973c 0x1a 0x200 0x0 0x2dc6c0 0x1a 0x200 0x0 0x3c9e30 0x1a 0x200 0x0 0x50a524 0x1a 0x200 0x0 0x5caf6a 0x1a 0x200 0x0 0x6b86db 0x1a 0x200 0x0 0x7cb163>;
			};

			qcom,gpu-bus-table-1 {
				compatible = "qcom,gpu-bus-table", "qcom,gpu-bus-table-ddr8";
				qcom,msm-bus,name = "grp3d";
				qcom,msm-bus,num-cases = <0xc>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0xbebc2 0x1a 0x200 0x0 0x11e1a3 0x1a 0x200 0x0 0x1ae1b6 0x1a 0x200 0x0 0x209a8e 0x1a 0x200 0x0 0x28973c 0x1a 0x200 0x0 0x2dc6c0 0x1a 0x200 0x0 0x3c9e30 0x1a 0x200 0x0 0x5caf6a 0x1a 0x200 0x0 0x6b86db 0x1a 0x200 0x0 0x7cb163 0x1a 0x200 0x0 0xa3140c>;
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x3>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,speed-bin = <0x0>;
					qcom,throttle-pwrlevel = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xb>;
						qcom,bus-min-ddr8 = <0xb>;
						qcom,gpu-freq = <0x22fce8c0>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0x9>;
						qcom,bus-min-ddr8 = <0x8>;
						qcom,gpu-freq = <0x1f4add40>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x1d34ce80>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x1a524800>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x17d78400>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x3>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x2>;
						qcom,gpu-freq = <0x122dee40>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x6>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0x1>;
					qcom,throttle-pwrlevel = <0x1>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xb>;
						qcom,bus-min-ddr8 = <0xb>;
						qcom,gpu-freq = <0x27ef6380>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xb>;
						qcom,bus-min-ddr8 = <0xb>;
						qcom,gpu-freq = <0x22fce8c0>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0x9>;
						qcom,bus-min-ddr8 = <0x8>;
						qcom,gpu-freq = <0x1f4add40>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x1d34ce80>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x1a524800>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x17d78400>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x3>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x2>;
						qcom,gpu-freq = <0x122dee40>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x4>;
					qcom,speed-bin = <0x3>;
					qcom,throttle-pwrlevel = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xa>;
						qcom,bus-min-ddr8 = <0xa>;
						qcom,gpu-freq = <0x1f4add40>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x1d34ce80>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x1a524800>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x17d78400>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x3>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x2>;
						qcom,gpu-freq = <0x122dee40>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x5>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0x2>;
					qcom,throttle-pwrlevel = <0x1>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xb>;
						qcom,bus-min-ddr8 = <0xb>;
						qcom,gpu-freq = <0x27ef6380>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0xb>;
						qcom,bus-freq-ddr8 = <0xb>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0xb>;
						qcom,bus-min-ddr8 = <0xb>;
						qcom,gpu-freq = <0x22fce8c0>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x802b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0xb>;
						qcom,bus-max-ddr8 = <0xb>;
						qcom,bus-min-ddr7 = <0x9>;
						qcom,bus-min-ddr8 = <0x8>;
						qcom,gpu-freq = <0x1f4add40>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x1d34ce80>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x7>;
						qcom,gpu-freq = <0x1a524800>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-freq-ddr8 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x6>;
						qcom,bus-min-ddr8 = <0x6>;
						qcom,gpu-freq = <0x17d78400>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,acd-level = <0xa02b5ffd>;
						qcom,bus-freq-ddr7 = <0x3>;
						qcom,bus-freq-ddr8 = <0x3>;
						qcom,bus-max-ddr7 = <0x9>;
						qcom,bus-max-ddr8 = <0x9>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-min-ddr8 = <0x2>;
						qcom,gpu-freq = <0x122dee40>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};
			};

			qcom,l3-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					qcom,l3-freq = <0x0>;
					reg = <0x0>;
				};

				qcom,l3-pwrlevel@1 {
					qcom,l3-freq = <0x337f9800>;
					reg = <0x1>;
				};

				qcom,l3-pwrlevel@2 {
					qcom,l3-freq = <0x501bd000>;
					reg = <0x2>;
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			operating-points-v2 = <0x330>;
			phandle = <0x609>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			phandle = <0x608>;
			qcom,firmware-name = "a650_zap";
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu@3da0000 {
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			clocks = <0x16 0x26 0x16 0x27 0x6d 0x0>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x60b>;
			qcom,hyp_secure_alloc;
			qcom,protect = <0xa0000 0xc000>;
			qcom,retention;
			qcom,secure_align_mask = <0xfff>;
			reg = <0x3da0000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x180 0x2 0x400>;
				label = "gfx3d_secure";
				phandle = <0x60d>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x180 0x0 0x401>;
				label = "gfx3d_user";
				phandle = <0x60c>;
				qcom,gpu-offset = <0xa8000>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,lpass@17300000 {
			clock-names = "xo";
			clocks = <0x15 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x75 0x6 0x4 0x93 0x0 0x0 0x93 0x2 0x0 0x93 0x1 0x0 0x93 0x3 0x0>;
			mbox-names = "adsp-pil";
			mboxes = <0x2 0x0>;
			memory-region = <0x92>;
			qcom,complete-ramdump;
			qcom,firmware-name = "adsp";
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x94 0x0>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_cx-uV-uA = <0x180 0x0>;
			qcom,vdd_mx-uV-uA = <0x180 0x0>;
			reg = <0x17300000 0x100>;
			vdd_cx-supply = <0x90>;
			vdd_mx-supply = <0x91>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,psci-mode-shift = <0x4>;
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					label = "l3-wfi";
					qcom,entry-latency-us = <0x30>;
					qcom,exit-latency-us = <0x33>;
					qcom,min-residency-us = <0x63>;
					qcom,psci-mode = <0x1>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					label = "llcc-off";
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,is-reset;
					qcom,min-child-idx = <0x1>;
					qcom,min-residency-us = <0x2703>;
					qcom,notify-rpm;
					qcom,psci-mode = <0xc24>;
					reg = <0x1>;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0xd 0xe 0xf 0x10>;
					qcom,disable-ipi-prediction;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					reg = <0x0>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x64>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						label = "rail-pc";
						qcom,entry-latency-us = <0x168>;
						qcom,exit-latency-us = <0x213>;
						qcom,is-reset;
						qcom,min-residency-us = <0xf5e>;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x11 0x12 0x13 0x14>;
					qcom,disable-ipi-prediction;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					reg = <0x1>;

					qcom,pm-cpu-level@2 {
						label = "wfi";
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x53>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x2>;
					};

					qcom,pm-cpu-level@3 {
						label = "rail-pc";
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x425>;
						qcom,is-reset;
						qcom,min-residency-us = <0x1188>;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x3>;
					};
				};
			};
		};

		qcom,mdm0 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,ext-sdx55m";
			interrupt-map = <0x0 0x65 0x1 0x3 0x1 0x65 0x3 0x3>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "err_fatal_irq", "status_irq", "mdm2ap_vddmin_irq";
			interrupt-parent = <0x60>;
			phandle = <0x60>;
			pinctrl-0 = <0x61 0x62>;
			pinctrl-1 = <0x63 0x64>;
			pinctrl-names = "mdm_active", "mdm_suspend";
			qcom,ap2mdm-errfatal-gpio = <0x65 0x39 0x0>;
			qcom,ap2mdm-status-gpio = <0x65 0x38 0x0>;
			qcom,esoc-skip-restart-for-mdm-crash;
			qcom,mdm-link-info = "0306_02.01.00";
			qcom,mdm2ap-errfatal-gpio = <0x65 0x1 0x0>;
			qcom,mdm2ap-status-gpio = <0x65 0x3 0x0>;
			qcom,pil-force-shutdown;
			qcom,ramdump-delay-ms = <0xbb8>;
			qcom,ramdump-timeout-ms = <0x1d4c0>;
			qcom,sfr-query;
			qcom,ssctl-instance-id = <0x10>;
			qcom,support-shutdown;
			qcom,sysmon-id = <0x14>;
			qcom,vddmin-drive-strength = <0x8>;
			qcom,vddmin-modes = "normal";
			status = "ok";
		};

		qcom,mdss_dp_pll@c011000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk", "ref_clk_src", "gcc_iface", "pipe_clk";
			clock-rate = <0x0>;
			clocks = <0x6b 0x0 0x15 0x0 0x16 0x18 0x16 0xc5>;
			compatible = "qcom,mdss_dp_pll_7nm";
			label = "MDSS DP PLL";
			phandle = <0x24c>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea2b8 0x8 0x88ea2e8 0x4 0x88ea600 0x200 0x88ea6b8 0x8 0x88ea6e8 0x4 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx0_tran_base", "ln_tx0_vmode_base", "ln_tx1_base", "ln_tx1_tran_base", "ln_tx1_vmode_base", "gdsc_base";
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x6b 0x2 0x6b 0x3 0x6b 0x5 0x6b 0x2e 0x6b 0x2f 0x6b 0x26>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x24b>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x557>;
			refgen-supply = <0xb3>;
			reg = <0xae94000 0x400 0xaf08000 0x4 0xae6b800 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mmss_misc";
			vdda-1p2-supply = <0x7c>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x684c>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			cell-index = <0x1>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x6b 0x6 0x6b 0x7 0x6b 0x9 0x6b 0x30 0x6b 0x31 0x6b 0x28>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x24b>;
			interrupts = <0x5 0x0>;
			label = "dsi-ctrl-1";
			phandle = <0x558>;
			refgen-supply = <0xb3>;
			reg = <0xae96000 0x400 0xaf08000 0x4 0xae6c000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mmss_misc";
			vdda-1p2-supply = <0x7c>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x684c>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v4.1";
			label = "dsi-phy-0";
			phandle = <0x559>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae94400 0x7c0 0xae94200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			vdda-0p9-supply = <0x7b>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0xb3b0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96400 {
			cell-index = <0x1>;
			compatible = "qcom,dsi-phy-v4.1";
			label = "dsi-phy-1";
			phandle = <0x55a>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae96400 0x7c0 0xae96200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			vdda-0p9-supply = <0x7b>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0xb3b0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae94900 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x6b 0x0>;
			compatible = "qcom,mdss_dsi_pll_7nm_v4_1";
			label = "MDSS DSI 0 PLL";
			memory-region = <0x24d>;
			phandle = <0x55b>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xae94900 0x260 0xae94400 0x800 0xaf03000 0x8 0xae94200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";
		};

		qcom,mdss_dsi_pll@ae96900 {
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x6b 0x0>;
			compatible = "qcom,mdss_dsi_pll_7nm_v4_1";
			label = "MDSS DSI 1 PLL";
			phandle = <0x55c>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xae96900 0x260 0xae96400 0x800 0xaf03000 0x8 0xae96200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";
		};

		qcom,mdss_mdp@ae00000 {
			#interrupt-cells = <0x1>;
			#power-domain-cells = <0x0>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x11e1a300 0x124f800 0x11e1a300 0x124f800>;
			clocks = <0x16 0x18 0x16 0x19 0x16 0x1a 0x6b 0x0 0x6b 0x2a 0x6b 0x36 0x6b 0x2c 0x6b 0x32>;
			compatible = "qcom,sde-kms";
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			mmcx-supply = <0x68>;
			phandle = <0x24b>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none";
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800 0x2a00>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-danger-lut = <0xff 0xffff 0x0 0x0 0xffff>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
			qcom,sde-dsc-pair-mask = <0x2 0x1 0x4 0x3>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x3>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-len = <0x494>;
			qcom,sde-macrotile-mode = <0x1>;
			qcom,sde-max-bw-high-kbps = <0xfd4bc0>;
			qcom,sde-max-bw-low-kbps = <0xd10ba0>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x50df20 0x50df20 0x50df20 0x50df20 0x50df20 0x50df20 0x50df20 0x50df20>;
			qcom,sde-max-per-pipe-bw-kbps = <0x432380 0x432380 0x432380 0x432380 0x432380 0x432380 0x432380 0x432380>;
			qcom,sde-merge-3d-off = <0x84000 0x84100 0x84200>;
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-min-core-ib-kbps = <0x493e00>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-mixer-cwb-pref = "none", "none", "cwb", "cwb", "cwb", "cwb";
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3 0x6 0x5>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2>;
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800 0x73000 0x73800>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-lut-cwb = <0x0 0x66666541 0x0>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22335777>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x10002>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-safe-lut-cwb = <0x0 0x3ff>;
			qcom,sde-safe-lut-linear = <0x0 0xfff0>;
			qcom,sde-safe-lut-macrotile = <0x0 0xff00>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xff00>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-secure-sid-mask = <0x4000821>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2bc 0x0 0x2c4 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8 0x2c4 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x5 0x6 0x7 0x8 0x1 0x2 0x3 0x4>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x4 0x8 0xc 0x1 0x5 0x9 0xd>;
			qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0 0x0>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-version = <0x400>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-cwb-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x3>;
			qcom,sde-vbif-qos-lutdma-remap = <0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x4>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214 0xae8f000 0x2c 0xaf50000 0x38>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "sid_phys", "swfuse_phys";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "mmcx";
					reg = <0x0>;
				};
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40002>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-limits {

				qcom,sde-bw-limits {
					qcom,sde-limit-cases = "per_vig_pipe", "per_dma_pipe", "total_max_bw", "camera_concurrency", "cwb_concurrency";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8 0x10>;
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-values = <0x1 0x50df20 0x11 0x50df20 0x9 0x432380 0x19 0x432380 0x2 0x50df20 0x12 0x50df20 0xa 0x432380 0x1a 0x432380 0x4 0xfd4bc0 0x14 0xfd4bc0 0xc 0xd10ba0 0x1c 0xd10ba0>;
				};

				qcom,sde-linewidth-limits {
					qcom,sde-limit-cases = "vig", "dma", "scale", "inline_rot";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8>;
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-values = <0x1 0x1000 0x5 0xa00 0x2 0x1000 0x9 0x440>;
				};
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-csc-off = <0x200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};

				dgm@1 {
					qcom,sde-dma-csc-off = <0x1200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-gamut = <0x1d00 0x60000>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x47 0x821 0x400>;
				phandle = <0x551>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,smmu_sde_unsec_cb {
				compatible = "qcom,smmu_sde_unsec";
				iommus = <0x47 0x820 0x402>;
				phandle = <0x550>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-earlymap;
				qcom,iommu-faults = "non-fatal";
			};
		};

		qcom,mdss_rotator@aea8800 {
			#list-cells = <0x1>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "rot_clk";
			clocks = <0x16 0x18 0x16 0x1a 0x6b 0x0 0x6b 0x32>;
			compatible = "qcom,sde_rotator";
			interrupt-parent = <0x24b>;
			interrupts = <0x2 0x0>;
			phandle = <0x554>;
			power-domains = <0x24b>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-highest-bank-bit = <0x3>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			qcom,supply-names = "rot-vdd";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			rot-vdd-supply = <0x70>;
			status = "disabled";

			qcom,rot-reg-bus {
				phandle = <0x555>;
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x47 0x215c 0x400>;
				phandle = <0x556>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
			};
		};

		qcom,mpm2-sleep-counter@c221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x5e8>;
			qcom,adsp-state = <0x0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x9f>;
			restrict-access;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x5db>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x47 0x1801 0x0>;
				phandle = <0x5dc>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x5dd>;

				bolero-cdc {
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x2dc 0x0 0x2dd 0x0>;
					compatible = "qcom,bolero-codec";
					phandle = <0x5de>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					rx-macro@3200000 {
						phandle = <0x5e1>;

						rx_swr_master {
							phandle = <0x5e2>;
						};
					};

					tx-macro@3220000 {
						phandle = <0x5df>;

						tx_swr_master {
							phandle = <0x5e0>;
						};
					};

					wsa-macro@3240000 {
						phandle = <0x5e3>;

						wsa_swr_master {
							phandle = <0x5e4>;
						};
					};
				};

				sound {
					asoc-cpu = <0x2eb 0x2ec 0x2ed 0x2ee 0x2ef 0x2f0 0x2f1 0x2f2 0x2f3 0x2f4 0x2f5 0x2f6 0x2f7 0x2f8 0x2f9 0x2fa 0x2fb 0x2fc 0x2fd 0x2fe 0x2ff 0x300 0x301 0x302 0x303 0x304 0x305 0x306 0x307 0x308 0x309 0x30a 0x30b 0x30c 0x30d 0x30e 0x30f 0x310 0x311 0x312 0x313 0x314 0x315 0x316 0x317 0x318 0x319 0x31a 0x31b 0x31c 0x31d 0x31e 0x31f 0x320 0x321 0x322 0x323 0x324 0x325 0x326 0x327 0x328 0x329>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					asoc-platform = <0x2de 0x2df 0x2e0 0x2e1 0x2e2 0x2e3 0x2e4 0x2e5 0x2e6 0x2e7 0x2e8 0x2e9 0x2ea>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x2dd 0x0>;
					compatible = "qcom,kona-asoc-snd";
					fsa4480-i2c-handle = <0x32a>;
					phandle = <0x5e5>;
					qcom,afe-rxtx-lb = <0x0>;
					qcom,auxpcm-audio-intf = <0x1>;
					qcom,ext-disp-audio-rx = <0x0>;
					qcom,mi2s-audio-intf = <0x1>;
					qcom,tdm-audio-intf = <0x1>;
					qcom,wcn-bt = <0x0>;
				};

				vote_lpass_audio_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x2dd>;
					qcom,codec-ext-clk-src = <0xb>;
				};

				vote_lpass_core_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x2dc>;
					qcom,codec-ext-clk-src = <0x9>;
				};
			};

			qcom,voice-mhi-audio {
				compatible = "qcom,voice-mhi-audio";
				memory-region = <0x32b>;
				phandle = <0x5e6>;
				voice_mhi_voting;
			};
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x2e9>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x2e4>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x5d5>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x31b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x31d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x31f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x321>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x323>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x325>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x327>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x328>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x31c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x31e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x320>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x322>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x324>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x326>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x318>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x319>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x31a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x313>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x314>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x315>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x316>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x317>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x5d4>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2ed>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2f0>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2f1>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2ee>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2f2>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2ef>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2fb>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2fc>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2f9>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2fa>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5d7>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5d8>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x300>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ff>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2fd>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2fe>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5d9>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5da>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x301>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x302>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x305>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x306>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x5d6>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x303>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x304>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x329>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x2eb>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x2ec>;
			qcom,msm-dai-q6-dev-id = <0x1>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x5d1>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x5f5>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x5f6>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x5f7>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x5f8>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5e9>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x307>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5ea>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x308>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5ef>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x30d>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5f0>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x30e>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5f1>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x30f>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5f2>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x310>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5eb>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x309>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5ec>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x30a>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5f3>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x311>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5f4>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x312>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5ed>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x30b>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x5ee>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x30c>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@ff0000 {
			clock-names = "eud_ahb2phy_clk";
			clocks = <0x16 0x2a>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x75>;
			interrupts = <0xb 0x4>;
			phandle = <0x39c>;
			qcom,eud-clock-vote-req;
			qcom,secure-eud-en;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			status = "ok";
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x5e7>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@146bf000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			phandle = <0x36a>;
			ranges = <0x0 0x146bf000 0x1000>;
			reg = <0x146bf000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x2e7>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x2de>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x2e6>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x2ea>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x5d3>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x2e5>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x2e3>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x5d2>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x2df>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x2e8>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x2e2>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2f3>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2f6>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2f7>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2f4>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2f8>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			phandle = <0x3a2>;
			qcom,firmware-name = "slpi";
			status = "ok";
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x5d0>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x2f5>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x5cf>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x2e0>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x2e1>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			phandle = <0x39d>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,qos-cores = <0x0 0x1 0x2 0x3>;
			qcom,rpc-latency-us = <0xeb>;
			qcom,secure-domains = <0xf>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1001 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1803 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1804 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1805 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x541 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x542 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x543 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				shared-cb = <0x4>;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1002 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1003 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1004 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1005 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1006 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1007 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1008 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x47 0x1009 0x460>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x3a0>;
		};

		qcom,msm_npu@9800000 {
			#cooling-cells = <0x2>;
			#mbox-cells = <0x2>;
			clock-names = "xo_clk", "npu_core_clk", "cal_hm0_clk", "cal_hm1_clk", "cal_hm0_cdc_clk", "cal_hm1_cdc_clk", "axi_clk", "ahb_clk", "dma_clk", "llm_clk", "llm_xo_clk", "llm_temp_clk", "llm_curr_clk", "dl_llm_clk", "isense_clk", "dpm_clk", "dpm_xo_clk", "dl_dpm_clk", "rsc_xo_clk", "dpm_temp_clk", "cal_hm0_dpm_ip_clk", "cal_hm1_dpm_ip_clk", "s2p_clk", "bwmon_clk", "cal_hm0_perf_cnt_clk", "cal_hm1_perf_cnt_clk", "bto_core_clk", "dsp_core_clk_src";
			clocks = <0x54 0x28 0x54 0xd 0x54 0x4 0x54 0x9 0x54 0x3 0x54 0x8 0x54 0x20 0x54 0x1f 0x54 0x21 0x54 0x1a 0x54 0x1d 0x54 0x1c 0x54 0x1b 0x54 0x10 0x54 0x19 0x54 0x11 0x54 0x13 0x54 0xf 0x54 0x26 0x54 0x12 0x54 0x6 0x54 0xb 0x54 0x27 0x54 0x2 0x54 0x7 0x54 0xc 0x54 0x1 0x54 0x2a>;
			compatible = "qcom,msm-npu";
			interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq", "general_irq";
			interrupts = <0x0 0x16c 0x4 0x0 0x16e 0x1 0x0 0x170 0x1 0x0 0x16d 0x4>;
			iommus = <0x47 0x1081 0x400 0x47 0x1082 0x400 0x47 0x10a1 0x400 0x47 0x10a2 0x400 0x47 0x10c1 0x400 0x47 0x10c2 0x400>;
			mbox-names = "ipcc-glink", "ipcc-smp2p", "ipcc-ping";
			mboxes = <0x89 0x7 0x0 0x89 0x7 0x2 0x89 0x7 0x3>;
			phandle = <0x3f>;
			qcom,npu-dsp-sid-mapped;
			qcom,npubw-dev-names = "llcc_bw", "llcc_ddr_bw", "dsp_ddr_bw";
			qcom,npubw-devs = <0x4f 0x51 0x52>;
			qcom,proxy-reg-names = "vdd", "vdd_cx";
			qcom,src-dst-ports = <0x9a 0x200 0x9a 0x26c>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x9900000 0x20000 0x99f0000 0x10000 0x9980000 0x10000 0x17c00000 0x10000 0x1f40000 0x40000>;
			reg-names = "tcm", "core", "cc", "apss_shared", "tcsr";
			reset-names = "dpm_temp_clk", "llm_curr_clk", "llm_temp_clk";
			resets = <0x54 0x3 0x54 0x5 0x54 0x6>;
			status = "ok";
			vdd-supply = <0x1dd>;
			vdd_cx-supply = <0x66>;

			qcom,npu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x5>;

				qcom,npu-pwrlevel@0 {
					clk-freq = <0x124f800 0x5f5e100 0x11e1a300 0x11e1a300 0x11e1a300 0x11e1a300 0xbebc200 0x2625a00 0x11e1a300 0x5f5e100 0x124f800 0x2faf080 0x2faf080 0x5f5e100 0x5f5e100 0x5f5e100 0x124f800 0x5f5e100 0x124f800 0x2faf080 0xbebc200 0xbebc200 0x2faf080 0x124f800 0x11e1a300 0x11e1a300 0x124f800 0x11e1a300>;
					reg = <0x0>;
					vreg = <0x1>;
				};

				qcom,npu-pwrlevel@1 {
					clk-freq = <0x124f800 0xbebc200 0x18331180 0x18331180 0x18331180 0x18331180 0xfea18c0 0x2625a00 0x18054ac0 0xbebc200 0x124f800 0x2faf080 0x2faf080 0xbebc200 0xbebc200 0xbebc200 0x124f800 0xbebc200 0x124f800 0x2faf080 0x18331180 0x18331180 0x2faf080 0x124f800 0x18331180 0x18331180 0x124f800 0x17d78400>;
					reg = <0x1>;
					vreg = <0x2>;
				};

				qcom,npu-pwrlevel@2 {
					clk-freq = <0x124f800 0x13d92d40 0x1fc4ef40 0x1fc4ef40 0x1fc4ef40 0x1fc4ef40 0x18054ac0 0x47868c0 0x1fc4ef40 0xcc16180 0x124f800 0x2faf080 0x5f5e100 0xcc16180 0xcc16180 0xcc16180 0x124f800 0xcc16180 0x124f800 0x2faf080 0x1fc4ef40 0x1fc4ef40 0x2faf080 0x124f800 0x1fc4ef40 0x1fc4ef40 0x124f800 0x1dcd6500>;
					reg = <0x2>;
					vreg = <0x3>;
				};

				qcom,npu-pwrlevel@3 {
					clk-freq = <0x124f800 0x1982c300 0x2b82ea80 0x2b82ea80 0x2b82ea80 0x2b82ea80 0x1fc4ef40 0x47868c0 0x29b92700 0x11e1a300 0x124f800 0x5f5e100 0xbebc200 0x11e1a300 0x11e1a300 0x11e1a300 0x124f800 0x11e1a300 0x124f800 0x5f5e100 0x2b82ea80 0x2b82ea80 0x5f5e100 0x124f800 0x2b82ea80 0x2b82ea80 0x124f800 0x2756cd00>;
					reg = <0x3>;
					vreg = <0x4>;
				};

				qcom,npu-pwrlevel@4 {
					clk-freq = <0x124f800 0x1dcd6500 0x36d61600 0x36d61600 0x36d61600 0x36d61600 0x29b92700 0x47868c0 0x300a9580 0x11e1a300 0x124f800 0x5f5e100 0xbebc200 0x11e1a300 0x11e1a300 0x11e1a300 0x124f800 0x11e1a300 0x124f800 0x5f5e100 0x36d61600 0x36d61600 0x5f5e100 0x124f800 0x36d61600 0x36d61600 0x124f800 0x2faf0800>;
					reg = <0x4>;
					vreg = <0x6>;
				};

				qcom,npu-pwrlevel@5 {
					clk-freq = <0x124f800 0x1dcd6500 0x3b9aca00 0x3b9aca00 0x3b9aca00 0x3b9aca00 0x29b92700 0x47868c0 0x300a9580 0x11e1a300 0x124f800 0x5f5e100 0xbebc200 0x11e1a300 0x11e1a300 0x11e1a300 0x124f800 0x11e1a300 0x124f800 0x5f5e100 0x3b9aca00 0x3b9aca00 0x5f5e100 0x124f800 0x3b9aca00 0x3b9aca00 0x124f800 0x2faf0800>;
					reg = <0x5>;
					vreg = <0x7>;
				};
			};
		};

		qcom,npu-llcc-ddr-bw {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x50>;
			phandle = <0x51>;
			qcom,src-dst-ports = <0x302 0x200>;
		};

		qcom,npu-llcc-ddr-bwmon@0x9093000 {
			compatible = "qcom,bimc-bwmon5";
			interrupts = <0x0 0x51 0x4>;
			phandle = <0x35c>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x51>;
			reg = <0x9093000 0x1000>;
			reg-names = "base";
		};

		qcom,npu-npu-ddr-latfloor {
			compatible = "qcom,devbw-ddr";
			governor = "powersave";
			operating-points-v2 = <0x50>;
			phandle = <0x53>;
			qcom,src-dst-ports = <0x9a 0x200>;
		};

		qcom,npu-npu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x4e>;
			phandle = <0x4f>;
			qcom,src-dst-ports = <0x9a 0x302>;
		};

		qcom,npu-npu-llcc-bwmon@60300 {
			clock-names = "npu_bwmon_ahb", "npu_bwmon_axi";
			clocks = <0x16 0x2a 0x16 0x29>;
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x1dc 0x4>;
			phandle = <0x35b>;
			qcom,bwmon_clks = "npu_bwmon_ahb", "npu_bwmon_axi";
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,msm_bus = <0x9a 0x2756>;
			qcom,msm_bus_name = "npu_bwmon_cdsp";
			qcom,target-dev = <0x4f>;
			reg = <0x60400 0x300 0x60300 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,npu-staticmap-mon {
			clock-names = "cal_hm0_clk";
			clocks = <0x54 0x4>;
			compatible = "qcom,static-map";
			phandle = <0x35e>;
			qcom,core-dev-table = <0x0 0x0 0x493e0 0x6b8 0x631f0 0xb71 0x82208 0x172b 0xb2390 0x1ae1 0xe09c0 0x1f2c 0xf4240 0x28c5>;
			qcom,dev_clk = "cal_hm0_clk";
			qcom,target-dev = <0x53>;
		};

		qcom,npu@9800000 {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x9b>;
			qcom,firmware-name = "npu";
			qcom,pas-id = <0x17>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x9c 0x0>;
			reg = <0x9800000 0x800000>;
			status = "ok";
		};

		qcom,npucc@9980000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,npucc-kona-v2", "syscon";
			phandle = <0x54>;
			reg = <0x9980000 0x10000 0x9800000 0x10000 0x9810000 0x10000>;
			reg-names = "cc", "qdsp6ss", "qdsp6ss_pll";
			vdd_cx-supply = <0x66>;
		};

		qcom,npudsp-npu-ddr-bw {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x50>;
			phandle = <0x52>;
			qcom,src-dst-ports = <0x9a 0x200>;
		};

		qcom,npudsp-npu-ddr-bwmon@70200 {
			clock-names = "npu_bwmon_ahb", "npu_bwmon_axi";
			clocks = <0x16 0x2a 0x16 0x29>;
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x9b 0x4>;
			phandle = <0x35d>;
			qcom,bwmon_clks = "npu_bwmon_ahb", "npu_bwmon_axi";
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,msm_bus = <0x9a 0x2756>;
			qcom,msm_bus_name = "npudsp_bwmon_cdsp";
			qcom,target-dev = <0x52>;
			reg = <0x70300 0x300 0x70200 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,pcie0_msi@17a10040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			msi-controller;
			phandle = <0x165>;
			reg = <0x17a10040 0x0>;
		};

		qcom,pcie1_msi@17a10040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x320 0x1 0x0 0x321 0x1 0x0 0x322 0x1 0x0 0x323 0x1 0x0 0x324 0x1 0x0 0x325 0x1 0x0 0x326 0x1 0x0 0x327 0x1 0x0 0x328 0x1 0x0 0x329 0x1 0x0 0x32a 0x1 0x0 0x32b 0x1 0x0 0x32c 0x1 0x0 0x32d 0x1 0x0 0x32e 0x1 0x0 0x32f 0x1 0x0 0x330 0x1 0x0 0x331 0x1 0x0 0x332 0x1 0x0 0x333 0x1 0x0 0x334 0x1 0x0 0x335 0x1 0x0 0x336 0x1 0x0 0x337 0x1 0x0 0x338 0x1 0x0 0x339 0x1 0x0 0x33a 0x1 0x0 0x33b 0x1 0x0 0x33c 0x1 0x0 0x33d 0x1 0x0 0x33e 0x1 0x0 0x33f 0x1>;
			msi-controller;
			phandle = <0x16d>;
			reg = <0x17a10040 0x0>;
		};

		qcom,pcie2_msi@17a10040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x340 0x1 0x0 0x341 0x1 0x0 0x342 0x1 0x0 0x343 0x1 0x0 0x344 0x1 0x0 0x345 0x1 0x0 0x346 0x1 0x0 0x347 0x1 0x0 0x348 0x1 0x0 0x349 0x1 0x0 0x34a 0x1 0x0 0x34b 0x1 0x0 0x34c 0x1 0x0 0x34d 0x1 0x0 0x34e 0x1 0x0 0x34f 0x1 0x0 0x350 0x1 0x0 0x351 0x1 0x0 0x352 0x1 0x0 0x353 0x1 0x0 0x354 0x1 0x0 0x355 0x1 0x0 0x356 0x1 0x0 0x357 0x1 0x0 0x358 0x1 0x0 0x359 0x1 0x0 0x35a 0x1 0x0 0x35b 0x1 0x0 0x35c 0x1 0x0 0x35d 0x1 0x0 0x35e 0x1 0x0 0x35f 0x1>;
			msi-controller;
			phandle = <0x173>;
			reg = <0x17a10040 0x0>;
		};

		qcom,pcie@1c00000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x0>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk";
			clocks = <0x16 0x36 0x15 0x0 0x16 0x32 0x16 0x34 0x16 0x35 0x16 0x37 0x16 0x4a 0x16 0x38 0x16 0x3 0x16 0x2f 0x16 0x17>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x16a>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x8c 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x95 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x96 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x97 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x98 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0x164>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x47 0x1c00 0x1 0x100 0x47 0x1c01 0x1>;
			linux,pci-domain = <0x0>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			msi-parent = <0x165>;
			perst-gpio = <0x65 0x4f 0x0>;
			phandle = <0x164>;
			pinctrl-0 = <0x166 0x167 0x168>;
			pinctrl-1 = <0x169 0x167 0x168>;
			pinctrl-names = "default", "sleep";
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x124f800 0x40 0x124f800 0x100 0x5f5e100>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x46>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x1f4 0x320>;
			qcom,no-l0s-supported;
			qcom,pcie-phy-ver = <0x44e>;
			qcom,phy-power-down-offset = <0x840>;
			qcom,phy-sequence = <0x840 0x3 0x0 0x94 0x8 0x0 0x154 0x34 0x0 0x16c 0x8 0x0 0x58 0xf 0x0 0xa4 0x42 0x0 0x110 0x24 0x0 0x11c 0x3 0x0 0x118 0xb4 0x0 0x10c 0x2 0x0 0x1bc 0x11 0x0 0xbc 0x82 0x0 0xd4 0x3 0x0 0xd0 0x55 0x0 0xcc 0x55 0x0 0xb0 0x1a 0x0 0xac 0xa 0x0 0xc4 0x68 0x0 0xe0 0x2 0x0 0xdc 0xaa 0x0 0xd8 0xab 0x0 0xb8 0x34 0x0 0xb4 0x14 0x0 0x158 0x1 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b0 0x1e 0x0 0x1ac 0xca 0x0 0x1b8 0x18 0x0 0x1b4 0xa2 0x0 0x50 0x7 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0x29c 0x12 0x0 0x284 0x35 0x0 0x23c 0x11 0x0 0x51c 0x3 0x0 0x518 0x1c 0x0 0x524 0x1e 0x0 0x4e8 0x0 0x0 0x4ec 0xe 0x0 0x4f0 0x4a 0x0 0x4f4 0xf 0x0 0x5b4 0x4 0x0 0x434 0x7f 0x0 0x444 0x70 0x0 0x510 0x17 0x0 0x4d4 0x4 0x0 0x4d8 0x7 0x0 0x598 0xd4 0x0 0x59c 0x54 0x0 0x5a0 0xdb 0x0 0x5a4 0x3b 0x0 0x5a8 0x31 0x0 0x584 0x24 0x0 0x588 0xe4 0x0 0x58c 0xec 0x0 0x590 0x3b 0x0 0x594 0x36 0x0 0x570 0x3f 0x0 0x574 0x3f 0x0 0x578 0xff 0x0 0x57c 0x7f 0x0 0x580 0x14 0x0 0x4fc 0x0 0x0 0x4f8 0xc0 0x0 0x460 0x30 0x0 0x464 0x0 0x0 0x5bc 0xc 0x0 0x4dc 0x1b 0x0 0x408 0xc 0x0 0x414 0x3 0x0 0x5b8 0x30 0x0 0x9a4 0x1 0x0 0xc90 0x0 0x0 0xc40 0x1 0x0 0xc48 0x1 0x0 0xc50 0x0 0x0 0xcb4 0x33 0x0 0xcbc 0x0 0x0 0xce0 0x58 0x0 0xca4 0xf 0x0 0x48 0x90 0x0 0xc1c 0xc1 0x0 0x988 0x77 0x0 0x998 0xb 0x0 0x8dc 0xd 0x0 0x9ec 0x12 0x0 0x800 0x0 0x0 0x844 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0x814>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,smmu-sid-base = <0x1c00>;
			qcom,target-link-speed = <0x2>;
			qcom,use-19p2mhz-aux-clk;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x11f1c>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3e80>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
			reg = <0x1c00000 0x3000 0x1c06000 0x1000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			resets = <0x16 0x4 0x16 0x7>;
			vreg-0p9-supply = <0x7b>;
			vreg-1p8-supply = <0x7c>;
			vreg-cx-supply = <0x66>;
			wake-gpio = <0x65 0x51 0x0>;

			pcie0_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x3d7>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				cnss_pci {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					memory-region = <0x16c>;
					phandle = <0x3d8>;
					qcom,iommu-group = <0x16b>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					cnss_pci_iommu_group {
						phandle = <0x16b>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						qcom,iommu-pagetable = "coherent";
					};
				};
			};
		};

		qcom,pcie@1c08000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x1>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk";
			clocks = <0x16 0x3d 0x15 0x0 0x16 0x39 0x16 0x3b 0x16 0x3c 0x16 0x3e 0x16 0x4b 0x16 0x3f 0x16 0x3 0x16 0x30 0x16 0x17>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x171>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x132 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x1b2 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x1b3 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x1b6 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x1b7 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0xac>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x47 0x1c80 0x1 0x100 0x47 0x1c81 0x1>;
			linux,pci-domain = <0x1>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			msi-parent = <0x16d>;
			perst-gpio = <0x65 0x52 0x0>;
			phandle = <0xac>;
			pinctrl-0 = <0x16e 0x16f 0x170>;
			pinctrl-names = "default";
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x124f800 0x40 0x124f800 0x100 0x5f5e100>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,msm-bus,name = "pcie1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x1f4 0x320>;
			qcom,no-l0s-supported;
			qcom,pcie-phy-ver = <0x44e>;
			qcom,phy-power-down-offset = <0xa40>;
			qcom,phy-sequence = <0xa40 0x3 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0x48 0x90 0x0 0x58 0xf 0x0 0x74 0x6 0x0 0x78 0x6 0x0 0x7c 0x16 0x0 0x80 0x16 0x0 0x84 0x36 0x0 0x88 0x36 0x0 0x94 0x8 0x0 0xa4 0x42 0x0 0xac 0xa 0x0 0xb0 0x1a 0x0 0xb4 0x14 0x0 0xb8 0x34 0x0 0xbc 0x82 0x0 0xc4 0x68 0x0 0xcc 0x55 0x0 0xd0 0x55 0x0 0xd4 0x3 0x0 0xd8 0xab 0x0 0xdc 0xaa 0x0 0xe0 0x2 0x0 0x10c 0x2 0x0 0x110 0x24 0x0 0x118 0xb4 0x0 0x11c 0x3 0x0 0x154 0x34 0x0 0x158 0x1 0x0 0x16c 0x8 0x0 0x1ac 0xca 0x0 0x1b0 0x1e 0x0 0x1b4 0xa2 0x0 0x1b8 0x18 0x0 0x1bc 0x11 0x0 0x23c 0x11 0x0 0x284 0x75 0x0 0x29c 0x12 0x0 0x304 0x2 0x0 0x408 0xc 0x0 0x414 0x3 0x0 0x434 0x7f 0x0 0x444 0x70 0x0 0x460 0x30 0x0 0x4d4 0x4 0x0 0x4d8 0x7 0x0 0x4dc 0x1b 0x0 0x4e8 0x4 0x0 0x4ec 0xe 0x0 0x4f0 0x4a 0x0 0x4f4 0xf 0x0 0x4f8 0xc0 0x0 0x4fc 0x0 0x0 0x510 0x17 0x0 0x518 0x1c 0x0 0x51c 0x3 0x0 0x524 0x1e 0x0 0x570 0xbf 0x0 0x574 0x3f 0x0 0x578 0xff 0x0 0x57c 0x7f 0x0 0x580 0x15 0x0 0x584 0x24 0x0 0x588 0xe4 0x0 0x58c 0xec 0x0 0x590 0x3b 0x0 0x594 0x36 0x0 0x598 0xd4 0x0 0x59c 0x54 0x0 0x5a0 0xdb 0x0 0x5a4 0x3b 0x0 0x5a8 0x31 0x0 0x5bc 0xc 0x0 0x5b8 0x38 0x0 0x63c 0x11 0x0 0x684 0x75 0x0 0x69c 0x12 0x0 0x704 0x20 0x0 0x808 0xc 0x0 0x814 0x3 0x0 0x834 0x7f 0x0 0x844 0x70 0x0 0x860 0x30 0x0 0x8d4 0x4 0x0 0x8d8 0x7 0x0 0x8dc 0x1b 0x0 0x8e8 0x4 0x0 0x8ec 0xe 0x0 0x8f0 0x4a 0x0 0x8f4 0xf 0x0 0x8f8 0xc0 0x0 0x8fc 0x0 0x0 0x910 0x17 0x0 0x918 0x1c 0x0 0x91c 0x3 0x0 0x924 0x1e 0x0 0x970 0xbf 0x0 0x974 0x3f 0x0 0x978 0xff 0x0 0x97c 0x7f 0x0 0x980 0x15 0x0 0x984 0x24 0x0 0x988 0xe4 0x0 0x98c 0xec 0x0 0x990 0x3b 0x0 0x994 0x36 0x0 0x998 0xd4 0x0 0x99c 0x54 0x0 0x9a0 0xdb 0x0 0x9a4 0x3b 0x0 0x9a8 0x31 0x0 0x9bc 0xc 0x0 0x9b8 0x38 0x0 0xadc 0x5 0x0 0xb88 0x77 0x0 0xb98 0xb 0x0 0xba4 0x1 0x0 0xbe0 0xf 0x0 0xe0c 0xd 0x0 0xe14 0x7 0x0 0xe1c 0xc1 0x0 0xe40 0x1 0x0 0xe48 0x1 0x0 0xe90 0x0 0x0 0xeb4 0x33 0x0 0xebc 0x0 0x0 0xee0 0x58 0x0 0xa00 0x0 0x0 0xa44 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0xa14>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,smmu-sid-base = <0x1c80>;
			qcom,use-19p2mhz-aux-clk;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x181f0>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x61a8>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset";
			resets = <0x16 0x9 0x16 0xc>;
			vreg-0p9-supply = <0x7b>;
			vreg-1p8-supply = <0x7c>;
			vreg-cx-supply = <0x66>;
			wake-gpio = <0x65 0x54 0x0>;

			pcie1_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x3d9>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				wil6210_pci {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					phandle = <0x3da>;
					qcom,iommu-group = <0x88>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					wil6210_pci_iommu_group {
						phandle = <0x88>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0x60000000 0xa0000000>;
						qcom,iommu-pagetable = "coherent";
						reg = <0x0 0x0>;
					};
				};
			};
		};

		qcom,pcie@1c10000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x2>;
			clock-names = "pcie_2_pipe_clk", "pcie_2_ref_clk_src", "pcie_2_aux_clk", "pcie_2_cfg_ahb_clk", "pcie_2_mstr_axi_clk", "pcie_2_slv_axi_clk", "pcie_2_ldo", "pcie_2_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk";
			clocks = <0x16 0x44 0x15 0x0 0x16 0x40 0x16 0x42 0x16 0x43 0x16 0x45 0x16 0x47 0x16 0x46 0x16 0x3 0x16 0x31 0x16 0x17>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x177>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0xec 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x122 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x19f 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x1a0 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x1a1 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0x172>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x47 0x1d00 0x1 0x100 0x47 0x1d01 0x1>;
			linux,pci-domain = <0x2>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			msi-parent = <0x173>;
			perst-gpio = <0x65 0x55 0x0>;
			phandle = <0x172>;
			pinctrl-0 = <0x174 0x175 0x176>;
			pinctrl-names = "default";
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x124f800 0x40 0x124f800 0x100 0x5f5e100>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,msm-bus,name = "pcie2";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x6c 0x200 0x0 0x0 0x6c 0x200 0x1f4 0x320>;
			qcom,no-l0s-supported;
			qcom,pcie-phy-ver = <0x44e>;
			qcom,phy-power-down-offset = <0xa40>;
			qcom,phy-sequence = <0xa40 0x3 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0x48 0x90 0x0 0x58 0xf 0x0 0x74 0x6 0x0 0x78 0x6 0x0 0x7c 0x16 0x0 0x80 0x16 0x0 0x84 0x36 0x0 0x88 0x36 0x0 0x94 0x8 0x0 0xa4 0x42 0x0 0xac 0xa 0x0 0xb0 0x1a 0x0 0xb4 0x14 0x0 0xb8 0x34 0x0 0xbc 0x82 0x0 0xc4 0x68 0x0 0xcc 0x55 0x0 0xd0 0x55 0x0 0xd4 0x3 0x0 0xd8 0xab 0x0 0xdc 0xaa 0x0 0xe0 0x2 0x0 0x10c 0x2 0x0 0x110 0x24 0x0 0x118 0xb4 0x0 0x11c 0x3 0x0 0x154 0x34 0x0 0x158 0x1 0x0 0x16c 0x8 0x0 0x1ac 0xca 0x0 0x1b0 0x1e 0x0 0x1b4 0xa2 0x0 0x1b8 0x18 0x0 0x1bc 0x11 0x0 0x23c 0x11 0x0 0x284 0x75 0x0 0x29c 0x12 0x0 0x304 0x2 0x0 0x408 0xc 0x0 0x414 0x3 0x0 0x434 0x7f 0x0 0x444 0x70 0x0 0x460 0x30 0x0 0x4d4 0x4 0x0 0x4d8 0x7 0x0 0x4dc 0x1b 0x0 0x4e8 0x4 0x0 0x4ec 0xe 0x0 0x4f0 0x4a 0x0 0x4f4 0xf 0x0 0x4f8 0xc0 0x0 0x4fc 0x0 0x0 0x510 0x17 0x0 0x518 0x1c 0x0 0x51c 0x3 0x0 0x524 0x1e 0x0 0x570 0xbf 0x0 0x574 0x3f 0x0 0x578 0xff 0x0 0x57c 0x7f 0x0 0x580 0x15 0x0 0x584 0x24 0x0 0x588 0xe4 0x0 0x58c 0xec 0x0 0x590 0x3b 0x0 0x594 0x36 0x0 0x598 0xd4 0x0 0x59c 0x54 0x0 0x5a0 0xdb 0x0 0x5a4 0x3b 0x0 0x5a8 0x31 0x0 0x5bc 0xc 0x0 0x5b8 0x38 0x0 0x63c 0x11 0x0 0x684 0x75 0x0 0x69c 0x12 0x0 0x704 0x20 0x0 0x808 0xc 0x0 0x814 0x3 0x0 0x834 0x7f 0x0 0x844 0x70 0x0 0x860 0x30 0x0 0x8d4 0x4 0x0 0x8d8 0x7 0x0 0x8dc 0x1b 0x0 0x8e8 0x4 0x0 0x8ec 0xe 0x0 0x8f0 0x4a 0x0 0x8f4 0xf 0x0 0x8f8 0xc0 0x0 0x8fc 0x0 0x0 0x910 0x17 0x0 0x918 0x1c 0x0 0x91c 0x3 0x0 0x924 0x1e 0x0 0x970 0xbf 0x0 0x974 0x3f 0x0 0x978 0xff 0x0 0x97c 0x7f 0x0 0x980 0x15 0x0 0x984 0x24 0x0 0x988 0xe4 0x0 0x98c 0xec 0x0 0x990 0x3b 0x0 0x994 0x36 0x0 0x998 0xd4 0x0 0x99c 0x54 0x0 0x9a0 0xdb 0x0 0x9a4 0x3b 0x0 0x9a8 0x31 0x0 0x9bc 0xc 0x0 0x9b8 0x38 0x0 0xadc 0x5 0x0 0xb88 0x77 0x0 0xb98 0xb 0x0 0xba4 0x1 0x0 0xbe0 0xf 0x0 0xe0c 0xd 0x0 0xe14 0x7 0x0 0xe1c 0xc1 0x0 0xe40 0x1 0x0 0xe48 0x1 0x0 0xe90 0x0 0x0 0xeb4 0x33 0x0 0xebc 0x0 0x0 0xee0 0x58 0x0 0xa00 0x0 0x0 0xa44 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0xa14>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,smmu-sid-base = <0x1d00>;
			qcom,use-19p2mhz-aux-clk;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x181f0>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x639c>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			ranges = <0x1000000 0x0 0x64200000 0x64200000 0x0 0x100000 0x2000000 0x0 0x64300000 0x64300000 0x0 0x3d00000>;
			reg = <0x1c10000 0x3000 0x1c16000 0x2000 0x64000000 0xf1d 0x64000f20 0xa8 0x64001000 0x1000 0x64100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_2_core_reset", "pcie_2_phy_reset";
			resets = <0x16 0xe 0x16 0x11>;
			vreg-0p9-supply = <0x7b>;
			vreg-1p8-supply = <0x7c>;
			vreg-cx-supply = <0x66>;
			wake-gpio = <0x65 0x57 0x0>;

			pcie2_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x3db>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				qcom,mhi@0 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					esoc-0 = <0x60>;
					esoc-names = "mdm";
					mhi,buffer-len = <0x8000>;
					mhi,max-channels = <0x6f>;
					mhi,name = "esoc0";
					mhi,sfr-support;
					mhi,timeout = <0x7d0>;
					phandle = <0x3dc>;
					qcom,iommu-group = <0x178>;
					qcom,msm-bus,name = "mhi0";
					qcom,msm-bus,num-cases = <0x4>;
					qcom,msm-bus,num-paths = <0x1>;
					qcom,msm-bus,vectors-KBps = <0x6c 0x200 0x0 0x0 0x6c 0x200 0x0 0x0 0x6c 0x200 0x7a120 0x0 0x6c 0x200 0xf4240 0x0>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					mhi_0_iommu_group {
						phandle = <0x178>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0x20000000 0x1fffffff>;
						qcom,iommu-pagetable = "coherent";
					};

					mhi_channels {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						phandle = <0x3dd>;

						mhi_chan@0 {
							label = "LOOPBACK";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x0>;
						};

						mhi_chan@1 {
							label = "LOOPBACK";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x1>;
						};

						mhi_chan@10 {
							label = "EFS";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0xa>;
						};

						mhi_chan@100 {
							label = "IP_HW0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,db-mode-switch;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x7>;
							mhi,num-elements = <0x200>;
							reg = <0x64>;
						};

						mhi_chan@101 {
							label = "IP_HW0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x4>;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x8>;
							mhi,num-elements = <0x200>;
							reg = <0x65>;
						};

						mhi_chan@102 {
							label = "IP_HW_ADPL";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x9>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x66>;
						};

						mhi_chan@103 {
							label = "IP_HW_QDSS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xa>;
							mhi,num-elements = <0x80>;
							reg = <0x67>;
						};

						mhi_chan@104 {
							label = "IP_HW0_RSC";
							mhi,chan-dir = <0x2>;
							mhi,chan-type = <0x3>;
							mhi,data-type = <0x5>;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x8>;
							mhi,local-elements = <0xc06>;
							mhi,num-elements = <0x200>;
							reg = <0x68>;
						};

						mhi_chan@105 {
							label = "IP_HW_MHIP_0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xb>;
							mhi,offload-chan;
							reg = <0x69>;
						};

						mhi_chan@106 {
							label = "IP_HW_MHIP_0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xc>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x6a>;
						};

						mhi_chan@107 {
							label = "IP_HW_MHIP_1";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xd>;
							mhi,offload-chan;
							reg = <0x6b>;
						};

						mhi_chan@108 {
							label = "IP_HW_MHIP_1";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xe>;
							mhi,lpm-notify;
							mhi,offload-chan;
							reg = <0x6c>;
						};

						mhi_chan@109 {
							label = "RMNET_CTL";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0xf>;
							mhi,num-elements = <0x80>;
							reg = <0x6d>;
						};

						mhi_chan@11 {
							label = "EFS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							mhi,wake-capable;
							reg = <0xb>;
						};

						mhi_chan@110 {
							label = "RMNET_CTL";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x10>;
							mhi,num-elements = <0x80>;
							reg = <0x6e>;
						};

						mhi_chan@14 {
							label = "QMI0";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0xe>;
						};

						mhi_chan@15 {
							label = "QMI0";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0xf>;
						};

						mhi_chan@16 {
							label = "QMI1";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x10>;
						};

						mhi_chan@17 {
							label = "QMI1";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x11>;
						};

						mhi_chan@18 {
							label = "IP_CTRL";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x12>;
						};

						mhi_chan@19 {
							label = "IP_CTRL";
							mhi,auto-queue;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x13>;
						};

						mhi_chan@2 {
							label = "SAHARA";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x80>;
							reg = <0x2>;
						};

						mhi_chan@20 {
							label = "IPCR";
							mhi,auto-start;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x14>;
						};

						mhi_chan@21 {
							label = "IPCR";
							mhi,auto-queue;
							mhi,auto-start;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x15>;
						};

						mhi_chan@22 {
							label = "TF";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x16>;
						};

						mhi_chan@23 {
							label = "TF";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x2>;
							mhi,num-elements = <0x40>;
							reg = <0x17>;
						};

						mhi_chan@25 {
							label = "BL";
							mhi,auto-queue;
							mhi,auto-start;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x20>;
							reg = <0x19>;
						};

						mhi_chan@26 {
							label = "DCI";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x1a>;
						};

						mhi_chan@27 {
							label = "DCI";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x1b>;
						};

						mhi_chan@3 {
							label = "SAHARA";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x80>;
							reg = <0x3>;
						};

						mhi_chan@32 {
							label = "DUN";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x20>;
						};

						mhi_chan@33 {
							label = "DUN";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x21>;
						};

						mhi_chan@4 {
							label = "DIAG";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x4>;
						};

						mhi_chan@5 {
							label = "DIAG";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x3>;
							mhi,num-elements = <0x40>;
							reg = <0x5>;
						};

						mhi_chan@50 {
							label = "ADSP_0";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x4>;
							mhi,offload-chan;
							reg = <0x32>;
						};

						mhi_chan@51 {
							label = "ADSP_1";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x4>;
							mhi,offload-chan;
							reg = <0x33>;
						};

						mhi_chan@52 {
							label = "SLPI_0";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x5>;
							mhi,offload-chan;
							reg = <0x34>;
						};

						mhi_chan@53 {
							label = "SLPI_1";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x5>;
							mhi,offload-chan;
							reg = <0x35>;
						};

						mhi_chan@70 {
							label = "ADSP_2";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x4>;
							mhi,offload-chan;
							reg = <0x46>;
						};

						mhi_chan@71 {
							label = "ADSP_3";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x4>;
							mhi,offload-chan;
							reg = <0x47>;
						};

						mhi_chan@72 {
							label = "SLPI_2";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x5>;
							mhi,offload-chan;
							reg = <0x48>;
						};

						mhi_chan@73 {
							label = "SLPI_3";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x5>;
							mhi,offload-chan;
							reg = <0x49>;
						};

						mhi_chan@8 {
							label = "QDSS";
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x40>;
							reg = <0x8>;
						};

						mhi_chan@80 {
							label = "AUDIO_VOICE_0";
							mhi,chan-dir = <0x0>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x0>;
							mhi,offload-chan;
							reg = <0x50>;
							status = "ok";
						};

						mhi_chan@9 {
							label = "QDSS";
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,event-ring = <0x1>;
							mhi,num-elements = <0x80>;
							reg = <0x9>;
						};
					};

					mhi_devices {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						phandle = <0x3df>;

						mhi_dev@2 {
							mhi,chan = "ADSP_0";
							mhi,early-notify;
							mhi,max-devices = <0x4>;
							phandle = <0x3e0>;
							reg = <0x2>;
						};

						mhi_dev@3 {
							mhi,chan = "SLPI_0";
							mhi,early-notify;
							mhi,max-devices = <0x4>;
							phandle = <0x3e1>;
							reg = <0x3>;
						};

						mhi_qdss_dev_0 {
							mhi,chan = "QDSS";
							mhi,default-channel;
						};

						mhi_qdss_dev_1 {
							mhi,chan = "IP_HW_QDSS";
						};

						mhi_qrtr {
							mhi,chan = "IPCR";
							mhi,early-notify;
							qcom,net-id = <0x3>;
						};

						mhi_rmnet@0 {
							mhi,chain-skb;
							mhi,chan = "IP_HW0";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x8000>;
							mhi,rsc-child = <0x179>;
							phandle = <0x17a>;
							reg = <0x0>;
						};

						mhi_rmnet@1 {
							mhi,chan = "IP_HW0_RSC";
							mhi,mru = <0x8000>;
							mhi,rsc-parent = <0x17a>;
							phandle = <0x179>;
							reg = <0x1>;
						};
					};

					mhi_events {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						phandle = <0x3de>;

						mhi_event@0 {
							mhi,brstmode = <0x2>;
							mhi,data-type = <0x1>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x1>;
							mhi,num-elements = <0x20>;
							mhi,priority = <0x0>;
							reg = <0x0>;
						};

						mhi_event@1 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x2>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@10 {
							mhi,brstmode = <0x2>;
							mhi,chan = <0x67>;
							mhi,hw-ev;
							mhi,intmod = <0x5>;
							mhi,msi = <0x7>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x1>;
						};

						mhi_event@11 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x69>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@12 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x6a>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@13 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x6b>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@14 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x6c>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@15 {
							mhi,brstmode = <0x2>;
							mhi,chan = <0x6d>;
							mhi,hw-ev;
							mhi,intmod = <0x1>;
							mhi,msi = <0x8>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x0>;
						};

						mhi_event@16 {
							mhi,brstmode = <0x2>;
							mhi,chan = <0x6e>;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0x9>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x0>;
						};

						mhi_event@2 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x3>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@3 {
							mhi,brstmode = <0x2>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x4>;
							mhi,num-elements = <0x100>;
							mhi,priority = <0x1>;
						};

						mhi_event@4 {
							mhi,brstmode = <0x3>;
							mhi,client-manage;
							mhi,intmod = <0x5>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x200>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@5 {
							mhi,brstmode = <0x3>;
							mhi,client-manage;
							mhi,intmod = <0x5>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x200>;
							mhi,offload;
							mhi,priority = <0x1>;
						};

						mhi_event@6 {
							mhi,brstmode = <0x2>;
							mhi,data-type = <0x3>;
							mhi,intmod = <0x0>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x40>;
							mhi,priority = <0x2>;
						};

						mhi_event@7 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x64>;
							mhi,hw-ev;
							mhi,intmod = <0x5>;
							mhi,msi = <0x5>;
							mhi,num-elements = <0x400>;
							mhi,priority = <0x1>;
						};

						mhi_event@8 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x65>;
							mhi,client-manage;
							mhi,force-uncached;
							mhi,hw-ev;
							mhi,intmod = <0x5>;
							mhi,msi = <0x6>;
							mhi,num-elements = <0x800>;
							mhi,priority = <0x1>;
						};

						mhi_event@9 {
							mhi,brstmode = <0x3>;
							mhi,chan = <0x66>;
							mhi,client-manage;
							mhi,hw-ev;
							mhi,intmod = <0x0>;
							mhi,msi = <0x0>;
							mhi,num-elements = <0x0>;
							mhi,offload;
							mhi,priority = <0x1>;
						};
					};
				};
			};
		};

		qcom,qmp-aop@c300000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupt-parent = <0x89>;
			interrupts = <0x0 0x0 0x1>;
			label = "aop";
			mbox-desc-offset = <0x0>;
			mbox-names = "aop_qmp";
			mboxes = <0x89 0x0 0x0>;
			phandle = <0x2>;
			priority = <0x0>;
			qcom,early-boot;
			reg = <0xc300000 0x1000>;
			reg-names = "msgram";
		};

		qcom,qsee_irq {
			#interrupt-cells = <0x3>;
			compatible = "qcom,kona-qsee-irq";
			interrupt-controller;
			interrupt-names = "sp_ipc0", "sp_ipc1";
			interrupts = <0x0 0x15c 0x4 0x0 0x15d 0x4>;
			phandle = <0x84>;
			syscon = <0x83>;
		};

		qcom,qsee_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				interrupt-parent = <0x84>;
				interrupts = <0x1 0x0 0x4>;
				label = "spss";
				qcom,dev-name = "qsee_ipc_irq_spss";
			};
		};

		qcom,qup_uart@88c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x7e 0x16 0x88 0x16 0x89>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x249 0x4 0x65 0x37 0x0>;
			phandle = <0x5c1>;
			pinctrl-0 = <0x2bc 0x2bd 0x2be>;
			pinctrl-1 = <0x2bc 0x2bd 0x2be>;
			pinctrl-names = "default", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x2bf>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@890000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x80 0x16 0x88 0x16 0x89>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x24a 0x4 0x65 0x3b 0x0>;
			phandle = <0x5c2>;
			pinctrl-0 = <0x2c0 0x2c1>;
			pinctrl-1 = <0x2c0 0x2c1>;
			pinctrl-names = "default", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x2bf>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@988000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x5c 0x16 0x84 0x16 0x85>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x5a2>;
			pinctrl-0 = <0x278>;
			pinctrl-1 = <0x279>;
			pinctrl-names = "default", "sleep";
			qcom,change-sampling-rate;
			qcom,wrapper-core = <0x274>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@998000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x64 0x16 0x84 0x16 0x85>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x25f 0x4 0x65 0x13 0x0>;
			phandle = <0x5a3>;
			pinctrl-0 = <0x27a 0x27b 0x27c>;
			pinctrl-1 = <0x27d 0x27e 0x27f>;
			pinctrl-2 = <0x27d 0x27e 0x27f>;
			pinctrl-names = "default", "active", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x274>;
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@a90000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x72 0x16 0x86 0x16 0x87>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x5b4>;
			pinctrl-0 = <0x2a1>;
			pinctrl-1 = <0x2a2>;
			pinctrl-names = "default", "sleep";
			qcom,change-sampling-rate;
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x47 0x5a3 0x0>;
			phandle = <0x274>;
			qcom,bus-mas-id = <0x97>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			reg = <0x9c0000 0x2000>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x47 0x43 0x0>;
			phandle = <0x2a3>;
			qcom,bus-mas-id = <0x98>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			reg = <0xac0000 0x2000>;
		};

		qcom,qupv3_2_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x47 0x63 0x0>;
			phandle = <0x2bf>;
			qcom,bus-mas-id = <0x99>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			reg = <0x8c0000 0x2000>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rpm-stats@c3f0004 {
			compatible = "qcom,rpm-stats";
			qcom,num-records = <0x3>;
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,sbi@acea000 {
			camss-supply = <0x252>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "sbi_clk_src", "sbi_clk", "sbi_ife_0_clk", "slow_ahb_clk_src", "sbi_ahb_clk", "sbi_axi_clk";
			clock-names-option = "sbi_ife_1_clk";
			clock-rates = <0x14dc9380 0x0 0x0 0x2faf0800 0x0 0x0 0x1c4fecc0 0x0 0x0 0x2faf0800 0x0 0x0 0x22551000 0x0 0x0 0x2faf0800 0x0 0x0 0x2aea5400 0x0 0x0 0x2faf0800 0x0 0x0>;
			clock-rates-option = <0x0>;
			clocks = <0x6c 0x2d 0x6c 0x64 0x6c 0x69 0x6c 0x6d 0x6c 0x62 0x6c 0x63>;
			clocks-option = <0x6c 0x6a>;
			compatible = "qcom,cam-sbi";
			interrupt-names = "sbi";
			interrupts = <0x0 0x1c7 0x1>;
			phandle = <0x591>;
			reg = <0xacea000 0x1200 0xac42000 0x8000>;
			reg-cam-base = <0xea000 0x1200>;
			reg-names = "sbi", "cam_camnoc";
			regulator-names = "camss", "sbi";
			sbi-supply = <0x26c>;
			src-clock-name = "sbi_clk_src";
			status = "ok";
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x6b 0x35 0x6b 0x2d 0x6b 0x34>;
			compatible = "qcom,sde-rsc";
			phandle = <0x553>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x3>;
			reg = <0xaf20000 0x3c50 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0x70>;

			qcom,sde-data-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_mnoc_llcc";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5021 0x0 0x0 0x4e24 0x5021 0x0 0x0 0x4e23 0x5021 0x0 0x61a800 0x4e24 0x5021 0x0 0x61a800 0x4e23 0x5021 0x0 0x61a800 0x4e24 0x5021 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "disp_rsc_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x82 0x3>;
			memory-region = <0x81>;
			phandle = <0x393>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x89>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x89 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x94>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x24f>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x24e>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x93>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x89>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <0x89 0x6 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x97>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-qvrexternal5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x334>;
				qcom,entry-name = "qvrexternal";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x251>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x250>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x96>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-dsps {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x89>;
			interrupts = <0x4 0x2 0x1>;
			mboxes = <0x89 0x4 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x3>;
			qcom,smem = <0x1e1 0x1ae>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xa3>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x9e>;
				qcom,entry-name = "sleepstate_see";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xa2>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x9d>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-npu {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x89>;
			interrupts = <0x7 0x2 0x1>;
			mboxes = <0x3f 0x7 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0xa>;
			qcom,smem = <0x269 0x268>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x9c>;
				qcom,entry-name = "master-kernel";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x4d7>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-state-names = "qvrexternal-smp2p-out";
			qcom,smem-states = <0x334 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x24f 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x24e 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x251 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x250 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x9e>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x9d 0x0>;
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			operating-points-v2 = <0x49>;
			phandle = <0x357>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x273>;
			status = "ok";
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			qcom,spcom-rmb-err-reg-addr = <0x188103c>;
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x0>;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			status = "ok";
		};

		qcom,spmi-debug@6b0f000 {
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			clock-names = "core_clk";
			clocks = <0x48 0x0>;
			compatible = "qcom,spmi-pmic-arb-debug";
			phandle = <0x373>;
			qcom,fuse-disable-bit = <0x18>;
			reg = <0x6b0f000 0x60 0x7820a8 0x4>;
			reg-names = "core", "fuse";
			status = "disabled";

			qcom,pm8009-debug@a {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0xa 0x0>;
			};

			qcom,pm8009-debug@b {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0xb 0x0>;
			};

			qcom,pm8150-debug@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x0 0x0>;
			};

			qcom,pm8150-debug@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x1 0x0>;
			};

			qcom,pm8150b-debug@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x2 0x0>;
			};

			qcom,pm8150b-debug@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x3 0x0>;
			};

			qcom,pm8150l-debug@4 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x4 0x0>;
			};

			qcom,pm8150l-debug@5 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x5 0x0>;
			};

			qcom,pmk8002-debug@6 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x6 0x0>;
			};

			qcom,pmk8002-debug@7 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x7 0x0>;
			};

			qcom,pmxprairie-debug@8 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x8 0x0>;
			};

			qcom,pmxprairie-debug@9 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x9 0x0>;
			};
		};

		qcom,spmi@c440000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0x75 0x1 0x4>;
			phandle = <0x372>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,spss@1880000 {
			clock-names = "xo";
			clocks = <0x15 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0x160 0x1>;
			mbox-names = "spss-pil";
			mboxes = <0x2 0x0>;
			memory-region = <0x85>;
			qcom,complete-ramdump;
			qcom,extra-size = <0x1000>;
			qcom,firmware-name = "spss";
			qcom,pas-id = <0xe>;
			qcom,pil-generic-irq-handler;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,spss-scsr-bits = <0x18 0x19>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x188101c 0x4 0x1881024 0x4 0x1881028 0x4 0x188103c 0x4 0x1882014 0x4>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
			status = "ok";
			vdd_cx-supply = <0x66>;
			vdd_mx-supply = <0x69>;
			vdd_mx-uV = <0x180 0x186a0>;
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			phandle = <0x394>;
			pil-mem = <0x85>;
			qcom,pil-addr = <0x8be00000>;
			qcom,pil-size = <0xf0000>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-dev-firmware-name = "spss2d";
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			qcom,spss-fuse1-addr = <0x780234>;
			qcom,spss-fuse1-bit = <0x1b>;
			qcom,spss-fuse2-addr = <0x780234>;
			qcom,spss-fuse2-bit = <0x1a>;
			qcom,spss-fuse3-addr = <0x7801e8>;
			qcom,spss-fuse3-bit = <0xa>;
			qcom,spss-fuse4-addr = <0x780218>;
			qcom,spss-fuse4-bit = <0x1>;
			qcom,spss-prod-firmware-name = "spss2p";
			qcom,spss-test-firmware-name = "spss2t";
			status = "ok";
		};

		qcom,ssc@5c00000 {
			clock-names = "xo";
			clocks = <0x15 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x75 0x9 0x4 0xa2 0x0 0x0 0xa2 0x2 0x0 0xa2 0x1 0x0 0xa2 0x3 0x0>;
			mbox-names = "slpi-pil";
			mboxes = <0x2 0x0>;
			memory-region = <0xa1>;
			qcom,complete-ramdump;
			qcom,firmware-name = "slpi";
			qcom,pas-id = <0xc>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a8>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0xa3 0x0>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,sysmon-id = <0x3>;
			qcom,vdd_cx-uV-uA = <0x180 0x0>;
			qcom,vdd_mx-uV-uA = <0x180 0x0>;
			reg = <0x5c00000 0x4000>;
			status = "ok";
			vdd_cx-supply = <0x90>;
			vdd_mx-supply = <0x91>;
		};

		qcom,turing@8300000 {
			clock-names = "xo";
			clocks = <0x15 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x1 0x0 0x242 0x4 0x96 0x0 0x0 0x96 0x2 0x0 0x96 0x1 0x0 0x96 0x3 0x0>;
			mbox-names = "cdsp-pil";
			mboxes = <0x2 0x0>;
			memory-region = <0x95>;
			qcom,complete-ramdump;
			qcom,firmware-name = "cdsp";
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x1>;
			qcom,pas-id = <0x12>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x259>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x97 0x0>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,sysmon-id = <0x7>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x66>;
		};

		qcom,venus@aab0000 {
			clock-names = "xo", "core", "ahb";
			clocks = <0x6a 0xf 0x6a 0x5 0x6a 0x0>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x99>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,complete-ramdump;
			qcom,core-freq = <0xbebc200>;
			qcom,firmware-name = "venus";
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "xo", "core", "ahb";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xaab0000 0x2000>;
			vdd-supply = <0x98>;
		};

		qcom,vidc@aa00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			cache-slice-names = "vidsc0";
			clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk";
			clocks = <0x16 0xce 0x6a 0x5 0x6a 0x2>;
			compatible = "qcom,msm-vidc", "qcom,kona-vidc";
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0x98>;
			phandle = <0x606>;
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			qcom,clock-configs = <0x0 0x1 0x1>;
			qcom,proxy-clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk";
			qcom,reg-presets = <0xb0088 0x0>;
			reg = <0xaa00000 0x100000>;
			reset-names = "video_axi_reset", "video_core_reset";
			resets = <0x16 0x2b 0x6a 0x2>;
			sku-index = <0x0>;
			status = "ok";
			vcodec-supply = <0x32c>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x2fa 0x2fa>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x47 0x2100 0x400>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x47 0x2101 0x404>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x47 0x2104 0x400>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x47 0x2103 0x400>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x81>;
				qcom,bus-range-kbps = <0x2fa 0xe4e1c0>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "venus-ddr";
			};

			venus_bus_llcc {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-llcc";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x8f0 0xe4e1c0>;
				qcom,bus-slave = <0x302>;
				qcom,mode = "venuc-llcc";
			};
		};

		qcom,videocc@abf0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x16 0xcd>;
			compatible = "qcom,videocc-kona-v2", "syscon";
			phandle = <0x6a>;
			reg = <0xabf0000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x68>;
			vdd_mx-supply = <0x69>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x0 0x4 0x0 0x1 0x4>;
			phandle = <0x34b>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,wakeup-enable;
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
		};

		qcom,wil6210 {
			clock-names = "rf_clk";
			clocks = <0x15 0x8>;
			compatible = "qcom,wil6210";
			phandle = <0x3a5>;
			pinctrl-0 = <0xad>;
			pinctrl-names = "default";
			qcom,keep-radio-on-during-sleep;
			qcom,msm-bus,name = "wil6210";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x927c0 0xc3500 0x64 0x200 0x13d620 0x13d620>;
			qcom,pcie-parent = <0xac>;
			qcom,use-ap-power-save;
			qcom,use-ext-clocks;
			qcom,use-ext-supply;
			status = "disabled";
			vdd-ldo-supply = <0xae>;
			vddio-supply = <0xa9>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x47 0x584 0x11 0x47 0x594 0x11>;
			phandle = <0x39f>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,iommu-dma = "atomic";
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qfprom@780000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,qfprom";
			phandle = <0x3a7>;
			ranges;
			read-only;
			reg = <0x784000 0x3000>;

			gpu_lm_efuse@5c8 {
				phandle = <0x332>;
				reg = <0x5c8 0x4>;
			};

			gpu_speed_bin@19b {
				bits = <0x5 0x3>;
				phandle = <0x333>;
				reg = <0x19b 0x1>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x64>;

				modem_bcl {
					#cooling-cells = <0x2>;
					phandle = <0x604>;
					qcom,qmi-dev-name = "vbatt_low";
				};

				modem_charge_state {
					#cooling-cells = <0x2>;
					phandle = <0x605>;
					qcom,qmi-dev-name = "charge_state";
				};

				modem_current {
					#cooling-cells = <0x2>;
					phandle = <0x5fa>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_mmw0 {
					#cooling-cells = <0x2>;
					phandle = <0x600>;
					qcom,qmi-dev-name = "mmw0";
				};

				modem_mmw1 {
					#cooling-cells = <0x2>;
					phandle = <0x601>;
					qcom,qmi-dev-name = "mmw1";
				};

				modem_mmw2 {
					#cooling-cells = <0x2>;
					phandle = <0x602>;
					qcom,qmi-dev-name = "mmw2";
				};

				modem_mmw3 {
					#cooling-cells = <0x2>;
					phandle = <0x603>;
					qcom,qmi-dev-name = "mmw3";
				};

				modem_mmw_skin0 {
					#cooling-cells = <0x2>;
					phandle = <0x5fc>;
					qcom,qmi-dev-name = "mmw_skin0";
				};

				modem_mmw_skin1 {
					#cooling-cells = <0x2>;
					phandle = <0x5fd>;
					qcom,qmi-dev-name = "mmw_skin1";
				};

				modem_mmw_skin2 {
					#cooling-cells = <0x2>;
					phandle = <0x5fe>;
					qcom,qmi-dev-name = "mmw_skin2";
				};

				modem_mmw_skin3 {
					#cooling-cells = <0x2>;
					phandle = <0x5ff>;
					qcom,qmi-dev-name = "mmw_skin3";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0x3d>;
					qcom,qmi-dev-name = "pa";
				};

				modem_pa_fr1 {
					#cooling-cells = <0x2>;
					phandle = <0x5f9>;
					qcom,qmi-dev-name = "pa_fr1";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x5fb>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_tj {
					#cooling-cells = <0x2>;
					phandle = <0x3e>;
					qcom,qmi-dev-name = "modem";
				};
			};
		};

		qmi-ts-sensors {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,qmi-sensors";
			phandle = <0x46>;

			modem {
				qcom,instance-id = <0x64>;
				qcom,qmi-sensor-names = "pa", "pa_1", "qfe_wtr0", "modem_tsens", "qfe_mmw0", "qfe_mmw1", "qfe_mmw2", "qfe_mmw3", "xo_therm", "qfe_mmw_streamer0", "qfe_mmw0_mod", "qfe_mmw1_mod", "qfe_mmw2_mod", "qfe_mmw3_mod", "qfe_ret_pa0", "qfe_wtr_pa0", "qfe_wtr_pa1", "qfe_wtr_pa2", "qfe_wtr_pa3", "sys_therm1", "sys_therm2", "modem_tsens1";
			};
		};

		qoslat-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x55>;

			opp-0 {
				opp-hz = <0x0 0x1>;
			};

			opp-1 {
				opp-hz = <0x0 0x2>;
			};
		};

		qrng@793000 {
			clock-names = "iface_clk";
			clocks = <0x16 0x50>;
			compatible = "qcom,msm-rng";
			phandle = <0x36d>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			reg = <0x793000 0x1000>;
		};

		qseecom@82400000 {
			compatible = "qcom,qseecom";
			memory-region = <0x5f>;
			phandle = <0x36c>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			reg = <0x82400000 0x3a00000>;
			reg-names = "secapp-region";
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-kona-regulator";
			phandle = <0xb3>;
			proxy-supply = <0xb3>;
			qcom,proxy-consumer-enable;
			reg = <0x88e7000 0x84>;
			regulator-enable-ramp-delay = <0x5>;
			regulator-name = "refgen";
		};

		replicator@6046000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x4dd>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1a2>;
						remote-endpoint = <0x18a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18d>;
						remote-endpoint = <0x18b>;
						slave-mode;
					};
				};
			};
		};

		replicator@6b06000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-swao";
			phandle = <0x4de>;
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						phandle = <0x18f>;
						remote-endpoint = <0x18c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18b>;
						remote-endpoint = <0x18d>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x193>;
						remote-endpoint = <0x18e>;
						slave-mode;
					};
				};
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		rsc@18200000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			label = "apps_rsc";
			phandle = <0x376>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			qcom,tcs-offset = <0xd00>;
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";

			msm_bus_apps_rsc {
				compatible = "qcom,msm-bus-rsc";
				qcom,msm-bus-id = <0x1f40>;
			};

			qcom,rpmhclk {
				#clock-cells = <0x1>;
				compatible = "qcom,kona-rpmh-clk";
				phandle = <0x15>;
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;
				qcom,regulator-type = "pmic5-bob";
				qcom,resource-name = "bobc1";
				qcom,send-defaults;
				qcom,supported-modes = <0x0 0x2 0x4>;

				regulator-pm8150a-bob {
					phandle = <0x2c7>;
					qcom,init-mode = <0x0>;
					qcom,init-voltage = <0x328980>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3c6cc0>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8150a_bob";
				};

				regulator-pm8150a-bob-ao {
					phandle = <0x38a>;
					qcom,init-mode = <0x3>;
					qcom,init-voltage = <0x2de600>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0x3c6cc0>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8150a_bob_ao";
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				pm8150_s3_level-parent-supply = <0x69>;
				pm8150_s3_level_ao-parent-supply = <0x7a>;
				proxy-supply = <0x79>;
				qcom,resource-name = "cx.lvl";

				regulator-pm8150-s3-level {
					phandle = <0x66>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150_s3_level";
				};

				regulator-pm8150-s3-level-ao {
					phandle = <0x67>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150_s3_level_ao";
				};

				regulator-pm8150-s3-mmcx-sup-level {
					phandle = <0x79>;
					qcom,init-voltage-level = <0x30>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x30>;
					regulator-name = "pm8150_s3_mmcx_sup_level";
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8150a-s6-level {
					phandle = <0x37f>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150a_s6_level";
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8150a-s1-level {
					phandle = <0x74>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150a_s1_level";
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8150-l11-level {
					phandle = <0x90>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150_l11_level";
				};
			};

			rpmh-regulator-ldoa10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa10";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l10 {
					phandle = <0x37a>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150_l10";
				};
			};

			rpmh-regulator-ldoa12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa12";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l12 {
					phandle = <0x184>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150_l12";
				};

				regulator-pm8150-l12-ao {
					phandle = <0x18>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150_l12_ao";
				};

				regulator-pm8150-l12-so {
					qcom,init-enable = <0x0>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150_l12_so";
				};
			};

			rpmh-regulator-ldoa13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa13";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l13 {
					phandle = <0x37b>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x2de600>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8150_l13";
				};
			};

			rpmh-regulator-ldoa14 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x7d>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa14";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l14 {
					phandle = <0x7d>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,proxy-consumer-current = <0xf230>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cafc0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150_l14";
				};
			};

			rpmh-regulator-ldoa15 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa15";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l15 {
					phandle = <0xae>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150_l15";
				};
			};

			rpmh-regulator-ldoa16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa16";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l16 {
					phandle = <0x37c>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x2e2480>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x326a40>;
					regulator-min-microvolt = <0x2e2480>;
					regulator-name = "pm8150_l16";
				};
			};

			rpmh-regulator-ldoa17 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa17";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l17 {
					phandle = <0x37d>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x261600>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x261600>;
					regulator-name = "pm8150_l17";
				};
			};

			rpmh-regulator-ldoa18 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa18";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l18 {
					phandle = <0x186>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xc3500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "pm8150_l18";
				};
			};

			rpmh-regulator-ldoa2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l2 {
					phandle = <0x185>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x2ee000>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2ee000>;
					regulator-min-microvolt = <0x2ee000>;
					regulator-name = "pm8150_l2";
				};
			};

			rpmh-regulator-ldoa3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l3 {
					phandle = <0x377>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xe2900>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe38a0>;
					regulator-min-microvolt = <0xe2900>;
					regulator-name = "pm8150_l3";
				};
			};

			rpmh-regulator-ldoa5 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x7b>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l5 {
					phandle = <0x7b>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd6d80>;
					qcom,proxy-consumer-current = <0x186a0>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8150_l5";
				};

				regulator-pm8150-l5-ao {
					phandle = <0x17>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8150_l5_ao";
				};

				regulator-pm8150-l5-so {
					qcom,init-enable = <0x0>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8150_l5_so";
				};
			};

			rpmh-regulator-ldoa6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l6 {
					phandle = <0x378>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8150_l6";
				};
			};

			rpmh-regulator-ldoa7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l7 {
					phandle = <0x379>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1a0040>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm8150_l7";
				};
			};

			rpmh-regulator-ldoa9 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x7c>;
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoa9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150-l9 {
					phandle = <0x7c>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,proxy-consumer-current = <0x186a0>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8150_l9";
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc1";

				regulator-pm8150a-l1 {
					phandle = <0x381>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150a_l1";
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc10";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l10 {
					phandle = <0x389>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x328980>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "pm8150a_l10";
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				proxy-supply = <0x7f>;
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc11";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l11 {
					phandle = <0x7f>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x2f5d00>;
					qcom,proxy-consumer-current = <0xd13a8>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x326a40>;
					regulator-min-microvolt = <0x2f5d00>;
					regulator-name = "pm8150a_l11";
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l2 {
					phandle = <0x382>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8150a_l2";
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l3 {
					phandle = <0x383>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xc3500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "pm8150a_l3";
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l4 {
					phandle = <0x384>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150a_l4";
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l5 {
					phandle = <0xab>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150a_l5";
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l6 {
					phandle = <0x385>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150a_l6";
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l7 {
					phandle = <0x386>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x2b9440>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2f5d00>;
					regulator-min-microvolt = <0x2b9440>;
					regulator-name = "pm8150a_l7";
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc8";

				regulator-pm8150a-l8 {
					phandle = <0x387>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150a_l8";
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8150a-l9 {
					phandle = <0x388>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x294280>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x294280>;
					regulator-name = "pm8150a_l9";
				};
			};

			rpmh-regulator-ldof1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8009-l1 {
					phandle = <0x38c>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x10d880>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x10d880>;
					regulator-min-microvolt = <0x10d880>;
					regulator-name = "pm8009_l1";
				};
			};

			rpmh-regulator-ldof2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8009-l2 {
					phandle = <0x38d>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8009_l2";
				};
			};

			rpmh-regulator-ldof3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8009-l3 {
					phandle = <0x38e>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x101d00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x101d00>;
					regulator-min-microvolt = <0x101d00>;
					regulator-name = "pm8009_l3";
				};
			};

			rpmh-regulator-ldof5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8009-l5 {
					phandle = <0x38f>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x2ab980>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "pm8009_l5";
				};
			};

			rpmh-regulator-ldof6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8009-l6 {
					phandle = <0x390>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x2ab980>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "pm8009_l6";
				};
			};

			rpmh-regulator-ldof7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof7";

				regulator-pm8009-l7 {
					phandle = <0x391>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8009_l7";
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8150-l4-level {
					phandle = <0x91>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150_l4_level";
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				pm8150a_s4_level-parent-supply = <0x7e>;
				pm8150a_s4_level_ao-parent-supply = <0x7a>;
				proxy-supply = <0x68>;
				qcom,resource-name = "mmcx.lvl";

				regulator-pm8150a-s4-level {
					phandle = <0x68>;
					qcom,init-voltage-level = <0x40>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8150a_s4_level";
				};

				regulator-pm8150a-s4-level-ao {
					phandle = <0x37e>;
					qcom,init-voltage-level = <0x40>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8150a_s4_level_ao";
				};

				regulator-pm8150a-s4-level-so {
					qcom,init-voltage-level = <0x40>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8150a_s4_level_so";
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				pm8150a_s3_mmcx_sup_level-parent-supply = <0x79>;
				qcom,resource-name = "mx.lvl";

				regulator-pm8150a-s3-level {
					phandle = <0x69>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150a_s3_level";
				};

				regulator-pm8150a-s3-level-ao {
					phandle = <0x7a>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150a_s3_level_ao";
				};

				regulator-pm8150a-s3-mmcx-sup-level {
					phandle = <0x7e>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8150a_s3_mmcx_sup_level";
				};
			};

			rpmh-regulator-smpa4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpa4";

				regulator-pm8150-s4 {
					phandle = <0xa8>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1d4c00>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8150_s4";
				};
			};

			rpmh-regulator-smpa5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpa5";

				regulator-pm8150-s5 {
					phandle = <0xa9>;
					qcom,init-voltage = <0x1bd500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1f20c0>;
					regulator-min-microvolt = <0x1bd500>;
					regulator-name = "pm8150_s5";
				};
			};

			rpmh-regulator-smpa6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpa6";

				regulator-pm8150-s6 {
					phandle = <0xa6>;
					qcom,init-voltage = <0x927c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x113640>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "pm8150_s6";
				};
			};

			rpmh-regulator-smpc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc7";

				regulator-pm8150a-s7 {
					phandle = <0x380>;
					qcom,init-voltage = <0x54f60>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0x54f60>;
					regulator-name = "pm8150a_s7";
				};
			};

			rpmh-regulator-smpc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x30d40>;
				qcom,regulator-type = "pmic5-hfsmps";
				qcom,resource-name = "smpc8";
				qcom,supported-modes = <0x1 0x3>;

				regulator-pm8150a-s8 {
					phandle = <0xaa>;
					qcom,init-mode = <0x1>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x155cc0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8150a_s8";
				};
			};

			rpmh-regulator-smpf1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpf1";

				regulator-pm8009-s1 {
					phandle = <0x38b>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8009_s1";
				};
			};

			rpmh-regulator-smpf2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpf2";

				regulator-pm8009-s2 {
					phandle = <0xa7>;
					qcom,init-voltage = <0x7d000>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x7d000>;
					regulator-name = "pm8009_s2";
				};
			};

			system_pm {
				compatible = "qcom,system-pm";
			};
		};

		rsc@af20000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x81 0x4>;
			label = "disp_rsc";
			phandle = <0x392>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x2 0x0 0x0 0x1 0x1 0x1 0x3 0x0>;
			qcom,tcs-offset = <0x1c00>;
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";

			msm_bus_disp_rsc {
				compatible = "qcom,msm-bus-rsc";
				qcom,msm-bus-id = <0x1f41>;
			};

			sde_rsc_rpmh {
				cell-index = <0x0>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		sdhci@8804000 {
			clock-names = "iface_clk", "core_clk";
			clocks = <0x16 0x8a 0x16 0x8b>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcc 0x4 0x0 0xde 0x4>;
			phandle = <0x375>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			qcom,dll-hsr-list = <0x7642c 0xa800 0x10 0x2c010800 0x80040868>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0x640 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x1 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x1 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x1 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-irq-latency = <0x2c 0x2c>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2c 0x2c 0x2c 0x2c>;
			qcom,restore-after-cx-collapse;
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";
		};

		slim@3ac0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0xa3 0x4 0x0 0xa4 0x4>;
			iommus = <0x47 0x1826 0x0 0x47 0x182f 0x0 0x47 0x1830 0x1>;
			phandle = <0x349>;
			qcom,apps-ch-pipes = <0x700000>;
			qcom,ea-pc = <0x2d0>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			reg = <0x3ac0000 0x2c000 0x3a84000 0x2c000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			status = "ok";

			qca6390 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 21 02 17 02];
				phandle = <0x34a>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 21 02 17 02];
			};
		};

		smcinvoke@87900000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x3a3>;
			reg = <0x87900000 0x2200000>;
			reg-names = "secapp-region";
		};

		spi@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x78 0x16 0x88 0x16 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x0 0x1 0x40 0x0 0x2c2 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x175 0x4>;
			phandle = <0x5c9>;
			pinctrl-0 = <0x2d0>;
			pinctrl-1 = <0x2d1>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x7a 0x16 0x88 0x16 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x1 0x1 0x40 0x0 0x2c2 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x247 0x4>;
			phandle = <0x5ca>;
			pinctrl-0 = <0x2d2>;
			pinctrl-1 = <0x2d3>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x7c 0x16 0x88 0x16 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x2 0x1 0x40 0x0 0x2c2 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x248 0x4>;
			phandle = <0x5cb>;
			pinctrl-0 = <0x2d4>;
			pinctrl-1 = <0x2d5>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x7e 0x16 0x88 0x16 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x3 0x1 0x40 0x0 0x2c2 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x249 0x4>;
			phandle = <0x5cc>;
			pinctrl-0 = <0x2d6>;
			pinctrl-1 = <0x2d7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x80 0x16 0x88 0x16 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x4 0x1 0x40 0x0 0x2c2 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x24a 0x4>;
			phandle = <0x5cd>;
			pinctrl-0 = <0x2d8>;
			pinctrl-1 = <0x2d9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x82 0x16 0x88 0x16 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2c2 0x0 0x5 0x1 0x40 0x0 0x2c2 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x24b 0x4>;
			phandle = <0x5ce>;
			pinctrl-0 = <0x2da>;
			pinctrl-1 = <0x2db>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2bf>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x58 0x16 0x84 0x16 0x85>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x0 0x1 0x40 0x0 0x280 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x5ac>;
			pinctrl-0 = <0x291>;
			pinctrl-1 = <0x292>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x5a 0x16 0x84 0x16 0x85>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x1 0x1 0x40 0x0 0x280 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x5ad>;
			pinctrl-0 = <0x293>;
			pinctrl-1 = <0x294>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@988000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x5c 0x16 0x84 0x16 0x85>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x2 0x1 0x40 0x0 0x280 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x5ae>;
			pinctrl-0 = <0x295>;
			pinctrl-1 = <0x296>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@98c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x5e 0x16 0x84 0x16 0x85>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x3 0x1 0x40 0x0 0x280 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x5af>;
			pinctrl-0 = <0x297>;
			pinctrl-1 = <0x298>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x60 0x16 0x84 0x16 0x85>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x4 0x1 0x40 0x0 0x280 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x5b0>;
			pinctrl-0 = <0x299>;
			pinctrl-1 = <0x29a>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x990000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@994000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x62 0x16 0x84 0x16 0x85>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x5 0x1 0x40 0x0 0x280 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x5b1>;
			pinctrl-0 = <0x29b>;
			pinctrl-1 = <0x29c>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@998000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x64 0x16 0x84 0x16 0x85>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x6 0x1 0x40 0x0 0x280 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x5b2>;
			pinctrl-0 = <0x29d>;
			pinctrl-1 = <0x29e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@99c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x66 0x16 0x84 0x16 0x85>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x280 0x0 0x7 0x1 0x40 0x0 0x280 0x1 0x7 0x1 0x40 0x0>;
			interrupts = <0x0 0x260 0x4>;
			phandle = <0x5b3>;
			pinctrl-0 = <0x29f>;
			pinctrl-1 = <0x2a0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x274>;
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x6a 0x16 0x86 0x16 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x0 0x1 0x40 0x0 0x2a4 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x5bb>;
			pinctrl-0 = <0x2b1>;
			pinctrl-1 = <0x2b1>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x6c 0x16 0x86 0x16 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x1 0x1 0x40 0x0 0x2a4 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x5bc>;
			pinctrl-0 = <0x2b2>;
			pinctrl-1 = <0x2b3>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x6e 0x16 0x86 0x16 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x2 0x1 0x40 0x0 0x2a4 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x5bd>;
			pinctrl-0 = <0x2b4>;
			pinctrl-1 = <0x2b5>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x70 0x16 0x86 0x16 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x3 0x1 0x40 0x0 0x2a4 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x5be>;
			pinctrl-0 = <0x2b6>;
			pinctrl-1 = <0x2b7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x72 0x16 0x86 0x16 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x4 0x1 0x40 0x0 0x2a4 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x5bf>;
			pinctrl-0 = <0x2b8>;
			pinctrl-1 = <0x2b9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x16 0x74 0x16 0x86 0x16 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x2a4 0x0 0x5 0x1 0x40 0x0 0x2a4 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x5c0>;
			pinctrl-0 = <0x2ba>;
			pinctrl-1 = <0x2bb>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x2a3>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x8>;

			port {

				endpoint {
					phandle = <0x196>;
					remote-endpoint = <0x235>;
				};
			};
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk";
			clocks = <0x16 0xc2 0x16 0xc5 0x16 0xc6 0x16 0x1 0x15 0x0 0x16 0xc4>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x7c>;
			phandle = <0x183>;
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1024 0xde 0x0 0x1028 0x7 0x0 0x1030 0xde 0x0 0x1034 0x7 0x0 0x1050 0xa 0x0 0x1060 0x20 0x0 0x1074 0x6 0x0 0x1078 0x6 0x0 0x107c 0x16 0x0 0x1080 0x16 0x0 0x1084 0x36 0x0 0x1088 0x36 0x0 0x1094 0x1a 0x0 0x10a4 0x4 0x0 0x10ac 0x14 0x0 0x10b0 0x34 0x0 0x10b4 0x34 0x0 0x10b8 0x82 0x0 0x10bc 0x82 0x0 0x10c4 0x82 0x0 0x10cc 0xab 0x0 0x10d0 0xea 0x0 0x10d4 0x2 0x0 0x10d8 0xab 0x0 0x10dc 0xea 0x0 0x10e0 0x2 0x0 0x110c 0x2 0x0 0x1110 0x24 0x0 0x1118 0x24 0x0 0x111c 0x2 0x0 0x1158 0x1 0x0 0x116c 0x8 0x0 0x11ac 0xca 0x0 0x11b0 0x1e 0x0 0x11b4 0xca 0x0 0x11b8 0x1e 0x0 0x11bc 0x11 0x0 0x1234 0x60 0x0 0x1238 0x60 0x0 0x123c 0x11 0x0 0x1240 0x2 0x0 0x1284 0xd5 0x0 0x129c 0x12 0x0 0x1304 0x40 0x0 0x1414 0x6 0x0 0x1430 0x2f 0x0 0x1434 0x7f 0x0 0x143c 0xff 0x0 0x1440 0xf 0x0 0x1444 0x99 0x0 0x144c 0x4 0x0 0x1450 0x8 0x0 0x1454 0x5 0x0 0x1458 0x5 0x0 0x14d4 0x54 0x0 0x14d8 0xc 0x0 0x14ec 0xf 0x0 0x14f0 0x4a 0x0 0x14f4 0xa 0x0 0x14f8 0xc0 0x0 0x14fc 0x0 0x0 0x1510 0x77 0x0 0x151c 0x4 0x0 0x1524 0xe 0x0 0x1570 0xff 0x0 0x1574 0x7f 0x0 0x1578 0x7f 0x0 0x157c 0x7f 0x0 0x1580 0x97 0x0 0x1584 0xdc 0x0 0x1588 0xdc 0x0 0x158c 0x5c 0x0 0x1590 0x7b 0x0 0x1594 0xb4 0x0 0x15b4 0x4 0x0 0x15b8 0x38 0x0 0x1460 0xa0 0x0 0x15bc 0xc 0x0 0x14dc 0x1f 0x0 0x15c4 0x10 0x0 0x1634 0x60 0x0 0x1638 0x60 0x0 0x163c 0x11 0x0 0x1640 0x2 0x0 0x1684 0xd5 0x0 0x169c 0x12 0x0 0x1704 0x54 0x0 0x1814 0x6 0x0 0x1830 0x2f 0x0 0x1834 0x7f 0x0 0x183c 0xff 0x0 0x1840 0xf 0x0 0x1844 0x99 0x0 0x184c 0x4 0x0 0x1850 0x8 0x0 0x1854 0x5 0x0 0x1858 0x5 0x0 0x18d4 0x54 0x0 0x18d8 0xc 0x0 0x18ec 0xf 0x0 0x18f0 0x4a 0x0 0x18f4 0xa 0x0 0x18f8 0xc0 0x0 0x18fc 0x0 0x0 0x1910 0x77 0x0 0x191c 0x4 0x0 0x1924 0xe 0x0 0x1970 0x7f 0x0 0x1974 0xff 0x0 0x1978 0x7f 0x0 0x197c 0x7f 0x0 0x1980 0x97 0x0 0x1984 0xdc 0x0 0x1988 0xdc 0x0 0x198c 0x5c 0x0 0x1990 0x7b 0x0 0x1994 0xb4 0x0 0x19b4 0x4 0x0 0x19b8 0x38 0x0 0x1860 0xa0 0x0 0x19bc 0xc 0x0 0x18dc 0x1f 0x0 0x19c4 0x10 0x0 0x1cc4 0xd0 0x0 0x1cc8 0x7 0x0 0x1ccc 0x20 0x0 0x1cd8 0x13 0x0 0x1cdc 0x21 0x0 0x1d88 0xa9 0x0 0x1db0 0xa 0x0 0x1dc0 0x88 0x0 0x1dc4 0x13 0x0 0x1dd0 0xc 0x0 0x1ddc 0x4b 0x0 0x1dec 0x10 0x0 0x1f18 0xf8 0x0 0x1f38 0x7 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x2a18 0x8 0x4 0x1c 0x0 0x10 0xc 0x1c8c>;
			qcom,vbus-valid-override;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xdea80 0xdea80>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x16 0x24 0x16 0x26>;
			vdd-supply = <0x186>;
		};

		ssphy@88eb000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "ref_clk", "com_aux_clk";
			clocks = <0x16 0xc8 0x16 0xcb 0x16 0xcc 0x16 0x2 0x15 0x0 0x16 0xc7 0x16 0xca>;
			compatible = "qcom,usb-ssphy-qmp-v2";
			core-supply = <0x7c>;
			phandle = <0x189>;
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x0 0x1bc 0x11 0x0 0x158 0x1 0x0 0xbc 0x82 0x0 0xcc 0xab 0x0 0xd0 0xea 0x0 0xd4 0x2 0x0 0x1ac 0xca 0x0 0x1b0 0x1e 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x110 0x24 0x0 0xb0 0x34 0x0 0xac 0x14 0x0 0xa4 0x4 0x0 0x50 0xa 0x0 0x11c 0x2 0x0 0x118 0x24 0x0 0x16c 0x8 0x0 0xc4 0x82 0x0 0xd8 0xab 0x0 0xdc 0xea 0x0 0xe0 0x2 0x0 0xb8 0x82 0x0 0xb4 0x34 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b4 0xca 0x0 0x1b8 0x1e 0x0 0x60 0x20 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x30 0xde 0x0 0x34 0x7 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x10c 0x2 0x0 0x580 0xb8 0x0 0x57c 0xff 0x0 0x578 0xbf 0x0 0x574 0x7f 0x0 0x570 0x7f 0x0 0x594 0xb4 0x0 0x590 0x7b 0x0 0x58c 0x5c 0x0 0x588 0xdc 0x0 0x584 0xdc 0x0 0x444 0x99 0x0 0x44c 0x4 0x0 0x450 0x8 0x0 0x454 0x5 0x0 0x458 0x5 0x0 0x430 0x2f 0x0 0x43c 0xff 0x0 0x440 0xf 0x0 0x434 0x7f 0x0 0x408 0xa 0x0 0x4d4 0x54 0x0 0x4d8 0xc 0x0 0x4ec 0xf 0x0 0x4f0 0x4a 0x0 0x4f4 0xa 0x0 0x5b4 0x4 0x0 0x510 0x47 0x0 0x514 0x80 0x0 0x51c 0x4 0x0 0x524 0xe 0x0 0x4fc 0x0 0x0 0x4f8 0xc0 0x0 0x5b8 0x38 0x0 0x414 0x6 0x0 0x5bc 0xc 0x0 0x4dc 0x1f 0x0 0x29c 0x12 0x0 0x284 0xd5 0x0 0x288 0x82 0x0 0x304 0x40 0x0 0x23c 0x11 0x0 0x240 0x2 0x0 0x8c4 0xd0 0x0 0x8c8 0x7 0x0 0x8cc 0x20 0x0 0x8d8 0x13 0x0 0x990 0xe7 0x0 0x994 0x3 0x0 0x988 0xa9 0x0 0x9d0 0xc 0x0 0xe38 0x7 0x0 0xe18 0xf8 0x0 0x9b0 0xa 0x0 0x9c0 0x88 0x0 0x9c4 0x13 0x0 0x9dc 0x4b 0x0 0x9ec 0x10 0x0 0x8dc 0x21 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x814 0xe08 0xe14 0x840 0x800 0x844>;
			qcom,vbus-valid-override;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xdea80 0xdea80>;
			reg = <0x88eb000 0x1000 0x88eb88c 0x4>;
			reg-names = "qmp_phy_base", "pcs_clamp_enable_reg";
			reset-names = "phy_reset", "phy_phy_reset";
			resets = <0x16 0x27 0x16 0x29>;
			status = "disabled";
			vdd-supply = <0x186>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x181>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			clocks = <0x16 0xb6 0x16 0xf 0x16 0x8 0x16 0xb8 0x16 0xbb 0x16 0xc7>;
			compatible = "qcom,dwc-usb3-msm";
			dpdm-supply = <0x182>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts-extended = <0x75 0xe 0x1 0x1 0x0 0x82 0x4 0x75 0x11 0x4 0x75 0xf 0x1>;
			iommus = <0x47 0x0 0x0>;
			phandle = <0x4d8>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x16 0x22>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				dr_mode = "drd";
				interrupts = <0x0 0x85 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed";
				phandle = <0x4d9>;
				reg = <0xa600000 0xd93c>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				tx-fifo-resize;
				usb-core-id = <0x0>;
				usb-phy = <0x182 0x183>;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0x84 0x4>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa704000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		ssusb@a800000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x187>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			clocks = <0x16 0xbc 0x16 0x10 0x16 0x9 0x16 0xbe 0x16 0xc1 0x16 0xc7>;
			compatible = "qcom,dwc-usb3-msm";
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts-extended = <0x75 0xc 0x3 0x1 0x0 0x87 0x4 0x75 0x10 0x4 0x75 0xd 0x3>;
			iommus = <0x47 0x20 0x0>;
			phandle = <0x4db>;
			qcom,charging-disabled;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			qcom,msm-bus,name = "usb1";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x65 0x200 0x0 0x0 0x65 0x2a4 0x0 0x0 0x1 0x2ef 0x0 0x0 0x65 0x200 0xf4240 0x2625a0 0x65 0x2a4 0x0 0x960 0x1 0x2ef 0x0 0x9c40 0x65 0x200 0x3a980 0xaae60 0x65 0x2a4 0x0 0x960 0x1 0x2ef 0x0 0x9c40>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x16 0x23>;
			status = "disabled";

			dwc3@a800000 {
				compatible = "snps,dwc3";
				dr_mode = "drd";
				interrupts = <0x0 0x8a 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed";
				phandle = <0x4dc>;
				reg = <0xa800000 0xd93c>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x1>;
				usb-phy = <0x188 0x189>;
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0xbb962>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x4e7>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x4>;
			reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status";

			port {

				endpoint {
					phandle = <0x1a9>;
					remote-endpoint = <0x1a6>;
				};
			};
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x50>;

			opp-0 {
				opp-hz = <0x0 0x0>;
				opp-supported-hw = <0x180>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
				opp-supported-hw = <0x180>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
				opp-supported-hw = <0x180>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
				opp-supported-hw = <0x180>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
				opp-supported-hw = <0x180>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
				opp-supported-hw = <0x180>;
			};

			opp-2736 {
				opp-hz = <0x0 0x28c5>;
				opp-supported-hw = <0x100>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
				opp-supported-hw = <0x180>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
				opp-supported-hw = <0x180>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
				opp-supported-hw = <0x180>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
				opp-supported-hw = <0x180>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
				opp-supported-hw = <0x180>;
			};
		};

		suspendable-llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x4e>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-1000 {
				opp-hz = <0x0 0x3b9a>;
			};

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		syscon@182a0000 {
			compatible = "syscon";
			phandle = <0x6e>;
			reg = <0x182a0000 0x1c>;
		};

		syscon@1880000 {
			compatible = "syscon";
			phandle = <0x83>;
			reg = <0x1880000 0x10000>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			phandle = <0x80>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			phandle = <0x73>;
			reg = <0x3d91008 0x4>;
		};

		syscon@3d91508 {
			compatible = "syscon";
			phandle = <0x72>;
			reg = <0x3d91508 0x4>;
		};

		syscon@3d91540 {
			compatible = "syscon";
			phandle = <0x71>;
			reg = <0x3d91540 0x4>;
		};

		syscon@90ba000 {
			compatible = "syscon";
			phandle = <0x6f>;
			reg = <0x90ba000 0x54>;
		};

		tgu@6b0b000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x544>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x348>;

			aoss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			aoss0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			apc-0-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			apc-1-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			camera-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a 0x5>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0x3c 0x3 0x3>;
						trip = <0x43>;
					};

					gpu-cdev {
						cooling-device = <0x1c 0xfffffffd 0xfffffffd>;
						trip = <0x43>;
					};

					modem-pa-cdev {
						cooling-device = <0x3d 0x3 0x3>;
						trip = <0x43>;
					};

					modem-tj-cdev {
						cooling-device = <0x3e 0x3 0x3>;
						trip = <0x43>;
					};

					npu_cdev {
						cooling-device = <0x3f 0xfffffffb 0xfffffffb>;
						trip = <0x43>;
					};
				};

				trips {

					camera-trip0 {
						hysteresis = <0x1388>;
						phandle = <0x43>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cmpss-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a 0x6>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0x3c 0x3 0x3>;
						trip = <0x44>;
					};

					gpu-cdev {
						cooling-device = <0x1c 0xfffffffd 0xfffffffd>;
						trip = <0x44>;
					};

					modem-pa-cdev {
						cooling-device = <0x3d 0x3 0x3>;
						trip = <0x44>;
					};

					modem-tj-cdev {
						cooling-device = <0x3e 0x3 0x3>;
						trip = <0x44>;
					};

					npu_cdev {
						cooling-device = <0x3f 0xfffffffb 0xfffffffb>;
						trip = <0x44>;
					};
				};

				trips {

					cmpss-trip0 {
						hysteresis = <0x1388>;
						phandle = <0x44>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			cmpss-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x1>;
				wake-capable-sensor;

				cooling-maps {

					cpu00_cdev {
						cooling-device = <0x1f 0x1 0x1>;
						trip = <0x1e>;
					};
				};

				trips {

					cpu00-config {
						hysteresis = <0x2710>;
						phandle = <0x1e>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x2>;
				wake-capable-sensor;

				cooling-maps {

					cpu01_cdev {
						cooling-device = <0x21 0x1 0x1>;
						trip = <0x20>;
					};
				};

				trips {

					cpu01-config {
						hysteresis = <0x2710>;
						phandle = <0x20>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x3>;
				wake-capable-sensor;

				cooling-maps {

					cpu02_cdev {
						cooling-device = <0x23 0x1 0x1>;
						trip = <0x22>;
					};
				};

				trips {

					cpu02-config {
						hysteresis = <0x2710>;
						phandle = <0x22>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x4>;
				wake-capable-sensor;

				cooling-maps {

					cpu03_cdev {
						cooling-device = <0x25 0x1 0x1>;
						trip = <0x24>;
					};
				};

				trips {

					cpu03-config {
						hysteresis = <0x2710>;
						phandle = <0x24>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x7>;
				wake-capable-sensor;

				cooling-maps {

					cpu10_cdev {
						cooling-device = <0x29 0x1 0x1>;
						trip = <0x28>;
					};

					cpufreq_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x26>;
					};
				};

				trips {

					cpu10-config {
						hysteresis = <0x2710>;
						phandle = <0x28>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpufreq-10-config {
						hysteresis = <0x1388>;
						phandle = <0x26>;
						temperature = <0x124f8>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x8>;
				wake-capable-sensor;

				cooling-maps {

					cpu11_cdev {
						cooling-device = <0x2c 0x1 0x1>;
						trip = <0x2b>;
					};

					cpufreq_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x2a>;
					};
				};

				trips {

					cpu11-config {
						hysteresis = <0x2710>;
						phandle = <0x2b>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpufreq-11-config {
						hysteresis = <0x1388>;
						phandle = <0x2a>;
						temperature = <0x124f8>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x9>;
				wake-capable-sensor;

				cooling-maps {

					cpu12_cdev {
						cooling-device = <0x2f 0x1 0x1>;
						trip = <0x2e>;
					};

					cpufreq_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x2d>;
					};
				};

				trips {

					cpu12-config {
						hysteresis = <0x2710>;
						phandle = <0x2e>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpufreq-12-config {
						hysteresis = <0x1388>;
						phandle = <0x2d>;
						temperature = <0x124f8>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0xa>;
				wake-capable-sensor;

				cooling-maps {

					cpu13_cdev {
						cooling-device = <0x32 0x1 0x1>;
						trip = <0x31>;
					};

					cpufreq_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x30>;
					};
				};

				trips {

					cpu13-config {
						hysteresis = <0x2710>;
						phandle = <0x31>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpufreq-13-config {
						hysteresis = <0x1388>;
						phandle = <0x30>;
						temperature = <0x124f8>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-4-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0xb>;
				wake-capable-sensor;

				cooling-maps {

					cpu14_cdev {
						cooling-device = <0x29 0x1 0x1>;
						trip = <0x34>;
					};

					cpufreq_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x33>;
					};
				};

				trips {

					cpu14-config {
						hysteresis = <0x2710>;
						phandle = <0x34>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpufreq-14-config {
						hysteresis = <0x1388>;
						phandle = <0x33>;
						temperature = <0x124f8>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-5-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0xc>;
				wake-capable-sensor;

				cooling-maps {

					cpu15_cdev {
						cooling-device = <0x2c 0x1 0x1>;
						trip = <0x36>;
					};

					cpufreq_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x35>;
					};
				};

				trips {

					cpu15-config {
						hysteresis = <0x2710>;
						phandle = <0x36>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpufreq-15-config {
						hysteresis = <0x1388>;
						phandle = <0x35>;
						temperature = <0x124f8>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xc>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-6-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0xd>;
				wake-capable-sensor;

				cooling-maps {

					cpu16_cdev {
						cooling-device = <0x2f 0x1 0x1>;
						trip = <0x38>;
					};

					cpufreq_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x37>;
					};
				};

				trips {

					cpu16-config {
						hysteresis = <0x2710>;
						phandle = <0x38>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpufreq-16-config {
						hysteresis = <0x1388>;
						phandle = <0x37>;
						temperature = <0x124f8>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xd>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-7-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0xe>;
				wake-capable-sensor;

				cooling-maps {

					cpu17_cdev {
						cooling-device = <0x32 0x1 0x1>;
						trip = <0x3a>;
					};

					cpufreq_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x39>;
					};
				};

				trips {

					cpu17-config {
						hysteresis = <0x2710>;
						phandle = <0x3a>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpufreq-17-config {
						hysteresis = <0x1388>;
						phandle = <0x39>;
						temperature = <0x124f8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xe>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cwlan-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a 0x1>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0x3c 0x3 0x3>;
						trip = <0x3b>;
					};

					gpu-cdev {
						cooling-device = <0x1c 0xfffffffd 0xfffffffd>;
						trip = <0x3b>;
					};

					modem-pa-cdev {
						cooling-device = <0x3d 0x3 0x3>;
						trip = <0x3b>;
					};

					modem-tj-cdev {
						cooling-device = <0x3e 0x3 0x3>;
						trip = <0x3b>;
					};

					npu_cdev {
						cooling-device = <0x3f 0xfffffffb 0xfffffffb>;
						trip = <0x3b>;
					};
				};

				trips {

					cwlan-trip0 {
						hysteresis = <0x1388>;
						phandle = <0x3b>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			ddr-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a 0x3>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0x3c 0x3 0x3>;
						trip = <0x41>;
					};

					gpu-cdev {
						cooling-device = <0x1c 0xfffffffd 0xfffffffd>;
						trip = <0x41>;
					};

					modem-pa-cdev {
						cooling-device = <0x3d 0x3 0x3>;
						trip = <0x41>;
					};

					modem-tj-cdev {
						cooling-device = <0x3e 0x3 0x3>;
						trip = <0x41>;
					};

					npu_cdev {
						cooling-device = <0x3f 0xfffffffb 0xfffffffb>;
						trip = <0x41>;
					};
				};

				trips {

					ddr-trip0 {
						hysteresis = <0x1388>;
						phandle = <0x41>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xf>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-max-step {
				polling-delay = <0x64>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0x1c 0xffffffff 0xffffffff>;
						trip = <0x1b>;
					};
				};

				trips {

					gpu-trip0 {
						hysteresis = <0x0>;
						phandle = <0x1b>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			modem-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x69>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x7d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-ambient-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x7c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x64>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x65>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x72>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x6a>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x73>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x6b>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x74>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x6c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x75>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x6d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x6e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x71>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			modem-wifi-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x46 0x7b>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			npu-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a 0x7>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0x3c 0x3 0x3>;
						trip = <0x45>;
					};

					gpu-cdev {
						cooling-device = <0x1c 0xfffffffd 0xfffffffd>;
						trip = <0x45>;
					};

					modem-pa-cdev {
						cooling-device = <0x3d 0x3 0x3>;
						trip = <0x45>;
					};

					modem-tj-cdev {
						cooling-device = <0x3e 0x3 0x3>;
						trip = <0x45>;
					};

					npu_cdev {
						cooling-device = <0x3f 0xfffffffb 0xfffffffb>;
						trip = <0x45>;
					};
				};

				trips {

					npu-trip0 {
						hysteresis = <0x1388>;
						phandle = <0x45>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a 0x3>;
				wake-capable-sensor;

				cooling-maps {

					pop_cdev4 {
						cooling-device = <0x11 0xffffffff 0xffffffff>;
						trip = <0x1d>;
					};

					pop_cdev7 {
						cooling-device = <0x14 0xffffffff 0xffffffff>;
						trip = <0x1d>;
					};
				};

				trips {

					pop-trip {
						hysteresis = <0x0>;
						phandle = <0x1d>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			q6-hvx-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a 0x4>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0x3c 0x3 0x3>;
						trip = <0x42>;
					};

					gpu-cdev {
						cooling-device = <0x1c 0xfffffffd 0xfffffffd>;
						trip = <0x42>;
					};

					modem-pa-cdev {
						cooling-device = <0x3d 0x3 0x3>;
						trip = <0x42>;
					};

					modem-tj-cdev {
						cooling-device = <0x3e 0x3 0x3>;
						trip = <0x42>;
					};

					npu_cdev {
						cooling-device = <0x3f 0xfffffffb 0xfffffffb>;
						trip = <0x42>;
					};
				};

				trips {

					q6-hvx-trip0 {
						hysteresis = <0x1388>;
						phandle = <0x42>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			video-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a 0x2>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev {
						cooling-device = <0x3c 0x3 0x3>;
						trip = <0x40>;
					};

					gpu-cdev {
						cooling-device = <0x1c 0xfffffffd 0xfffffffd>;
						trip = <0x40>;
					};

					modem-pa-cdev {
						cooling-device = <0x3d 0x3 0x3>;
						trip = <0x40>;
					};

					modem-tj-cdev {
						cooling-device = <0x3e 0x3 0x3>;
						trip = <0x40>;
					};

					npu_cdev {
						cooling-device = <0x3f 0xfffffffb 0xfffffffb>;
						trip = <0x40>;
					};
				};

				trips {

					video-trip0 {
						hysteresis = <0x1388>;
						phandle = <0x40>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1a 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			phandle = <0x34c>;
		};

		timer@17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			phandle = <0x34d>;
			ranges;
			reg = <0x17c20000 0x1000>;

			frame@17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		tmc@6048000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x1a1>;
			coresight-ctis = <0x1a0 0x191>;
			coresight-name = "coresight-tmc-etr";
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			iommus = <0x47 0x480 0x0 0x47 0x520 0x0>;
			phandle = <0x4e5>;
			ranges;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			port {

				endpoint {
					phandle = <0x18a>;
					remote-endpoint = <0x1a2>;
					slave-mode;
				};
			};
		};

		tmc@6b05000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x192>;
			coresight-ctis = <0x190 0x191>;
			coresight-name = "coresight-tmc-etf";
			phandle = <0x4e0>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18e>;
						remote-endpoint = <0x193>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x195>;
						remote-endpoint = <0x194>;
						slave-mode;
					};
				};
			};
		};

		tpda@6004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x4ec>;
			qcom,bc-elem-size = <0x10 0x20 0x18 0x20 0x19 0x20>;
			qcom,cmb-elem-size = <0x7 0x40 0xd 0x20 0xf 0x20 0x10 0x20 0x11 0x20 0x12 0x40 0x14 0x40 0x15 0x40 0x16 0x20 0x17 0x20 0x19 0x40>;
			qcom,dsb-elem-size = <0x1 0x20 0x6 0x20 0x7 0x20 0xa 0x20 0xb 0x20 0xc 0x20 0xd 0x20 0xe 0x20 0x10 0x20 0x13 0x20 0x18 0x20 0x19 0x20>;
			qcom,tc-elem-size = <0x10 0x20 0x19 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x230>;
						remote-endpoint = <0x1b2>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1af>;
						remote-endpoint = <0x1b3>;
						slave-mode;
					};
				};

				port@10 {
					reg = <0xf>;

					endpoint {
						phandle = <0x1f1>;
						remote-endpoint = <0x1bc>;
						slave-mode;
					};
				};

				port@11 {
					reg = <0x10>;

					endpoint {
						phandle = <0x1f3>;
						remote-endpoint = <0x1bd>;
						slave-mode;
					};
				};

				port@12 {
					reg = <0x11>;

					endpoint {
						phandle = <0x1f5>;
						remote-endpoint = <0x1be>;
						slave-mode;
					};
				};

				port@13 {
					reg = <0x12>;

					endpoint {
						phandle = <0x1f7>;
						remote-endpoint = <0x1bf>;
						slave-mode;
					};
				};

				port@14 {
					reg = <0x13>;

					endpoint {
						phandle = <0x1f9>;
						remote-endpoint = <0x1c0>;
						slave-mode;
					};
				};

				port@15 {
					reg = <0x14>;

					endpoint {
						phandle = <0x1fb>;
						remote-endpoint = <0x1c1>;
						slave-mode;
					};
				};

				port@16 {
					reg = <0x15>;

					endpoint {
						phandle = <0x1c8>;
						remote-endpoint = <0x1c2>;
						slave-mode;
					};
				};

				port@17 {
					reg = <0x16>;

					endpoint {
						phandle = <0x1c7>;
						remote-endpoint = <0x1c3>;
						slave-mode;
					};
				};

				port@18 {
					reg = <0x17>;

					endpoint {
						phandle = <0x1c9>;
						remote-endpoint = <0x1c4>;
						slave-mode;
					};
				};

				port@19 {
					reg = <0x18>;

					endpoint {
						phandle = <0x206>;
						remote-endpoint = <0x1c5>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1e1>;
						remote-endpoint = <0x1b4>;
						slave-mode;
					};
				};

				port@20 {
					reg = <0x19>;

					endpoint {
						phandle = <0x1ca>;
						remote-endpoint = <0x1c6>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1e3>;
						remote-endpoint = <0x1b5>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x9>;

					endpoint {
						phandle = <0x1e5>;
						remote-endpoint = <0x1b6>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0xa>;

					endpoint {
						phandle = <0x1e7>;
						remote-endpoint = <0x1b7>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0xb>;

					endpoint {
						phandle = <0x1e9>;
						remote-endpoint = <0x1b8>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0xc>;

					endpoint {
						phandle = <0x1eb>;
						remote-endpoint = <0x1b9>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0xd>;

					endpoint {
						phandle = <0x1ed>;
						remote-endpoint = <0x1ba>;
						slave-mode;
					};
				};

				port@9 {
					reg = <0xe>;

					endpoint {
						phandle = <0x1ef>;
						remote-endpoint = <0x1bb>;
						slave-mode;
					};
				};
			};
		};

		tpda@69c1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-south";
			phandle = <0x4f6>;
			qcom,dsb-elem-size = <0x0 0x40>;
			qcom,tpda-atid = <0x4b>;
			reg = <0x69c1000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d3>;
						remote-endpoint = <0x1d4>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d6>;
						remote-endpoint = <0x1d5>;
						slave-mode;
					};
				};
			};
		};

		tpda@6ac1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-north";
			phandle = <0x4f4>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x61>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d8>;
						remote-endpoint = <0x1d0>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ce>;
						remote-endpoint = <0x1d1>;
						slave-mode;
					};
				};
			};
		};

		tpda@6b08000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-swao";
			phandle = <0x4e2>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x198>;
						remote-endpoint = <0x19b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x19e>;
						remote-endpoint = <0x19c>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x19f>;
						remote-endpoint = <0x19d>;
						slave-mode;
					};
				};
			};
		};

		tpda@7863000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x4fc>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x40>;
			qcom,dsb-elem-size = <0x3 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x7863000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x239>;
						remote-endpoint = <0x207>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20c>;
						remote-endpoint = <0x208>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x20d>;
						remote-endpoint = <0x209>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x20e>;
						remote-endpoint = <0x20a>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0x20f>;
						remote-endpoint = <0x20b>;
						slave-mode;
					};
				};
			};
		};

		tpdm@6830000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-venus";
			phandle = <0x1e2>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x215>;
					remote-endpoint = <0x216>;
				};
			};
		};

		tpdm@6840000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x4ee>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			port {

				endpoint {
					phandle = <0x1c2>;
					remote-endpoint = <0x1c8>;
				};
			};
		};

		tpdm@6844000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x1e8>;
			qcom,msr-fix-req;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1cc>;
					remote-endpoint = <0x1cd>;
				};
			};
		};

		tpdm@684c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x4ef>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1c4>;
					remote-endpoint = <0x1c9>;
				};
			};
		};

		tpdm@6850000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x4f0>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1c6>;
					remote-endpoint = <0x1ca>;
				};
			};
		};

		tpdm@6870000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x4ed>;
			qcom,hw-enable-check;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1c3>;
					remote-endpoint = <0x1c7>;
				};
			};
		};

		tpdm@6900000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			clocks = <0x48 0x0 0x6d 0x9 0x16 0x16 0x16 0x26 0x6d 0x3 0x6d 0x0 0x1ad 0x3>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x4eb>;
			qcom,proxy-clks = "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			qcom,proxy-regs = "vddcx", "vdd";
			reg = <0x6900000 0x1000>;
			reg-names = "tpdm-base";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x1ae>;
			vddcx-supply = <0x17b>;

			port {

				endpoint {
					phandle = <0x1b0>;
					remote-endpoint = <0x1b1>;
				};
			};
		};

		tpdm@6980000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x1f0>;
			qcom,msr-fix-req;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x21f>;
					remote-endpoint = <0x222>;
				};
			};
		};

		tpdm@69810000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing-llm";
			phandle = <0x1f2>;
			reg = <0x6981000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			port {

				endpoint {
					phandle = <0x220>;
					remote-endpoint = <0x223>;
				};
			};
		};

		tpdm@69c0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-south";
			phandle = <0x4f7>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1d5>;
					remote-endpoint = <0x1d6>;
				};
			};
		};

		tpdm@69d0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x4fb>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1c5>;
					remote-endpoint = <0x206>;
				};
			};
		};

		tpdm@6ac0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-north";
			phandle = <0x4f2>;
			qcom,msr-fix-req;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1d1>;
					remote-endpoint = <0x1ce>;
				};
			};
		};

		tpdm@6b09000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-0";
			phandle = <0x4e3>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x19c>;
					remote-endpoint = <0x19e>;
				};
			};
		};

		tpdm@6b0a000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x4e4>;
			qcom,msr-fix-req;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x19d>;
					remote-endpoint = <0x19f>;
				};
			};
		};

		tpdm@6b26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x4f3>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x19a>;
					remote-endpoint = <0x1cf>;
				};
			};
		};

		tpdm@6c08000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mm";
			phandle = <0x1e6>;
			qcom,msr-fix-req;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x213>;
					remote-endpoint = <0x218>;
				};
			};
		};

		tpdm@6c28000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct";
			phandle = <0x1fa>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x202>;
					remote-endpoint = <0x204>;
				};
			};
		};

		tpdm@6c29000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipcc";
			phandle = <0x1fc>;
			reg = <0x6c29000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x203>;
					remote-endpoint = <0x205>;
				};
			};
		};

		tpdm@6c40000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk", "gcc_npu_axi_clk", "gcc_npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src", "npu_cc_atb_clk", "npu_cc_llm_clk", "npu_cc_llm_xo_clk", "npu_cc_llm_temp_clk", "npu_cc_llm_curr_clk", "npu_cc_dl_llm_clk";
			clocks = <0x48 0x0 0x16 0x28 0x16 0x2b 0x54 0x28 0x54 0xd 0x54 0xe 0x54 0x0 0x54 0x1a 0x54 0x1d 0x54 0x1c 0x54 0x1b 0x54 0x10>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-npu-llm";
			phandle = <0x1f6>;
			qcom,proxy-clks = "gcc_npu_axi_clk", "gcc_npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src", "npu_cc_atb_clk", "npu_cc_llm_clk", "npu_cc_llm_xo_clk", "npu_cc_llm_temp_clk", "npu_cc_llm_curr_clk", "npu_cc_dl_llm_clk";
			qcom,proxy-regs = "vdd", "vdd_cx";
			reg = <0x6c40000 0x1000>;
			reg-names = "tpdm-base";
			vdd-supply = <0x1dd>;
			vdd_cx-supply = <0x66>;

			port {

				endpoint {
					phandle = <0x21b>;
					remote-endpoint = <0x1df>;
				};
			};
		};

		tpdm@6c41000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk", "gcc_npu_axi_clk", "gcc_npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src", "npu_cc_atb_clk", "npu_cc_dpm_clk", "npu_cc_dpm_xo_clk", "npu_cc_dl_dpm_clk";
			clocks = <0x48 0x0 0x16 0x28 0x16 0x2b 0x54 0x28 0x54 0xd 0x54 0xe 0x54 0x0 0x54 0x11 0x54 0x13 0x54 0xf>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-npu-dpm";
			phandle = <0x1f8>;
			qcom,proxy-clks = "gcc_npu_axi_clk", "gcc_npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src", "npu_cc_atb_clk", "npu_cc_dpm_clk", "npu_cc_dpm_xo_clk", "npu_cc_dl_dpm_clk";
			qcom,proxy-regs = "vdd", "vdd_cx";
			reg = <0x6c41000 0x1000>;
			reg-names = "tpdm-base";
			vdd-supply = <0x1dd>;
			vdd_cx-supply = <0x66>;

			port {

				endpoint {
					phandle = <0x21c>;
					remote-endpoint = <0x1e0>;
				};
			};
		};

		tpdm@6c47000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk", "gcc_npu_axi_clk", "gcc_npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src", "npu_cc_atb_clk";
			clocks = <0x48 0x0 0x16 0x28 0x16 0x2b 0x54 0x28 0x54 0xd 0x54 0xe 0x54 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-npu";
			phandle = <0x1f4>;
			qcom,proxy-clks = "gcc_npu_axi_clk", "gcc_npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src", "npu_cc_atb_clk";
			qcom,proxy-regs = "vdd", "vdd_cx";
			reg = <0x6c47000 0x1000>;
			reg-names = "tpdm-base";
			vdd-supply = <0x1dd>;
			vdd_cx-supply = <0x66>;

			port {

				endpoint {
					phandle = <0x21a>;
					remote-endpoint = <0x1de>;
				};
			};
		};

		tpdm@6c60000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mdss";
			phandle = <0x1e4>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x212>;
					remote-endpoint = <0x217>;
				};
			};
		};

		tpdm@6e00000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x1ee>;
			reg = <0x6e00000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			port {

				endpoint {
					phandle = <0x227>;
					remote-endpoint = <0x22e>;
				};
			};
		};

		tpdm@6e10000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch02";
			phandle = <0x1ea>;
			qcom,msr-fix-req;
			reg = <0x6e10000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x229>;
					remote-endpoint = <0x22c>;
				};
			};
		};

		tpdm@6e20000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch13";
			phandle = <0x1ec>;
			qcom,msr-fix-req;
			reg = <0x6e20000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x22b>;
					remote-endpoint = <0x22d>;
				};
			};
		};

		tpdm@7860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x4ff>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x20a>;
					remote-endpoint = <0x20e>;
				};
			};
		};

		tpdm@7861000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x500>;
			reg = <0x7861000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x20b>;
					remote-endpoint = <0x20f>;
				};
			};
		};

		tpdm@78a0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x4fd>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x208>;
					remote-endpoint = <0x20c>;
				};
			};
		};

		tpdm@78b0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x48 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-gold";
			phandle = <0x4fe>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x209>;
					remote-endpoint = <0x20d>;
				};
			};
		};

		tsens@c222000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1fa 0x4 0x0 0x1fc 0x4>;
			phandle = <0x19>;
			reg = <0xc222000 0x4 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		tsens@c223000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1fb 0x4 0x0 0x1fd 0x4>;
			phandle = <0x1a>;
			reg = <0xc223000 0x4 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			phandle = <0x545>;
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					phandle = <0x221>;
					remote-endpoint = <0x233>;
				};
			};
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x3a1>;
			qcom,hyplog-enabled;
			reg = <0x146bf720 0x3000>;
		};

		ufshc@1d84000 {
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x16 0xa7 0x16 0x6 0x16 0xa6 0x16 0xb3 0x16 0xaa 0x15 0x0 0x16 0xb2 0x16 0xb0 0x16 0xb1>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			freq-table-hz = <0x23c3460 0x11e1a300 0x0 0x0 0x0 0x0 0x23c3460 0x11e1a300 0x23c3460 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x109 0x4>;
			lanes-per-direction = <0x2>;
			phandle = <0x374>;
			phy-names = "ufsphy";
			phys = <0x76>;
			pinctrl-0 = <0x77>;
			pinctrl-1 = <0x78>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x1a>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x39a0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x7cccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x800000 0x0 0x1 0x2f5 0x64000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x9199a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x64000 0x7b 0x200 0x800000 0x0 0x1 0x2f5 0x64000 0x64000 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,pm-qos-cpu-group-latency-us = <0x2c 0x2c>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-default-cpu = <0x0>;
			reg = <0x1d84000 0x3000 0x1d90000 0x8000>;
			reg-names = "ufs_mem", "ufs_ice";
			reset-names = "core_reset";
			resets = <0x16 0x21>;
			status = "disabled";
		};

		ufsphy_mem@1d87000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_aux_clk";
			clocks = <0x15 0x0 0x16 0xad>;
			lanes-per-direction = <0x2>;
			phandle = <0x76>;
			reg = <0x1d87000 0xe00 0x1d90000 0x8000>;
			reg-names = "phy_mem", "ufs_ice";
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x47 0x180f 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x4da>;
		};
	};

	vendor {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x622>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
	};
};
