INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/HW/HW.srcs/sources_1/new/full-adder-tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
