# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 3.2e-05 1024 430 540 518144 57.3321 26.9483 374.618 838.61 1297.7 1297.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 850 0.000128 1024 220 570 112640 14.2961 6.83277 81.009 209.154 311.448 311.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 3.2e-05 1024 430 540 518400 57.3485 26.9517 397.812 837.504 1319.82 1319.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 850 0.000128 1024 220 570 112896 14.3099 6.84851 92.8313 208.801 322.954 323.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 3.2e-05 1024 430 540 519680 57.0248 26.9398 416.288 837.849 1338.3 1338.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 850 0.000128 1024 220 570 113920 14.2867 6.84442 97.6425 209.675 328.607 328.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 3.2e-05 1024 430 540 516096 57.3423 26.9023 385.365 836.487 1306.29 1306.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 850 0.000128 1024 220 570 112128 14.2442 6.82902 89.787 208.314 319.334 319.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 3.2e-05 1024 430 540 518400 57.2966 26.9683 392.238 836.885 1313.58 1313.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 850 0.000128 1024 220 570 112000 14.3539 6.85277 90.5785 208.382 320.324 320.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 3.2e-05 1024 430 540 516096 57.4194 26.9106 401.937 837.301 1323.76 1323.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 850 0.000128 1024 220 570 112896 14.3312 6.83773 94.4806 209.562 325.363 325.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 3.2e-05 1024 430 540 514560 57.3341 26.9397 402.119 835.248 1321.83 1321.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 850 0.000128 1024 220 570 113280 14.2516 6.84515 94.7267 209.059 325.037 325.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 3.2e-05 1024 430 540 516096 57.091 26.8557 389.587 835.139 1308.87 1309.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 850 0.000128 1024 220 570 112640 14.2988 6.84032 91.0675 209.042 321.409 321.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 3.2e-05 1024 430 540 509952 57.3996 26.751 387.579 832.387 1304.31 1304.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 850 0.000128 1024 220 570 110592 14.1454 6.79562 90.0612 206.365 317.521 317.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 3.2e-05 1024 430 540 512000 57.367 26.8063 417.782 832.77 1334.92 1335.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 850 0.000128 1024 220 570 108800 14.3217 6.81725 95.0435 206.379 322.719 322.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 3.2e-05 1024 430 540 516096 57.0881 26.8519 495.176 835.339 1414.65 1414.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 850 0.000128 1024 220 570 110592 14.4936 6.83622 113.687 209.208 344.386 344.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1520 3.2e-05 1024 430 540 520192 57.2392 26.8891 658.326 838.488 1581.14 1581.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 850 0.000128 1024 220 570 113664 14.3127 6.83008 143.163 209.774 374.24 374.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1520 3.2e-05 1024 430 540 520960 57.0792 26.9581 388.346 837.777 1310.36 1310.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 850 0.000128 1024 220 570 113280 14.3606 6.85011 80.599 209.614 311.586 311.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 3.2e-05 1024 430 540 519168 57.0804 26.9066 365.463 836.428 1286.07 1286.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 850 0.000128 1024 220 570 112896 14.3198 6.83728 79.4999 209.285 310.1 310.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 3.2e-05 1024 430 540 519680 57.0333 26.938 352.639 837.06 1273.86 1274.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 850 0.000128 1024 220 570 112896 14.3619 6.84096 81.8843 209.445 312.69 312.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 3.2e-05 1024 430 540 520192 56.9748 26.899 360.019 837.812 1281.9 1282.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 850 0.000128 1024 220 570 112640 14.2849 6.82768 83.8501 208.959 314.077 314.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 3.2e-05 1024 430 540 520704 56.9399 26.95 408.303 838.189 1330.58 1330.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 850 0.000128 1024 220 570 112896 14.2959 6.84083 95.0635 208.975 325.333 325.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 3.2e-05 1024 430 540 519680 56.9988 26.9302 398.292 838.547 1320.96 1321.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 850 0.000128 1024 220 570 112640 14.3959 6.84864 92.8055 209.847 324.055 324.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 3.2e-05 1024 430 540 519168 56.8112 26.882 426.787 837.087 1347.76 1347.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 850 0.000128 1024 220 570 112128 14.2362 6.82963 98.7772 208.472 328.472 328.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 3.2e-05 1024 430 540 518400 57.2515 27.0008 422.4 837.708 1344.55 1344.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 850 0.000128 1024 220 570 112000 14.3511 6.84822 98.0075 208.581 327.947 328.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 3.2e-05 1024 430 540 519680 56.8549 26.9086 426.073 836.645 1346.68 1346.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 850 0.000128 1024 220 570 112896 14.326 6.83955 99.4825 209.402 330.212 330.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 3.2e-05 1024 430 540 518400 56.807 26.8839 416.346 834.241 1334.47 1334.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 850 0.000128 1024 220 570 111360 14.3948 6.84374 96.1045 208.81 326.316 326.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 3.2e-05 1024 430 540 516096 57.0271 26.8381 397.315 835.175 1316.55 1316.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 850 0.000128 1024 220 570 112640 14.291 6.83008 93.2912 209.05 323.618 323.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 3.2e-05 1024 430 540 516096 56.5767 26.7501 466.931 833.192 1383.65 1383.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 850 0.000128 1024 220 570 110592 14.1559 6.80493 107.826 206.546 335.486 335.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 3.2e-05 1024 430 540 512000 57.3912 26.8213 463.007 832.844 1380.26 1380.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 850 0.000128 1024 220 570 108800 14.3368 6.81517 105.672 206.389 333.369 333.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 3.2e-05 1024 430 540 516096 57.0863 26.8428 425.484 835.961 1345.57 1345.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 850 0.000128 1024 220 570 110592 14.5123 6.83418 98.3089 209.378 329.187 329.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1520 3.2e-05 1024 430 540 514048 57.9527 26.8982 636.597 838.573 1560.22 1560.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 850 0.000128 1024 220 580 113152 14.3431 6.83405 136.939 209.794 368.07 368.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1520 3.2e-05 1024 430 540 514560 57.8667 26.9615 408.191 837.775 1330.99 1331.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 850 0.000128 1024 220 580 113280 14.3685 6.84358 85.9909 209.615 316.977 317.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 3.2e-05 1024 430 540 513024 57.8148 26.9088 359.649 836.419 1280.98 1281.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 850 0.000128 1024 220 580 112896 14.3253 6.83434 79.6626 209.284 310.262 310.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 3.2e-05 1024 430 540 512512 57.8892 26.9403 346.055 836.425 1267.5 1267.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 850 0.000128 1024 220 580 112896 14.3623 6.83827 81.8104 209.289 312.452 312.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 3.2e-05 1024 430 540 514048 57.6385 26.9783 349.21 838.525 1272.54 1272.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 850 0.000128 1024 220 580 112640 14.2879 6.82698 81.9627 209.113 312.35 312.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 3.2e-05 1024 430 540 513792 57.7935 26.9558 430.968 837.713 1353.63 1353.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 850 0.000128 1024 220 580 111744 14.3908 6.84851 100.631 208.835 330.864 330.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 3.2e-05 1024 430 540 511488 57.6005 26.8534 299.462 834.406 1218.52 1218.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 850 0.000128 1024 220 580 110592 14.2874 6.81824 69.801 207.33 298.398 298.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 3.2e-05 1024 430 540 514560 57.607 26.9353 414.169 838.639 1337.55 1337.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 850 0.000128 1024 220 580 112640 14.3818 6.83827 97.2587 209.866 328.502 328.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 3.2e-05 1024 430 540 512000 57.7971 26.9071 289.034 838.765 1212.71 1212.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 850 0.000128 1024 220 580 110080 14.1704 6.80141 67.1892 206.538 294.86 294.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 3.2e-05 1024 430 540 513024 57.6304 26.882 385.927 836.619 1307.27 1307.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 850 0.000128 1024 220 580 112128 14.2232 6.83117 90.5064 208.35 320.068 320.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 3.2e-05 1024 430 540 509952 57.4229 26.7408 275.465 833.33 1193.16 1193.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 850 0.000128 1024 220 580 110592 14.1417 6.84627 64.714 206.59 292.446 292.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 3.2e-05 1024 430 540 512000 57.9268 26.9701 404.218 837.104 1326.42 1326.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 850 0.000128 1024 220 580 112000 14.351 6.84998 95.0654 208.439 324.863 324.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 3.2e-05 1024 430 540 505600 58.1279 26.8247 282.654 833.462 1201.27 1201.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 850 0.000128 1024 220 580 108800 14.3279 6.8137 65.4358 206.549 293.283 293.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 3.2e-05 1024 430 540 512512 57.7433 26.9169 517.865 836.376 1439.1 1439.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 850 0.000128 1024 220 580 112896 14.3136 6.84 122.556 209.325 353.189 353.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 3.2e-05 1024 430 540 508928 58.0985 26.878 333.722 836.637 1255.53 1255.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 850 0.000128 1024 220 580 111104 14.1817 6.81606 78.9251 207.11 307.19 307.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 3.2e-05 1024 430 540 510720 57.7924 26.8902 492.933 835.095 1412.91 1413.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 850 0.000128 1024 220 580 111360 14.4033 6.84442 115.471 209.014 345.884 346.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 3.2e-05 1024 430 540 506880 58.1272 26.8551 331.245 834.461 1250.89 1251.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 850 0.000128 1024 220 580 107520 14.4287 6.80755 76.0102 206.414 303.819 303.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 3.2e-05 1024 430 540 512000 57.5729 26.8408 476.629 835.869 1397.11 1397.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 850 0.000128 1024 220 580 112640 14.2937 6.83008 113.146 209.216 343.645 343.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 3.2e-05 1024 430 540 507904 58.0521 26.9753 319.299 835.956 1243.42 1243.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 850 0.000128 1024 220 580 110592 14.4994 6.92032 75.5453 209.376 306.497 306.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 3.2e-05 1024 430 540 509952 57.3834 26.7503 415.129 832.296 1331.76 1331.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 850 0.000128 1024 220 580 110592 14.1541 6.79936 96.9114 206.339 324.361 324.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 3.2e-05 1024 430 540 503808 56.9563 26.458 291.384 824.306 1199.3 1199.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 850 0.000128 1024 220 580 110592 14.1846 6.80755 69.1823 206.587 296.924 297.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 3.2e-05 1024 430 540 505600 58.1349 26.8103 429.707 833.64 1348.49 1348.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 850 0.000128 1024 220 580 108800 14.3258 6.8096 99.2347 206.593 327.119 327.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 3.2e-05 1024 430 540 499200 57.6441 26.4868 302.295 824.527 1211.15 1211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 850 0.000128 1024 220 580 108800 14.3291 6.80755 70.5219 206.666 298.484 298.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1520 3.2e-05 1024 430 552 518144 57.2705 26.8905 366.655 838.483 1289.5 1289.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 850 0.000128 1024 220 576 112640 14.3858 6.83085 134.908 209.782 366.067 366.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1520 3.2e-05 1024 430 552 517120 57.608 26.9584 367.708 838.415 1290.89 1291.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 850 0.000128 1024 220 576 112640 14.4218 6.84701 80.1887 209.769 311.388 311.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 3.2e-05 1024 430 552 516096 57.4626 26.9149 363.03 837.138 1284.75 1284.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 850 0.000128 1024 220 576 112128 14.3744 6.84083 78.9375 209.46 309.773 309.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1520 3.2e-05 1024 430 552 516096 57.369 26.8739 275.007 844.699 1204.15 1204.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 850 0.000128 1024 220 576 110592 14.4993 6.8263 50.3903 210.349 282.225 282.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 3.2e-05 1024 430 552 516096 57.4564 26.9331 393.945 836.546 1315.07 1315.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 850 0.000128 1024 220 576 112000 14.4222 6.84851 91.6231 209.322 322.372 322.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 3.2e-05 1024 430 552 516096 57.4399 26.9066 288.552 837.218 1210.31 1210.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 850 0.000128 1024 220 576 111104 14.4633 6.83971 58.3748 209.544 289.38 289.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 3.2e-05 1024 430 552 518144 57.1754 26.9548 381.083 837.759 1303.17 1303.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 850 0.000128 1024 220 576 111616 14.348 6.83024 88.1863 208.946 318.464 318.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 3.2e-05 1024 430 552 516096 57.05 26.8419 257.399 834.993 1176.48 1176.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 850 0.000128 1024 220 576 110592 14.4723 6.82931 59.1296 209.01 289.597 289.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 3.2e-05 1024 430 552 516096 57.596 26.9622 418.334 837.474 1340.56 1340.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 850 0.000128 1024 220 576 111744 14.3783 6.84554 96.939 208.814 327.133 327.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 3.2e-05 1024 430 552 511488 57.5787 26.8575 291.588 835.183 1211.4 1211.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 850 0.000128 1024 220 576 110592 14.2747 6.81802 67.6807 207.525 296.449 296.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 3.2e-05 1024 430 552 517120 57.33 26.9283 397.049 838.466 1319.97 1320.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 850 0.000128 1024 220 576 112640 14.3799 6.83827 92.4361 209.828 323.633 323.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 3.2e-05 1024 430 552 517120 57.277 26.921 285.799 838.739 1208.94 1209.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 850 0.000128 1024 220 576 110080 14.1631 6.79846 65.7163 206.538 293.371 293.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 3.2e-05 1024 430 552 516096 57.2858 26.8754 513.276 837.177 1434.81 1434.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 850 0.000128 1024 220 576 110592 14.356 6.82784 117.636 208.485 347.46 347.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 3.2e-05 1024 430 552 509952 57.3751 26.7396 322.303 832.503 1239.12 1239.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 850 0.000128 1024 220 576 107520 14.4152 6.79936 73.5691 206.381 301.322 301.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 3.2e-05 1024 430 552 515200 57.69 26.9645 500.376 837.815 1423.04 1423.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 850 0.000128 1024 220 576 110400 14.4985 6.85056 115.01 208.598 345.111 345.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 3.2e-05 1024 430 552 512000 57.356 26.8181 337.357 832.85 1254.58 1254.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 850 0.000128 1024 220 576 108800 14.3348 6.81722 77.3763 206.399 305.085 305.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 3.2e-05 1024 430 552 516096 57.3836 26.9076 491.453 836.508 1412.45 1412.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 850 0.000128 1024 220 576 111104 14.4688 6.84042 113.507 209.358 344.333 344.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 3.2e-05 1024 430 552 516096 57.3149 26.8756 326.011 837.365 1247.76 1247.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 850 0.000128 1024 220 576 107520 14.4848 6.81472 73.2604 207.287 302 302.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 3.2e-05 1024 430 552 514560 57.3181 26.8877 478.685 835.237 1398.32 1398.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 850 0.000128 1024 220 576 111360 14.4018 6.84634 110.798 209.052 341.25 341.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 3.2e-05 1024 430 552 514560 57.2754 26.8595 309.479 835.403 1229.21 1229.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 850 0.000128 1024 220 576 107520 14.4281 6.80842 69.5921 206.645 297.642 297.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 3.2e-05 1024 430 552 516096 57.0691 26.8354 457.979 835.274 1377.36 1377.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 850 0.000128 1024 220 576 110592 14.4681 6.82822 105.174 209.07 335.698 335.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 3.2e-05 1024 430 552 516096 57.1107 26.837 307.272 835.933 1227.36 1227.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 850 0.000128 1024 220 576 110592 14.5091 6.83037 70.8596 209.368 301.723 301.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1520 3.2e-05 1024 430 550 513024 57.7885 26.8984 416.738 837.897 1339.53 1339.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 850 0.000128 1024 220 575 112640 14.3829 6.83248 150.623 209.633 381.636 381.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1520 3.2e-05 1024 430 550 513280 57.9644 26.9608 354.76 838.583 1278.48 1278.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 850 0.000128 1024 220 575 112640 14.4268 6.84986 76.6453 209.814 307.897 308.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1520 3.2e-05 1024 430 550 512000 58.0009 26.9396 266.928 838.663 1190.73 1190.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 850 0.000128 1024 220 575 112640 14.4235 6.84032 128.062 209.872 359.353 359.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 3.2e-05 1024 430 550 511488 57.8814 27.0546 373.779 836.416 1295.33 1295.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 850 0.000128 1024 220 575 112128 14.3716 6.84032 80.9442 209.28 311.595 311.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1520 3.2e-05 1024 430 550 509952 57.9978 26.8762 282.124 836.467 1203.66 1203.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 850 0.000128 1024 220 575 110592 14.3673 7.57046 52.069 208.308 282.472 282.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 3.2e-05 1024 430 550 512512 57.8313 27.0118 379.276 837.163 1301.48 1301.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 850 0.000128 1024 220 575 112000 14.4278 6.84534 87.2572 209.49 318.178 318.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 3.2e-05 1024 430 550 512512 57.7591 26.9085 279.681 837.107 1201.65 1201.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 850 0.000128 1024 220 575 111104 14.4707 6.8567 55.8981 209.519 286.898 287.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 3.2e-05 1024 430 550 512000 57.8232 26.8984 395.973 837.607 1318.49 1318.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 850 0.000128 1024 220 575 111616 14.3424 6.96221 90.7132 208.909 321.084 321.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 3.2e-05 1024 430 550 507904 58.079 26.8393 262.872 835.842 1183.83 1183.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 850 0.000128 1024 220 575 110592 14.4779 6.8343 60.2781 209.194 290.948 291.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 3.2e-05 1024 430 550 511488 58.0433 26.9636 416.837 837.293 1339.33 1339.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 850 0.000128 1024 220 575 111744 14.378 6.84237 95.7134 208.915 326.007 326.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 3.2e-05 1024 430 550 506880 58.1388 26.8563 298.289 834.605 1218.09 1218.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 850 0.000128 1024 220 575 110592 14.2679 6.81696 68.6628 207.386 297.284 297.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 3.2e-05 1024 430 550 512000 57.8545 26.9373 406.828 837.97 1329.79 1329.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 850 0.000128 1024 220 575 112640 14.3966 6.84778 94.0567 209.706 325.165 325.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 3.2e-05 1024 430 550 512000 57.7899 26.9046 287.758 838.551 1211.19 1211.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 850 0.000128 1024 220 575 110080 14.1719 6.80179 65.3431 206.488 292.965 293.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 3.2e-05 1024 430 550 509952 57.9298 26.874 495.694 837.376 1418.07 1418.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 850 0.000128 1024 220 575 110592 14.3649 6.82803 113.124 208.487 342.96 343.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 3.2e-05 1024 430 550 503808 58.0908 26.7714 326.71 832.509 1244.27 1244.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 850 0.000128 1024 220 575 107520 14.4108 6.80298 74.1806 206.389 301.934 302.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 3.2e-05 1024 430 550 512000 57.9079 27.04 494.764 837.014 1416.92 1417.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 850 0.000128 1024 220 575 110400 14.4966 6.8495 112.733 208.404 342.648 342.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 3.2e-05 1024 430 550 505600 58.1193 26.8068 329.414 832.977 1247.51 1247.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 850 0.000128 1024 220 575 108800 14.323 6.81373 75.1309 206.429 302.853 302.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 3.2e-05 1024 430 550 512512 57.7455 26.9089 480.794 836.507 1402.16 1402.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 850 0.000128 1024 220 575 111104 14.4599 6.83827 110.272 209.358 341.087 341.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 3.2e-05 1024 430 550 508928 58.1103 26.8739 316.157 837.448 1238.79 1238.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 850 0.000128 1024 220 575 107520 14.4836 6.8096 70.562 207.306 299.316 299.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 3.2e-05 1024 430 550 510720 57.7717 26.88 468.067 835.079 1387.99 1388.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 850 0.000128 1024 220 575 111360 14.427 6.84237 107.169 209.008 337.602 337.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 3.2e-05 1024 430 550 506880 58.1372 26.8533 307.856 834.749 1227.79 1227.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 850 0.000128 1024 220 575 107520 14.4279 6.8057 69.1994 206.48 297.069 297.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 3.2e-05 1024 430 550 507904 58.0675 26.8344 443.948 835.865 1364.91 1365.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 850 0.000128 1024 220 575 110592 14.4706 6.83507 101.743 209.215 332.423 332.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 3.2e-05 1024 430 550 507904 58.06 26.8403 311.408 836.379 1232.88 1233.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 850 0.000128 1024 220 575 110592 14.4971 6.82906 71.7393 209.395 302.617 302.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1520 3.2e-05 1024 430 544 508928 58.3819 26.8863 355.486 838.582 1279.53 1279.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 850 0.000128 1024 220 576 111104 14.5255 6.83478 125.558 209.798 356.879 357.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1520 3.2e-05 1024 430 544 507904 58.9562 26.8969 575.204 837.817 1499.08 1499.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 850 0.000128 1024 220 576 110592 14.5123 6.83312 120.862 208.954 351.325 351.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 3.2e-05 1024 430 544 509440 58.4527 26.954 346.858 837.914 1270.38 1270.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 850 0.000128 1024 220 576 111360 14.5222 6.84032 75.747 209.65 306.925 307.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1520 3.2e-05 1024 430 544 509440 58.3153 26.9332 261.132 838.546 1185.12 1185.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 850 0.000128 1024 220 576 111360 14.4926 6.84285 61.5118 209.844 292.851 292.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 3.2e-05 1024 430 544 508416 58.2339 26.9057 350.626 837.122 1273.08 1273.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 850 0.000128 1024 220 576 110592 14.5176 6.84838 81.627 209.459 312.61 312.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 3.2e-05 1024 430 544 506880 58.391 26.8728 260.022 837.061 1182.54 1182.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 850 0.000128 1024 220 576 109056 14.5041 6.82394 52.5778 208.461 282.52 282.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 3.2e-05 1024 430 544 507136 58.5746 26.9411 348.94 837.244 1271.9 1272.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 850 0.000128 1024 220 576 111104 14.4871 6.84237 81.5068 209.492 312.486 312.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 3.2e-05 1024 430 544 505344 58.5618 26.9095 224.522 837.308 1147.5 1147.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 850 0.000128 1024 220 576 111104 14.4687 6.84237 52.9367 209.561 283.965 284.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 3.2e-05 1024 430 544 505344 58.7357 26.9414 218.876 836.715 1141.46 1141.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 850 0.000128 1024 220 576 110208 14.5936 6.84784 43.5913 209.472 274.665 274.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 3.2e-05 1024 430 544 507904 58.3829 26.8964 354.286 838.522 1278.27 1278.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 850 0.000128 1024 220 576 110592 14.4559 6.82886 82.0635 209.134 312.638 312.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 3.2e-05 1024 430 544 503808 58.4988 26.8427 238.827 835.745 1160.11 1160.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 850 0.000128 1024 220 576 110592 14.4872 6.82448 56.0818 209.196 286.751 286.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1520 3.2e-05 1024 430 544 503808 58.1675 26.7448 226.544 832.506 1144.16 1144.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 850 0.000128 1024 220 576 107520 14.4049 6.79731 45.8651 206.383 273.607 273.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 3.2e-05 1024 430 544 509184 58.3567 26.9638 507.157 838.198 1430.87 1431.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 850 0.000128 1024 220 576 110592 14.484 6.84109 117.642 208.968 348.091 348.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 3.2e-05 1024 430 544 506880 58.116 26.8587 316.146 834.492 1235.81 1235.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 850 0.000128 1024 220 576 108288 14.4661 6.82355 72.9821 207.348 301.769 301.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 3.2e-05 1024 430 544 504576 58.5908 26.8858 260.054 835.177 1180.91 1181.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 850 0.000128 1024 220 576 110592 14.4995 6.85261 62.0039 209.138 292.65 292.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 3.2e-05 1024 430 544 509440 58.2273 27.277 468.809 837.973 1392.48 1392.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 850 0.000128 1024 220 576 111360 14.478 6.84064 109.788 209.71 340.977 341.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 3.2e-05 1024 430 544 506880 58.3775 26.9008 314.831 838.089 1238.39 1238.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 850 0.000128 1024 220 576 107520 14.3974 6.79693 71.7967 206.376 299.524 299.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 3.2e-05 1024 430 544 506880 58.111 26.9056 263.561 835.403 1184.18 1184.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 850 0.000128 1024 220 576 107520 14.423 6.81152 60.6562 206.646 288.7 288.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 3.2e-05 1024 430 544 506880 58.3757 26.876 445.626 836.416 1367.49 1367.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 850 0.000128 1024 220 576 109056 14.5053 6.82438 102.419 208.288 332.196 332.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1520 3.2e-05 1024 430 544 503808 58.0891 26.7472 287.16 833.019 1205.21 1205.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 850 0.000128 1024 220 576 107520 14.415 6.79779 66.1972 206.515 294.085 294.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 3.2e-05 1024 430 544 497664 58.1715 26.5707 247.995 829.217 1162.15 1162.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 850 0.000128 1024 220 576 105984 14.3129 6.77888 56.8269 204.625 282.699 282.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 3.2e-05 1024 430 544 508800 58.4162 26.9694 440.527 837.811 1363.91 1364.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 850 0.000128 1024 220 576 110400 14.4857 6.85587 102.222 208.621 332.338 332.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 3.2e-05 1024 430 544 505600 58.1393 26.8138 303.558 833.646 1222.35 1222.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 850 0.000128 1024 220 576 108800 14.3381 6.81165 69.7101 206.594 297.609 297.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 3.2e-05 1024 430 544 508800 58.4602 26.9676 253.83 838.066 1177.52 1177.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 850 0.000128 1024 220 576 105600 14.6446 6.82205 57.3957 206.729 285.749 285.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 3.2e-05 1024 430 544 505344 58.5593 26.9235 423.391 836.307 1345.38 1345.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 850 0.000128 1024 220 576 111104 14.462 6.83443 99.6165 209.311 330.381 330.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 3.2e-05 1024 430 544 501760 58.994 26.8835 292.134 837.183 1215.39 1215.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 850 0.000128 1024 220 576 107520 14.4819 6.8144 67.5412 207.239 296.238 296.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 3.2e-05 1024 430 544 505344 58.5976 26.9128 245.182 837.514 1168.4 1168.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 850 0.000128 1024 220 576 107520 14.7903 6.86285 56.5637 209.844 288.219 288.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 3.2e-05 1024 430 544 506880 58.232 26.882 414.113 835.239 1334.66 1334.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 850 0.000128 1024 220 576 109440 14.5793 6.84688 95.415 209.066 326.061 326.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 3.2e-05 1024 430 544 506880 58.1307 26.8614 300.023 834.623 1219.84 1219.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 850 0.000128 1024 220 576 107520 14.4308 6.80794 68.7885 206.448 296.633 296.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 3.2e-05 1024 430 544 506880 58.2573 26.8998 247.014 835.583 1167.95 1168.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 850 0.000128 1024 220 576 109440 14.6269 6.85421 58.0169 209.386 289.039 289.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 3.2e-05 1024 430 544 503808 58.4777 26.8394 418.522 835.717 1339.75 1339.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 850 0.000128 1024 220 576 110592 14.4678 6.82598 98.2585 209.187 328.893 329.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1520 3.2e-05 1024 430 544 499712 59.0996 26.8415 281.526 835.457 1203.14 1203.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 850 0.000128 1024 220 576 110592 14.5016 6.82944 67.3249 209.246 298.066 298.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1520 3.2e-05 1024 430 544 491520 58.3458 26.4602 249.124 825.343 1159.47 1159.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 850 0.000128 1024 220 576 104448 14.6614 6.80918 57.0891 206.844 285.563 285.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1520 3.2e-05 1024 430 560 503808 58.8948 26.8984 374.048 838.555 1298.59 1298.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 850 0.000128 1024 220 600 112640 14.3884 6.82842 134.467 209.803 365.645 365.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1520 3.2e-05 1024 430 560 503808 59.3671 26.9353 601.473 838.613 1526.59 1526.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 850 0.000128 1024 220 600 111616 14.394 6.82829 128.517 209.155 359.061 359.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 3.2e-05 1024 430 560 503040 59.1355 26.958 398.107 838.384 1322.78 1322.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 850 0.000128 1024 220 600 112640 14.4178 6.8464 89.7791 209.762 320.963 321.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1520 3.2e-05 1024 430 560 501760 59.1074 26.9373 302.129 837.632 1226 1226.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 850 0.000128 1024 220 600 112640 14.3906 6.84118 58.306 209.617 289.308 289.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1520 3.2e-05 1024 430 560 499200 59.2034 26.879 260.376 834.467 1181.12 1181.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 850 0.000128 1024 220 600 111360 14.4506 6.84237 145.842 208.868 376.158 376.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 3.2e-05 1024 430 560 502272 58.918 26.9092 348.33 837.3 1271.65 1271.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 850 0.000128 1024 220 600 112128 14.3688 6.84131 82.2296 209.482 313.083 313.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1520 3.2e-05 1024 430 560 500736 59.124 27.007 257.718 837.177 1181.23 1181.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 850 0.000128 1024 220 600 110592 14.3627 6.82307 53.7821 208.493 283.62 283.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1520 3.2e-05 1024 430 560 497664 59.2433 26.8615 243.604 835.094 1164.99 1165.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 850 0.000128 1024 220 600 110592 14.2735 6.81987 44.4076 207.496 273.152 273.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 3.2e-05 1024 430 560 501760 59.1209 26.9355 508.742 837.246 1432.25 1432.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 850 0.000128 1024 220 600 112000 14.4292 6.84602 120.381 209.46 351.275 351.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 3.2e-05 1024 430 560 501760 58.9939 27.1638 318.273 837.22 1241.85 1242.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 850 0.000128 1024 220 600 111104 14.4749 6.83622 74.6974 209.542 305.708 305.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 3.2e-05 1024 430 560 499968 59.2959 26.9405 309.428 837.298 1233.16 1233.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 850 0.000128 1024 220 600 110208 14.6017 6.84458 60.8472 209.62 292.075 292.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 3.2e-05 1024 430 560 503808 58.906 26.8985 473.65 838.428 1398.08 1398.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 850 0.000128 1024 220 600 111616 14.3627 6.8248 111.182 209.101 341.627 341.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 3.2e-05 1024 430 560 499712 59.0418 26.8387 300.136 835.175 1221.39 1221.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 850 0.000128 1024 220 600 110592 14.4796 6.83213 70.5102 209.047 301.024 301.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 3.2e-05 1024 430 560 497664 58.8106 26.7595 241.737 833.222 1160.73 1160.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 850 0.000128 1024 220 600 107520 14.4125 6.99827 55.9936 206.557 284.119 284.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 3.2e-05 1024 430 560 502272 59.2064 26.9558 481.476 837.501 1405.34 1405.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 850 0.000128 1024 220 600 111744 14.3785 6.84048 113.335 208.786 343.498 343.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1520 3.2e-05 1024 430 560 497664 59.1915 26.8597 310.208 835.286 1231.74 1231.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 850 0.000128 1024 220 600 110592 14.2651 6.8199 73.0563 207.55 301.85 301.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 3.2e-05 1024 430 560 497664 59.2943 26.8923 272.235 835.283 1193.9 1194.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 850 0.000128 1024 220 600 110592 14.4949 6.84768 64.7118 209.166 295.379 295.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 3.2e-05 1024 430 560 488448 59.1882 26.6916 237.138 828.634 1151.85 1152.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 850 0.000128 1024 220 600 105984 14.3112 6.77648 56.0619 204.489 281.796 281.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1520 3.2e-05 1024 430 560 501760 59.1095 26.9378 449.326 837.718 1373.29 1373.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 850 0.000128 1024 220 600 112640 14.3841 6.84266 107.272 209.632 338.292 338.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1520 3.2e-05 1024 430 560 501760 59.0074 26.9074 305.071 837.954 1229.14 1229.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 850 0.000128 1024 220 600 110080 14.1682 6.8023 71.4632 206.347 298.936 299.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1520 3.2e-05 1024 430 560 499200 59.0571 26.8739 256.25 835.331 1177.71 1177.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 850 0.000128 1024 220 600 107520 14.4435 6.80755 58.7758 206.62 286.8 286.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 3.2e-05 1024 430 560 501760 59.045 26.901 246.955 838.185 1171.28 1171.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 850 0.000128 1024 220 600 107520 14.4252 6.79606 57.6507 206.558 285.586 285.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1520 3.2e-05 1024 430 560 500736 59.0436 27.6784 419.271 836.335 1342.52 1342.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 850 0.000128 1024 220 600 110592 14.3812 6.8936 98.6653 208.279 328.379 328.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 3.2e-05 1024 430 560 497664 58.787 26.7508 298.412 832.616 1216.76 1216.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 850 0.000128 1024 220 600 107520 14.4134 6.79696 69.3052 206.42 297.095 297.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1520 3.2e-05 1024 430 560 488448 59.2319 26.5687 242.224 828.318 1156.53 1156.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 850 0.000128 1024 220 600 105984 14.2998 6.78093 56.9591 204.406 282.597 282.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 3.2e-05 1024 430 560 491520 58.3197 26.4676 230.63 825.064 1140.68 1140.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 850 0.000128 1024 220 600 104448 14.68 6.80326 52.1893 206.79 280.624 280.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 3.2e-05 1024 430 560 502400 59.1567 26.9749 438.944 837 1362.28 1362.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 850 0.000128 1024 220 600 112000 14.3478 6.85056 104.362 208.398 334.115 334.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 3.2e-05 1024 430 560 499200 58.8795 26.8162 299.052 833.65 1218.59 1218.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 850 0.000128 1024 220 600 108800 14.3434 6.81405 68.671 206.591 296.576 296.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 3.2e-05 1024 430 560 499200 59.4233 26.978 256.762 837.863 1181.22 1181.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 850 0.000128 1024 220 600 110400 14.254 6.82141 61.73 206.68 289.64 289.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 3.2e-05 1024 430 560 486400 59.0021 26.8083 232.42 824.532 1142.96 1143.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 850 0.000128 1024 220 600 108800 14.3425 6.8216 55.8385 206.657 283.816 283.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1520 3.2e-05 1024 430 576 505856 58.5073 26.8959 414.763 837.776 1338.15 1338.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 850 0.000128 1024 220 576 112640 14.3672 6.83008 140.924 209.61 371.892 372.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1520 3.2e-05 1024 430 576 505856 58.8191 26.8999 668.788 837.94 1592.65 1592.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 850 0.000128 1024 220 576 111616 14.3814 6.82614 134.102 208.987 364.456 364.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1520 3.2e-05 1024 430 576 503808 58.8764 26.8841 667.564 837.186 1590.72 1590.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 850 0.000128 1024 220 576 110592 14.4143 7.03917 132.311 208.482 362.407 362.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 3.2e-05 1024 430 576 505600 58.7994 26.9591 376.181 837.768 1299.91 1300.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 850 0.000128 1024 220 576 112640 14.4185 6.84646 80.2932 209.607 311.325 311.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1520 3.2e-05 1024 430 576 504320 58.8912 26.9353 285.484 838.55 1210.06 1210.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 850 0.000128 1024 220 576 112640 14.3797 6.88947 53.2102 209.84 284.477 284.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1520 3.2e-05 1024 430 576 503040 58.7784 26.883 246.132 834.261 1166.26 1166.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 850 0.000128 1024 220 576 111360 14.4612 6.84051 125.852 208.816 356.129 356.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 3.2e-05 1024 430 576 505344 58.5323 26.9547 506.37 836.228 1428.29 1428.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 850 0.000128 1024 220 576 112128 14.3793 6.84032 113.233 209.227 343.843 343.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 3.2e-05 1024 430 576 503808 58.6514 26.909 358.828 837.355 1281.95 1282.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 850 0.000128 1024 220 576 110592 14.3619 7.00416 70.3964 208.531 300.451 300.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 3.2e-05 1024 430 576 502272 58.6404 26.8588 304.418 835.364 1225.47 1225.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 850 0.000128 1024 220 576 110592 14.2798 6.82182 57.3739 207.546 286.18 286.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1520 3.2e-05 1024 430 576 497664 58.7989 26.8165 301.152 832.615 1219.57 1219.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 850 0.000128 1024 220 576 107520 14.4086 6.7984 47.3037 206.415 275.076 275.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 3.2e-05 1024 430 576 505344 58.6652 26.9337 469.757 836.432 1391.99 1392.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 850 0.000128 1024 220 576 112000 14.4234 6.84435 105.218 209.285 335.932 336.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 3.2e-05 1024 430 576 505344 58.5443 26.9118 298.39 837.313 1221.36 1221.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 850 0.000128 1024 220 576 111104 14.4694 6.83539 66.4153 209.57 297.442 297.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 3.2e-05 1024 430 576 505344 58.6639 26.9333 288.228 836.718 1210.74 1210.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 850 0.000128 1024 220 576 110208 14.5917 6.83984 54.7235 209.431 285.739 285.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 3.2e-05 1024 430 576 501760 58.9476 26.8817 263.284 837.458 1186.77 1186.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 850 0.000128 1024 220 576 107520 14.4811 6.81968 48.2166 207.314 276.984 277.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 3.2e-05 1024 430 576 505856 58.5567 26.9002 452.746 838.533 1376.93 1377.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 850 0.000128 1024 220 576 111616 14.3627 6.83008 101.276 209.127 331.754 331.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 3.2e-05 1024 430 576 503808 58.5208 26.8388 291.646 835.273 1212.48 1212.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 850 0.000128 1024 220 576 110592 14.4721 6.82982 64.8014 209.293 295.561 295.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 3.2e-05 1024 430 576 497664 58.799 26.7512 242.581 833.2 1161.53 1161.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 850 0.000128 1024 220 576 107520 14.4118 6.79754 53.8344 206.561 281.763 281.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 3.2e-05 1024 430 576 499712 59.0097 26.8408 213.656 835.332 1135.04 1135.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 850 0.000128 1024 220 576 110592 14.5013 6.83827 48.0724 209.214 278.781 278.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 3.2e-05 1024 430 576 504576 58.9308 26.9603 434.215 837.623 1357.93 1358.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 850 0.000128 1024 220 576 111744 14.3884 6.8456 98.1666 208.822 328.383 328.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 3.2e-05 1024 430 576 502272 58.6616 26.9156 304.547 835.196 1225.51 1225.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 850 0.000128 1024 220 576 110592 14.269 6.8161 68.4662 207.521 297.227 297.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 3.2e-05 1024 430 576 497664 59.2817 26.9549 254.794 834.584 1175.81 1175.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 850 0.000128 1024 220 576 110592 14.5091 6.84051 58.1002 208.988 288.597 288.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 3.2e-05 1024 430 576 497664 58.1624 26.5733 254.267 829.31 1168.51 1168.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 850 0.000128 1024 220 576 105984 14.3183 6.78253 56.2628 204.657 282.179 282.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 3.2e-05 1024 430 576 504320 58.8504 26.9373 430.097 838.653 1354.73 1354.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 850 0.000128 1024 220 576 112640 14.3807 6.8455 97.8568 209.862 329.098 329.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 3.2e-05 1024 430 576 501760 58.9906 26.9025 308.785 838.075 1232.96 1233.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 850 0.000128 1024 220 576 110080 14.1862 6.80253 69.3901 206.38 296.916 297.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 3.2e-05 1024 430 576 499200 59.0628 26.8575 254.718 834.74 1175.57 1175.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 850 0.000128 1024 220 576 107520 14.4271 6.80579 56.4845 206.484 284.36 284.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 3.2e-05 1024 430 576 501760 59.0442 26.9091 239.592 838.895 1164.63 1164.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 850 0.000128 1024 220 576 107520 14.4192 6.80317 53.2269 206.734 281.337 281.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1520 3.2e-05 1024 430 550 501760 59.0331 26.8943 415.566 837.659 1339.35 1339.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 850 0.000128 1024 220 600 111104 14.4977 6.83018 147.03 209.576 378.096 378.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1520 3.2e-05 1024 430 550 501760 59.3285 26.8943 652.598 838.524 1577.54 1577.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 850 0.000128 1024 220 600 110592 14.4898 6.83498 141.182 209.133 371.8 371.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1520 3.2e-05 1024 430 550 500736 59.2686 26.8803 653.246 836.49 1576.09 1576.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 850 0.000128 1024 220 600 109056 14.529 6.81984 138.727 208.31 368.551 368.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 3.2e-05 1024 430 550 501760 59.2626 26.966 370.267 837.918 1294.62 1294.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 850 0.000128 1024 220 600 110720 14.5974 6.84237 82.9477 209.648 314.195 314.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1520 3.2e-05 1024 430 550 501760 59.1863 26.9373 278.074 838.538 1202.94 1203.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 850 0.000128 1024 220 600 110080 14.5953 6.84774 53.6779 209.839 285.118 285.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1520 3.2e-05 1024 430 550 499200 59.2322 26.8936 243.175 834.489 1163.98 1164.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 850 0.000128 1024 220 600 109440 14.6084 6.8439 57.8116 208.865 288.286 288.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1520 3.2e-05 1024 430 550 501760 59.0511 26.9129 223.603 838.497 1148.27 1148.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 850 0.000128 1024 220 600 107520 14.4337 6.80282 122.659 206.472 350.531 350.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 3.2e-05 1024 430 550 500736 59.1497 26.918 482.481 837.138 1405.89 1406.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 850 0.000128 1024 220 600 110592 14.515 6.84179 114.438 209.451 345.403 345.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 3.2e-05 1024 430 550 500736 59.0578 26.88 341.808 836.617 1264.56 1264.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 850 0.000128 1024 220 600 109056 14.5005 6.82656 70.2619 208.349 300.093 300.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 3.2e-05 1024 430 550 497664 59.1554 26.8579 291.811 835.188 1213.22 1213.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 850 0.000128 1024 220 600 108288 14.4754 6.81984 57.1137 207.526 286.087 286.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1520 3.2e-05 1024 430 550 497664 58.7975 26.748 293.888 832.611 1212.25 1212.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 850 0.000128 1024 220 600 107520 14.4191 7.09968 48.711 206.412 276.804 276.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 3.2e-05 1024 430 550 499968 59.3121 26.9317 447.537 837.128 1371.1 1371.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 850 0.000128 1024 220 600 110208 14.5728 6.84099 105.769 209.456 336.8 336.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 3.2e-05 1024 430 550 498176 59.3144 26.9122 282.168 836.638 1205.23 1205.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 850 0.000128 1024 220 600 109312 14.6163 6.83827 66.5898 209.397 297.597 297.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 3.2e-05 1024 430 550 499968 59.3029 27.5291 231.028 837.368 1155.42 1155.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 850 0.000128 1024 220 600 110208 14.5944 6.84346 55.85 209.642 287.082 287.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 3.2e-05 1024 430 550 494592 59.8088 26.894 250.706 837.453 1175.06 1175.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 850 0.000128 1024 220 600 107520 14.4783 6.81165 48.9686 207.313 277.729 277.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 3.2e-05 1024 430 550 501760 59.0455 26.8869 437.214 837.825 1361.17 1361.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 850 0.000128 1024 220 600 110592 14.4458 6.82925 103.453 208.952 333.837 333.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 3.2e-05 1024 430 550 499712 59.0494 26.8385 282.777 835.258 1204.12 1204.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 850 0.000128 1024 220 600 110592 14.464 6.83213 67.5283 209.045 298.031 298.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 3.2e-05 1024 430 550 497664 58.7771 26.7452 239.701 832.441 1157.86 1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 850 0.000128 1024 220 600 107520 14.4223 6.80346 56.6308 206.372 284.385 284.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 3.2e-05 1024 430 550 499712 59.0339 26.837 212.605 835.396 1134.07 1134.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 850 0.000128 1024 220 600 110592 14.5128 6.82874 50.934 209.224 281.656 281.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 3.2e-05 1024 430 550 499968 59.3232 26.9578 443.505 837.497 1367.47 1367.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 850 0.000128 1024 220 600 109440 14.5774 6.84614 104.506 208.789 334.875 335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 3.2e-05 1024 430 550 497664 59.1546 26.8533 313.719 834.402 1234.33 1234.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 850 0.000128 1024 220 600 108288 14.4691 6.8225 74.1996 207.356 303.005 303.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 3.2e-05 1024 430 550 497664 59.2927 26.8861 258.423 834.591 1179.39 1179.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 850 0.000128 1024 220 600 107136 14.7721 6.84323 61.2366 208.993 292.002 292.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 3.2e-05 1024 430 550 488448 59.2028 26.6629 244.034 829.3 1159.4 1159.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 850 0.000128 1024 220 600 105984 14.3243 6.77888 57.4354 204.643 283.342 283.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 3.2e-05 1024 430 550 495360 59.5499 26.8884 225.907 835.566 1148.1 1148.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 850 0.000128 1024 220 600 109440 14.6331 6.85056 55.2937 209.38 286.309 286.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 3.2e-05 1024 430 550 501760 59.0724 26.9332 432.983 837.846 1357.03 1357.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 850 0.000128 1024 220 600 110080 14.5874 6.8448 102.345 209.658 333.595 333.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 3.2e-05 1024 430 550 501760 58.9933 26.9046 299.178 838.739 1224.01 1224.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 850 0.000128 1024 220 600 107520 14.3972 6.80755 69.5693 206.539 297.468 297.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 3.2e-05 1024 430 550 499200 59.0545 26.859 252.062 834.735 1172.91 1173.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 850 0.000128 1024 220 600 107520 14.4304 6.8055 59.2646 206.478 287.138 287.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 3.2e-05 1024 430 550 501760 59.0612 26.9066 233.28 839.046 1158.49 1158.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 850 0.000128 1024 220 600 107520 14.4332 6.80304 55.3625 206.728 283.485 283.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 3.2e-05 1024 430 550 486400 58.9493 26.4913 216.659 824.643 1126.93 1127.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 850 0.000128 1024 220 600 102400 14.8712 6.80755 50.81 206.681 279.327 279.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1520 3.2e-05 1024 430 540 510976 57.9619 26.8909 378.835 838.573 1302.47 1302.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 850 0.000128 1024 220 600 112128 14.4023 6.82733 132.683 209.836 363.911 364.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1520 3.2e-05 1024 430 540 509952 58.211 26.8969 277.359 837.829 1200.49 1200.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 850 0.000128 1024 220 600 111616 14.4017 6.83213 128.017 208.956 358.366 358.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1520 3.2e-05 1024 430 540 509952 58.3482 26.8751 588.268 837.201 1510.9 1511.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 850 0.000128 1024 220 600 110592 14.4095 6.82189 125.319 208.49 355.199 355.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1520 3.2e-05 1024 430 540 507904 58.4712 26.8364 582.661 835.296 1503.46 1503.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 850 0.000128 1024 220 600 110592 14.5275 6.83962 124.596 209.067 355.189 355.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 3.2e-05 1024 430 540 510720 58.2259 26.9604 507.919 838.481 1431.79 1431.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 850 0.000128 1024 220 600 112000 14.4456 6.84394 115.332 209.785 346.568 346.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1520 3.2e-05 1024 430 540 509440 58.1945 26.9383 339.808 837.812 1262.96 1263.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 850 0.000128 1024 220 600 111360 14.4909 6.84592 71.0036 209.657 302.149 302.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1520 3.2e-05 1024 430 540 506880 58.2442 26.8841 313.015 835.249 1233.59 1233.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 850 0.000128 1024 220 600 111360 14.3992 6.84032 58.554 209.061 289.015 289.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1520 3.2e-05 1024 430 540 506880 58.3563 26.9031 289.729 837.901 1213.08 1213.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 850 0.000128 1024 220 600 107520 14.4088 6.80214 161.4 206.33 389.098 389.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 3.2e-05 1024 430 540 509952 58.0021 26.9027 440.248 837.136 1362.48 1362.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 850 0.000128 1024 220 600 111360 14.4364 6.83907 105.425 209.451 336.313 336.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1520 3.2e-05 1024 430 540 509952 57.9346 26.8717 312.191 836.466 1233.66 1233.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 850 0.000128 1024 220 600 110592 14.3732 6.82013 65.8434 208.317 295.515 295.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1520 3.2e-05 1024 430 540 506880 58.1071 26.8596 264.782 834.487 1184.43 1184.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 850 0.000128 1024 220 600 108288 14.4704 6.82438 53.0611 207.349 281.863 281.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 3.2e-05 1024 430 540 503808 58.0961 26.7448 242.53 833.112 1160.68 1160.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 850 0.000128 1024 220 600 107520 14.407 6.79907 48.1946 206.536 276.096 276.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1520 3.2e-05 1024 430 540 506880 58.1668 26.8576 245.409 835.406 1166.03 1166.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 850 0.000128 1024 220 600 107520 14.4402 6.8096 41.5734 206.644 269.623 269.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 3.2e-05 1024 430 540 508928 58.2685 26.9393 418.05 836.436 1339.89 1340.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 850 0.000128 1024 220 600 112000 14.4268 6.84102 100.912 209.293 331.63 331.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 3.2e-05 1024 430 540 508928 58.1507 26.9096 265.779 836.531 1187.57 1187.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 850 0.000128 1024 220 600 111104 14.4664 6.83674 64.0638 209.368 294.892 295.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 3.2e-05 1024 430 540 505344 58.635 26.9724 223.657 836.711 1146.17 1146.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 850 0.000128 1024 220 600 110208 14.6005 6.8399 54.2872 209.472 285.356 285.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 3.2e-05 1024 430 540 508928 58.1577 26.8796 235.615 837.452 1158.3 1158.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 850 0.000128 1024 220 600 107520 14.4957 6.81584 46.6123 207.311 275.389 275.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 3.2e-05 1024 430 540 501760 58.2506 26.6725 212.977 830.154 1128.25 1128.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 850 0.000128 1024 220 600 107520 14.2702 6.88368 41.5696 204.937 267.815 267.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 3.2e-05 1024 430 540 509952 58.1332 26.8924 398.446 838.613 1322.28 1322.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 850 0.000128 1024 220 600 111616 14.3674 6.87146 95.8512 209.156 326.406 326.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 3.2e-05 1024 430 540 507904 58.0692 26.8398 270.43 835.738 1191.27 1191.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 850 0.000128 1024 220 600 110592 14.466 6.83149 64.6793 209.193 295.325 295.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 3.2e-05 1024 430 540 503808 58.0704 26.743 222.619 833.289 1140.92 1141.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 850 0.000128 1024 220 600 107520 14.4232 6.79686 53.2927 206.572 281.243 281.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 3.2e-05 1024 430 540 507904 58.0481 26.839 209.069 835.351 1129.5 1129.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 850 0.000128 1024 220 600 110592 14.5186 6.83251 50.3582 209.21 281.074 281.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 3.2e-05 1024 430 540 501760 59.0595 26.9041 188.41 838.971 1113.54 1113.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 850 0.000128 1024 220 600 107520 14.4383 6.79974 45.2501 206.751 273.395 273.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1520 3.2e-05 1024 430 576 502784 58.9796 26.8983 390.003 838.379 1314.46 1314.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 850 0.000128 1024 220 576 109568 14.6431 6.83418 123.689 209.757 355.084 355.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1520 3.2e-05 1024 430 576 501760 59.1327 26.9018 282.156 838.726 1207.11 1207.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 850 0.000128 1024 220 576 108544 14.6673 6.8343 117.954 209.165 348.775 348.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1520 3.2e-05 1024 430 576 500736 59.5089 26.8772 597.723 837.282 1521.59 1521.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 850 0.000128 1024 220 576 107520 14.6714 6.82461 116.11 208.507 346.273 346.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1520 3.2e-05 1024 430 576 499712 59.456 26.838 593.686 835.166 1515.35 1515.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 850 0.000128 1024 220 576 108544 14.6973 6.83034 116.04 209.037 346.765 346.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 3.2e-05 1024 430 576 503040 59.1448 26.9596 511.193 838.404 1435.9 1436.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 850 0.000128 1024 220 576 109440 14.6621 6.84883 107.068 209.765 338.502 338.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 3.2e-05 1024 430 576 501760 59.0657 26.9334 339.541 837.653 1263.39 1263.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 850 0.000128 1024 220 576 108800 14.671 6.84099 64.8841 209.622 296.178 296.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1520 3.2e-05 1024 430 576 499200 59.135 26.8819 314.096 835.072 1235.39 1235.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 850 0.000128 1024 220 576 107520 14.7099 6.84291 53.6604 209.017 284.389 284.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1520 3.2e-05 1024 430 576 501760 58.9516 26.8999 295.241 838.12 1219.41 1219.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 850 0.000128 1024 220 576 104960 14.6157 6.80346 148.051 206.346 375.977 376.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1520 3.2e-05 1024 430 576 499200 58.8605 26.8156 275.848 833.566 1195.29 1195.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 850 0.000128 1024 220 576 105600 14.6125 6.85875 160.166 206.59 388.383 388.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 3.2e-05 1024 430 576 502272 58.9011 26.9168 446.906 837.122 1370.05 1370.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 850 0.000128 1024 220 576 109056 14.6091 6.83603 98.3315 209.466 329.4 329.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 3.2e-05 1024 430 576 500736 59.0522 26.8804 314.557 836.406 1237.09 1237.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 850 0.000128 1024 220 576 107520 14.6145 6.82218 61.4034 208.3 291.297 291.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 3.2e-05 1024 430 576 497664 59.1693 26.9703 266.895 834.367 1187.6 1187.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 850 0.000128 1024 220 576 105984 14.6438 6.81834 49.2545 207.319 278.195 278.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1520 3.2e-05 1024 430 576 497664 58.8228 26.753 244.085 832.485 1162.34 1162.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 850 0.000128 1024 220 576 104448 14.6648 6.80179 42.6464 206.384 270.658 270.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1520 3.2e-05 1024 430 576 499200 59.1321 26.8595 247.906 835.33 1169.42 1169.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 850 0.000128 1024 220 576 103680 14.7205 6.80979 38.114 206.625 266.425 266.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 3.2e-05 1024 430 576 501760 59.0968 26.9315 417.438 836.337 1340 1340.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 850 0.000128 1024 220 576 109312 14.6517 6.83904 92.4653 209.261 323.378 323.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 3.2e-05 1024 430 576 501760 59.0311 26.9169 266.784 836.586 1189.52 1189.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 850 0.000128 1024 220 576 109312 14.6139 6.83792 59.283 209.388 290.278 290.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 3.2e-05 1024 430 576 499968 59.3204 26.9373 225.567 837.284 1149.31 1149.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 850 0.000128 1024 220 576 107520 14.8108 6.84621 49.6588 209.617 281.09 281.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 3.2e-05 1024 430 576 501760 59.0027 26.8784 236.682 836.669 1159.43 1159.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 850 0.000128 1024 220 576 107520 14.4819 6.8168 44.4163 207.118 272.993 273.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 3.2e-05 1024 430 576 492800 59.1428 26.6772 215.073 829.406 1130.49 1130.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 850 0.000128 1024 220 576 103040 14.6559 6.80093 37.9666 204.746 264.324 264.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 3.2e-05 1024 430 576 501760 59.0352 26.9003 414.119 837.817 1338.06 1338.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 850 0.000128 1024 220 576 108544 14.6067 6.83008 91.0972 208.964 321.659 321.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 3.2e-05 1024 430 576 499712 59.0324 26.8436 278.864 835.099 1200.04 1200.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 850 0.000128 1024 220 576 108544 14.6305 6.8264 61.6988 209.03 292.345 292.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1520 3.2e-05 1024 430 576 497664 58.8156 26.7495 229.358 833.241 1148.36 1148.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 850 0.000128 1024 220 576 104448 14.6771 6.80922 48.762 206.569 276.977 277.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1520 3.2e-05 1024 430 576 499712 59.025 26.8456 212.21 836.021 1134.29 1134.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 850 0.000128 1024 220 576 106496 14.8083 6.83418 47.2216 209.383 278.405 278.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 3.2e-05 1024 430 576 501760 59.0557 26.9025 197.324 838.938 1122.41 1122.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 850 0.000128 1024 220 576 102400 14.8524 6.79936 41.9376 206.732 270.478 270.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1520 3.2e-05 1024 430 576 491520 58.413 26.4543 216.171 825.239 1126.47 1126.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 850 0.000128 1024 220 576 104448 14.6818 6.80736 39.6605 206.814 268.118 268.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1520 3.2e-05 1024 430 640 480256 61.9998 26.9231 656.494 838.546 1584.17 1584.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 850 0.000128 1024 220 640 106752 14.8877 6.84384 138.935 209.776 370.603 370.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1520 3.2e-05 1024 430 640 480256 61.4486 26.8919 453.279 837.918 1379.73 1379.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 850 0.000128 1024 220 640 106496 14.823 6.85818 94.7526 209.631 326.221 326.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1520 3.2e-05 1024 430 640 479232 61.7073 26.8955 323.889 838.523 1251.22 1251.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 850 0.000128 1024 220 640 105472 14.8798 6.82909 130.458 209.138 361.461 361.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1520 3.2e-05 1024 430 640 479232 61.3949 26.882 276.042 836.302 1200.82 1200.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 850 0.000128 1024 220 640 104448 14.8917 6.82019 127.976 208.265 358.111 358.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1520 3.2e-05 1024 430 640 475136 61.955 26.8395 257.563 835.159 1181.72 1181.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 850 0.000128 1024 220 640 104448 14.988 6.83827 126.793 209.047 357.822 357.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1520 3.2e-05 1024 430 640 476160 62.1964 26.9118 652.092 838.668 1580.08 1580.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 850 0.000128 1024 220 640 102400 14.8555 6.80141 125.283 206.514 353.615 353.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1520 3.2e-05 1024 430 640 473088 62.0625 26.7468 644.617 833.276 1566.9 1567.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 850 0.000128 1024 220 640 101376 14.9444 6.8008 121.884 206.591 350.382 350.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1520 3.2e-05 1024 430 640 473088 62.4079 26.8824 644.079 837.463 1571.03 1571.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 850 0.000128 1024 220 640 103936 14.8096 6.80963 126.088 207.302 355.169 355.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1520 3.2e-05 1024 430 640 475136 62.2431 26.8411 643.481 835.455 1568.22 1568.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 850 0.000128 1024 220 640 102400 15.1668 6.84253 122.798 209.256 354.221 354.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1520 3.2e-05 1024 430 540 508928 58.5058 26.8798 586.087 836.624 1508.3 1508.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 850 0.000128 1024 220 600 107520 14.527 6.81574 134.05 207.099 362.655 362.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1520 3.2e-05 1024 430 576 501760 59.4269 28.8521 597.627 837.363 1523.46 1523.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 850 0.000128 1024 220 576 107520 14.533 6.81574 128.641 207.29 357.44 357.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1520 3.2e-05 1024 430 550 492800 59.5067 26.6777 597.598 830.228 1514.21 1514.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 850 0.000128 1024 220 600 103040 14.6942 6.89376 132.763 204.952 359.465 359.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1520 3.2e-05 1024 430 576 492800 59.4641 26.6833 614.409 829.314 1530.07 1530.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 850 0.000128 1024 220 576 107520 14.3033 6.79818 133.275 204.732 359.264 359.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1520 3.2e-05 1024 430 544 503808 58.9674 26.8329 572.035 835.775 1493.81 1493.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 850 0.000128 1024 220 576 110592 14.5141 6.83418 131.94 209.211 362.659 362.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1520 3.2e-05 1024 430 544 491520 58.3744 26.4581 750.498 824.783 1660.32 1660.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 850 0.000128 1024 220 576 107520 14.451 6.80346 167.899 206.801 396.112 396.238
