{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1620549929970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1620549929971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 03:45:29 2021 " "Processing started: Sun May 09 03:45:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1620549929971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1620549929971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arqRISC -c arqRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off arqRISC -c arqRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1620549929971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1620549930666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqrisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arqrisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arqRISC-Practica2 " "Found design unit 1: arqRISC-Practica2" {  } { { "arqRISC.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/arqRISC.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931321 ""} { "Info" "ISGN_ENTITY_NAME" "1 arqRISC " "Found entity 1: arqRISC" {  } { { "arqRISC.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/arqRISC.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620549931321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549931321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comandos_lcd_revd.vhd 2 0 " "Found 2 design units, including 0 entities, in source file comandos_lcd_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVD " "Found design unit 1: COMANDOS_LCD_REVD" {  } { { "COMANDOS_LCD_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/COMANDOS_LCD_REVD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVD-body " "Found design unit 2: COMANDOS_LCD_REVD-body" {  } { { "COMANDOS_LCD_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/COMANDOS_LCD_REVD.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549931325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_lcd_intesc_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_lcd_intesc_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_LCD_INTESC_REVD-Behavioral " "Found design unit 1: LIB_LCD_INTESC_REVD-Behavioral" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931328 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_LCD_INTESC_REVD " "Found entity 1: LIB_LCD_INTESC_REVD" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620549931328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549931328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_especiales_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caracteres_especiales_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVD-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVD-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/CARACTERES_ESPECIALES_REVD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931331 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVD " "Found entity 1: CARACTERES_ESPECIALES_REVD" {  } { { "CARACTERES_ESPECIALES_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/CARACTERES_ESPECIALES_REVD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620549931331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549931331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_lcd_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_lcd_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVD-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVD-Behavioral" {  } { { "PROCESADOR_LCD_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/PROCESADOR_LCD_REVD.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931343 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVD " "Found entity 1: PROCESADOR_LCD_REVD" {  } { { "PROCESADOR_LCD_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/PROCESADOR_LCD_REVD.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620549931343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549931343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_to_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lv_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LV_TO_7SEG " "Found design unit 1: LV_TO_7SEG" {  } { { "LV_TO_7SEG.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LV_TO_7SEG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931346 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LV_TO_7SEG-body " "Found design unit 2: LV_TO_7SEG-body" {  } { { "LV_TO_7SEG.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LV_TO_7SEG.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549931346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_to_hex_char.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lv_to_hex_char.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LV_TO_HEX_CHAR " "Found design unit 1: LV_TO_HEX_CHAR" {  } { { "LV_TO_HEX_CHAR.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LV_TO_HEX_CHAR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931349 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LV_TO_HEX_CHAR-body " "Found design unit 2: LV_TO_HEX_CHAR-body" {  } { { "LV_TO_HEX_CHAR.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LV_TO_HEX_CHAR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549931349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 0 " "Found 2 design units, including 0 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU " "Found design unit 1: ALU" {  } { { "ALU.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931352 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU-body " "Found design unit 2: ALU-body" {  } { { "ALU.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/ALU.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549931352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549931352 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "RS LIB_LCD_INTESC_REVD.vhd(282) " "VHDL Interface Declaration error in LIB_LCD_INTESC_REVD.vhd(282): interface object \"RS\" of mode out cannot be read. Change object mode to buffer." {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 282 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "" 0 -1 1620549931364 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "ex in RS out LIB_LCD_INTESC_REVD.vhd(282) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(282): actual port \"RS\" of mode \"out\" cannot be associated with formal port \"ex\" of mode \"in\"" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 282 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "" 0 -1 1620549931364 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "RS LIB_LCD_INTESC_REVD.vhd(282) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(282): can't read value of interface object \"RS\" of mode OUT" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 282 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "" 0 -1 1620549931364 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "RW LIB_LCD_INTESC_REVD.vhd(283) " "VHDL Interface Declaration error in LIB_LCD_INTESC_REVD.vhd(283): interface object \"RW\" of mode out cannot be read. Change object mode to buffer." {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "" 0 -1 1620549931364 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "clr in RW out LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): actual port \"RW\" of mode \"out\" cannot be associated with formal port \"clr\" of mode \"in\"" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "" 0 -1 1620549931365 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "RW LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): can't read value of interface object \"RW\" of mode OUT" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "" 0 -1 1620549931365 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "BLCD std_logic LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): type of identifier \"BLCD\" does not agree with its usage as \"std_logic\" type" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1 1620549931365 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out RW LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port \"RW\" of mode \"out\" with an expression" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1620549931365 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "DATA_LCD std_logic LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): type of identifier \"DATA_LCD\" does not agree with its usage as \"std_logic\" type" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1 1620549931365 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out ENA LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port \"ENA\" of mode \"out\" with an expression" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1620549931365 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "DIR_MEM std_logic_vector LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): type of identifier \"DIR_MEM\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1 1620549931365 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out BD_LCD LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port \"BD_LCD\" of mode \"out\" with an expression" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1620549931366 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "clk std_logic_vector LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): type of identifier \"clk\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1 1620549931366 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out DATA LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port \"DATA\" of mode \"out\" with an expression" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1620549931366 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clr LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): object \"clr\" is used but not declared" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1620549931366 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out DIR_MEM LIB_LCD_INTESC_REVD.vhd(283) " "VHDL error at LIB_LCD_INTESC_REVD.vhd(283): cannot associate formal port \"DIR_MEM\" of mode \"out\" with an expression" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 283 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1620549931366 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "PROCESADOR_LCD_REVD 18 LIB_LCD_INTESC_REVD.vhd(278) " "VHDL Port Map Aspect error at LIB_LCD_INTESC_REVD.vhd(278): too many actuals for block \"PROCESADOR_LCD_REVD\" with only 18 formals" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 278 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "" 0 -1 1620549931366 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "PROCESADOR_LCD_REVD LIB_LCD_INTESC_REVD.vhd(213) " "HDL error at LIB_LCD_INTESC_REVD.vhd(213): see declaration for object \"PROCESADOR_LCD_REVD\"" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 213 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1620549931366 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 18 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1620549931554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 09 03:45:31 2021 " "Processing ended: Sun May 09 03:45:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1620549931554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1620549931554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1620549931554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1620549931554 ""}
