/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [3:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_12z ? celloutsig_1_2z : celloutsig_1_8z;
  assign celloutsig_1_9z = ~(celloutsig_1_7z[4] | celloutsig_1_8z);
  assign celloutsig_0_12z = ~(celloutsig_0_2z | celloutsig_0_8z);
  assign celloutsig_1_1z = ~(in_data[139] | in_data[155]);
  assign celloutsig_0_5z = in_data[19] | ~(celloutsig_0_2z);
  assign celloutsig_0_8z = celloutsig_0_4z | ~(celloutsig_0_0z);
  assign celloutsig_0_11z = celloutsig_0_1z | ~(celloutsig_0_9z);
  assign celloutsig_0_16z = celloutsig_0_5z | ~(celloutsig_0_12z);
  assign celloutsig_0_20z = celloutsig_0_17z ^ celloutsig_0_4z;
  assign celloutsig_0_21z = celloutsig_0_19z[3] ^ celloutsig_0_20z;
  assign celloutsig_1_13z = { in_data[182:175], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_6z } + { in_data[129:115], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[169:164], celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_10z } + { celloutsig_1_13z[17:2], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_18z };
  assign celloutsig_1_8z = { in_data[191], celloutsig_1_6z } == celloutsig_1_4z[2:1];
  assign celloutsig_0_0z = in_data[90:85] === in_data[44:39];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } === { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = in_data[26:8] === { in_data[68:52], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } === { celloutsig_1_4z[2:1], celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z } > { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[127:104] || in_data[187:164];
  assign celloutsig_1_3z = in_data[154:137] < in_data[152:135];
  assign celloutsig_0_2z = in_data[25:11] < in_data[80:66];
  assign celloutsig_1_10z = { in_data[125], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z } % { 1'h1, celloutsig_1_7z[6:4] };
  assign celloutsig_1_18z = celloutsig_1_7z[4:2] % { 1'h1, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_4z = { in_data[164], celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } % { 1'h1, in_data[113:108], in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_7z[2], celloutsig_1_5z, celloutsig_1_5z } !== { celloutsig_1_7z[5:4], celloutsig_1_9z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } !== in_data[74:69];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } !== in_data[98:96];
  assign celloutsig_1_6z = { in_data[125:112], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z } !== { in_data[147:136], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = & in_data[150:142];
  assign celloutsig_0_7z = | in_data[94:71];
  assign celloutsig_1_17z = ^ { celloutsig_1_7z[4], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_9z = ^ { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_19z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_22z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[71]) | (in_data[92] & celloutsig_0_0z));
  assign celloutsig_0_17z = ~((celloutsig_0_4z & celloutsig_0_11z) | (celloutsig_0_9z & celloutsig_0_9z));
  assign { out_data[130:128], out_data[117:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
