WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500063 heartbeat IPC: 3.9999 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500064 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10091676 heartbeat IPC: 1.31725 cumulative IPC: 1.31725 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17642796 heartbeat IPC: 1.32431 cumulative IPC: 1.32077 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25206361 heartbeat IPC: 1.32213 cumulative IPC: 1.32122 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 32761463 heartbeat IPC: 1.32361 cumulative IPC: 1.32182 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40532356 heartbeat IPC: 1.28686 cumulative IPC: 1.31468 (Simulation time: 0 hr 2 min 57 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 38032293 cumulative IPC: 1.31468 (Simulation time: 0 hr 2 min 57 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 38032293 (Simulation time: 0 hr 2 min 57 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.31468 instructions: 50000003 cycles: 38032293
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 27.9867
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 15.5915
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      41514  HIT:      14341  MISS:      27173
LLC LOAD         ACCESS:      17073  HIT:       2836  MISS:      14237
LLC RFO          ACCESS:       1902  HIT:       1549  MISS:        353
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       8921  HIT:       8872  MISS:         49
LLC TRANSLATION  ACCESS:      13618  HIT:       1084  MISS:      12534
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 121.978 cycles
cpu0_DTLB TOTAL       ACCESS:   13058971  HIT:   12994542  MISS:      64429
cpu0_DTLB LOAD         ACCESS:   13058971  HIT:   12994542  MISS:      64429
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 92.2118 cycles
cpu0_ITLB TOTAL       ACCESS:    3544597  HIT:    3544597  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3544597  HIT:    3544597  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15797124  HIT:   15655815  MISS:     141309
cpu0_L1D LOAD         ACCESS:    9768928  HIT:    9688676  MISS:      80252
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6009717  HIT:    5966159  MISS:      43558
cpu0_L1D TRANSLATION  ACCESS:      18479  HIT:        980  MISS:      17499
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.567 cycles
cpu0_L1I TOTAL       ACCESS:    4203691  HIT:    4142155  MISS:      61536
cpu0_L1I LOAD         ACCESS:    4203691  HIT:    4142155  MISS:      61536
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.68138 cycles
cpu0_L2C TOTAL       ACCESS:     120238  HIT:      85339  MISS:      34899
cpu0_L2C LOAD         ACCESS:      73636  HIT:      56563  MISS:      17073
cpu0_L2C RFO          ACCESS:      13463  HIT:      11561  MISS:       1902
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15681  HIT:      13375  MISS:       2306
cpu0_L2C TRANSLATION  ACCESS:      17458  HIT:       3840  MISS:      13618
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 114.43 cycles
cpu0_STLB TOTAL       ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB LOAD         ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 636.993 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11644
  ROW_BUFFER_MISS:      15480
 AVG DBUS CONGESTED CYCLE:     3.9789
 WQ ROW_BUFFER_HIT:         26
  ROW_BUFFER_MISS:        910  FULL:          0
