Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: GameTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GameTop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GameTop"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : GameTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\WallCollisionDetection.v" into library work
Parsing module <WallCollisionDetection>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Grass.v" into library work
Parsing module <Grass>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\flower.v" into library work
Parsing module <flower>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\brick.v" into library work
Parsing module <brick>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\collisionDetection.v" into library work
Parsing module <collisionDetection>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Sprite_Sel.v" into library work
Parsing module <Sprite_Sel>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Move_Module.v" into library work
Parsing module <Move_Module>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Enemy.v" into library work
Parsing module <Enemy>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Ash.v" into library work
Parsing module <Ash>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\font_rom.v" into library work
Parsing module <font_rom>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\clk_250ms.v" into library work
Parsing module <clk_250ms>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Background.v" into library work
Parsing module <Background>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Win_Screen.v" into library work
Parsing module <win_screen>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v" into library work
Parsing module <vga_controller>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\start_screen.v" into library work
Parsing module <start_screen>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Keyboard_PS2.v" into library work
Parsing module <Keyboard_PS2>.
WARNING:HDLCompiler:751 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Keyboard_PS2.v" Line 61: Redeclaration of ansi port key_break is not allowed
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\clk_div.v" into library work
Parsing module <clk_div_1s>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" into library work
Parsing module <basic_battle_screen>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v" into library work
Parsing module <GameTop>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Ash_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Grass_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Enemy_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\flower_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\brick_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\WeaponAndHeart_synth.v" into library work

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <GameTop>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v" Line 44: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v" Line 65: Assignment to switchState ignored, since the identifier is never used

Elaborating module <clk_div_1s>.

Elaborating module <Keyboard_PS2>.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v" Line 70: Size mismatch in connection of port <rst_n_in>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <start_screen>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\start_screen.v" Line 20: Using initial value of title since it is never assigned
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\start_screen.v" Line 37: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\start_screen.v" Line 38: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <font_rom>.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\start_screen.v" Line 52: Size mismatch in connection of port <addr>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <Grass>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Grass.v" Line 39: Empty module <Grass> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\start_screen.v" Line 55: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.

Elaborating module <vga_controller>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v" Line 63: Using initial value of rangering since it is never assigned

Elaborating module <Ash>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Ash.v" Line 39: Empty module <Ash> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v" Line 67: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <Enemy>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\Enemy.v" Line 39: Empty module <Enemy> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v" Line 73: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v" Line 79: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v" Line 85: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v" Line 91: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v" Line 97: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <clk_250ms>.

Elaborating module <Move_Module>.

Elaborating module <WallCollisionDetection>.

Elaborating module <collisionDetection>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Move_Module.v" Line 85: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <Background>.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Background.v" Line 14: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.

Elaborating module <flower>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\flower.v" Line 39: Empty module <flower> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Background.v" Line 22: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Background.v" Line 28: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.

Elaborating module <brick>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\ipcore_dir\brick.v" Line 39: Empty module <brick> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Background.v" Line 34: Size mismatch in connection of port <addra>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Background.v" Line 53: Result of 27-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Background.v" Line 54: Result of 27-bit expression is truncated to fit in 4-bit target.

Elaborating module <Sprite_Sel>.
WARNING:HDLCompiler:91 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Sprite_Sel.v" Line 28: Signal <have_inputs> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Sprite_Sel.v" Line 28: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:91 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Sprite_Sel.v" Line 29: Signal <walk> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <basic_battle_screen>.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 67: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 73: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 79: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 85: Size mismatch in connection of port <addra>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 91: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 97: Size mismatch in connection of port <addra>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 164: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 169: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 226: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 230: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 234: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 239: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 240: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 241: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 242: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 255: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 264: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 265: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 266: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 267: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 279: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v" Line 280: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <win_screen>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Win_Screen.v" Line 20: Using initial value of title since it is never assigned
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Win_Screen.v" Line 37: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Win_Screen.v" Line 38: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Win_Screen.v" Line 52: Size mismatch in connection of port <addr>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Win_Screen.v" Line 55: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v" Line 97: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v" Line 171: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v" Line 61: Net <PHP[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GameTop>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v".
WARNING:Xst:647 - Input <switch<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\GameTop.v" line 70: Output port <key_break> of the instance <keyboard> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <PHP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EHP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <winGame>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 2-bit register for signal <gameState>.
    Found 1-bit register for signal <win>.
    Found 1-bit register for signal <dead>.
    Found 1-bit register for signal <battle_rst>.
    Found 8-bit register for signal <rst_count>.
    Found 3-bit register for signal <wincounter>.
    Found finite state machine <FSM_0> for signal <gameState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <_n0092> created at line 97.
    Found 8-bit adder for signal <rst_count[7]_GND_1_o_add_19_OUT> created at line 171.
    Found 3-bit 4-to-1 multiplexer for signal <gameState[1]_r3[2]_wide_mux_12_OUT> created at line 103.
    Found 3-bit 4-to-1 multiplexer for signal <gameState[1]_g3[2]_wide_mux_13_OUT> created at line 103.
    Found 2-bit 4-to-1 multiplexer for signal <gameState[1]_b3[1]_wide_mux_14_OUT> created at line 103.
    Found 1-bit 4-to-1 multiplexer for signal <gameState[1]_hs3_Mux_15_o> created at line 103.
    Found 1-bit 4-to-1 multiplexer for signal <gameState[1]_vs3_Mux_16_o> created at line 103.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GameTop> synthesized.

Synthesizing Unit <clk_div_1s>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\clk_div.v".
    Found 1-bit register for signal <clk_0>.
    Found 33-bit register for signal <k>.
    Found 33-bit adder for signal <k[32]_GND_2_o_add_2_OUT> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <clk_div_1s> synthesized.

Synthesizing Unit <Keyboard_PS2>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Keyboard_PS2.v".
    Found 1-bit register for signal <key_clk_r1>.
    Found 1-bit register for signal <key_data_r0>.
    Found 1-bit register for signal <key_data_r1>.
    Found 4-bit register for signal <cnt>.
    Found 8-bit register for signal <temp_data>.
    Found 1-bit register for signal <key_break>.
    Found 1-bit register for signal <key_state>.
    Found 8-bit register for signal <key_byte>.
    Found 1-bit register for signal <key_clk_r0>.
    Found 4-bit adder for signal <cnt[3]_GND_3_o_add_3_OUT> created at line 43.
    Found 4-bit comparator lessequal for signal <n0008> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <Keyboard_PS2> synthesized.

Synthesizing Unit <start_screen>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\start_screen.v".
        UP_BOUND = 31
        DOWN_BOUND = 510
        LEFT_BOUND = 144
        RIGHT_BOUND = 783
        TITLE = "RPG ESCAPE"
    Found 10-bit register for signal <hcount>.
    Found 10-bit register for signal <vcount>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 2-bit register for signal <count>.
    Found 11-bit subtractor for signal <h_offset> created at line 36.
    Found 11-bit subtractor for signal <v_offset> created at line 38.
    Found 12-bit adder for signal <n0098> created at line 52.
    Found 6-bit adder for signal <vcount[2]_GND_5_o_add_29_OUT> created at line 55.
    Found 2-bit adder for signal <count[1]_GND_5_o_add_31_OUT> created at line 63.
    Found 10-bit adder for signal <hcount[9]_GND_5_o_add_36_OUT> created at line 74.
    Found 10-bit adder for signal <vcount[9]_GND_5_o_add_42_OUT> created at line 86.
    Found 11-bit subtractor for signal <char_xoffset> created at line 34.
    Found 11-bit subtractor for signal <_n0163> created at line 40.
    Found 1-bit 8-to-1 multiplexer for signal <h_offset[2]_data[7]_Mux_52_o> created at line 105.
    Found 10-bit comparator lessequal for signal <hcount[9]_GND_5_o_LessThan_35_o> created at line 66
    Found 10-bit comparator lessequal for signal <vcount[9]_GND_5_o_LessThan_40_o> created at line 77
    Found 10-bit comparator lessequal for signal <n0047> created at line 101
    Found 10-bit comparator lessequal for signal <n0049> created at line 101
    Found 10-bit comparator lessequal for signal <n0052> created at line 102
    Found 10-bit comparator lessequal for signal <n0055> created at line 102
    Found 11-bit comparator lessequal for signal <n0058> created at line 103
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <start_screen> synthesized.

Synthesizing Unit <font_rom>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\font_rom.v".
    Found 2048x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <font_rom> synthesized.

Synthesizing Unit <vga_controller>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\vga.v".
    Found 10-bit register for signal <hcount>.
    Found 10-bit register for signal <vcount>.
    Found 10-bit register for signal <a_hpos>.
    Found 10-bit register for signal <e_vpos>.
    Found 10-bit register for signal <e_hpos>.
    Found 10-bit register for signal <e_vpos2>.
    Found 10-bit register for signal <e_hpos2>.
    Found 10-bit register for signal <e_vpos3>.
    Found 10-bit register for signal <e_hpos3>.
    Found 10-bit register for signal <e_vpos4>.
    Found 10-bit register for signal <e_hpos4>.
    Found 10-bit register for signal <e_vpos5>.
    Found 10-bit register for signal <e_hpos5>.
    Found 2-bit register for signal <count>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 2-bit register for signal <step>.
    Found 10-bit register for signal <a_vpos>.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_47_OUT> created at line 118.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_52_OUT> created at line 118.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_54_OUT> created at line 119.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_59_OUT> created at line 119.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_61_OUT> created at line 120.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_66_OUT> created at line 120.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_68_OUT> created at line 121.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_73_OUT> created at line 121.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_75_OUT> created at line 122.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_80_OUT> created at line 122.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_82_OUT> created at line 123.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_87_OUT> created at line 123.
    Found 10-bit adder for signal <n0291> created at line 67.
    Found 32-bit adder for signal <n0390> created at line 67.
    Found 32-bit adder for signal <n0208> created at line 67.
    Found 10-bit adder for signal <n0296> created at line 73.
    Found 32-bit adder for signal <n0399> created at line 73.
    Found 32-bit adder for signal <n0212> created at line 73.
    Found 10-bit adder for signal <n0301> created at line 79.
    Found 32-bit adder for signal <n0408> created at line 79.
    Found 32-bit adder for signal <n0216> created at line 79.
    Found 10-bit adder for signal <n0306> created at line 85.
    Found 32-bit adder for signal <n0417> created at line 85.
    Found 32-bit adder for signal <n0220> created at line 85.
    Found 10-bit adder for signal <n0311> created at line 91.
    Found 32-bit adder for signal <n0426> created at line 91.
    Found 32-bit adder for signal <n0224> created at line 91.
    Found 10-bit adder for signal <n0316> created at line 97.
    Found 32-bit adder for signal <n0435> created at line 97.
    Found 32-bit adder for signal <n0228> created at line 97.
    Found 2-bit adder for signal <count[1]_GND_8_o_add_112_OUT> created at line 181.
    Found 10-bit adder for signal <hcount[9]_GND_8_o_add_117_OUT> created at line 193.
    Found 10-bit adder for signal <vcount[9]_GND_8_o_add_122_OUT> created at line 205.
    Found 2-bit adder for signal <step[1]_GND_8_o_add_173_OUT> created at line 315.
    Found 10x6-bit multiplier for signal <BUS_0001_PWR_10_o_MuLt_3_OUT> created at line 67.
    Found 10x6-bit multiplier for signal <BUS_0004_PWR_10_o_MuLt_9_OUT> created at line 73.
    Found 10x6-bit multiplier for signal <BUS_0007_PWR_10_o_MuLt_15_OUT> created at line 79.
    Found 10x6-bit multiplier for signal <BUS_0010_PWR_10_o_MuLt_21_OUT> created at line 85.
    Found 10x6-bit multiplier for signal <BUS_0013_PWR_10_o_MuLt_27_OUT> created at line 91.
    Found 10x6-bit multiplier for signal <BUS_0016_PWR_10_o_MuLt_33_OUT> created at line 97.
    Found 10-bit comparator lessequal for signal <vcount[9]_GND_8_o_LessThan_1_o> created at line 52
    Found 32-bit comparator lessequal for signal <n0037> created at line 118
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_50_o> created at line 118
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_53_o> created at line 118
    Found 32-bit comparator lessequal for signal <n0045> created at line 119
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_57_o> created at line 119
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_60_o> created at line 119
    Found 32-bit comparator lessequal for signal <n0053> created at line 120
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_64_o> created at line 120
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_67_o> created at line 120
    Found 32-bit comparator lessequal for signal <n0061> created at line 121
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_71_o> created at line 121
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_74_o> created at line 121
    Found 32-bit comparator lessequal for signal <n0069> created at line 122
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_78_o> created at line 122
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_81_o> created at line 122
    Found 32-bit comparator lessequal for signal <n0077> created at line 123
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_85_o> created at line 123
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_88_o> created at line 123
    Found 10-bit comparator lessequal for signal <hcount[9]_GND_8_o_LessThan_116_o> created at line 185
    Summary:
	inferred   6 Multiplier(s).
	inferred  34 Adder/Subtractor(s).
	inferred 152 D-type flip-flop(s).
	inferred  20 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <vga_controller> synthesized.

Synthesizing Unit <clk_250ms>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\clk_250ms.v".
    Found 1-bit register for signal <clk_0>.
    Found 33-bit register for signal <k>.
    Found 33-bit adder for signal <k[32]_GND_12_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <clk_250ms> synthesized.

Synthesizing Unit <Move_Module>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Move_Module.v".
WARNING:Xst:647 - Input <win> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'collisionMatrix', unconnected in block 'Move_Module', is tied to its initial value.
    Found 10-bit register for signal <a_hpos>.
    Found 1-bit register for signal <enemyCollide>.
    Found 3-bit register for signal <CON>.
    Found 10-bit register for signal <a_vpos>.
    Found 10-bit subtractor for signal <a_vpos[9]_GND_13_o_sub_36_OUT> created at line 71.
    Found 10-bit subtractor for signal <a_hpos[9]_GND_13_o_sub_44_OUT> created at line 73.
    Found 11-bit adder for signal <n0110> created at line 36.
    Found 11-bit adder for signal <n0112> created at line 37.
    Found 11-bit adder for signal <n0114> created at line 38.
    Found 11-bit adder for signal <n0116> created at line 39.
    Found 10-bit adder for signal <a_vpos[9]_GND_13_o_add_34_OUT> created at line 71.
    Found 10-bit adder for signal <a_hpos[9]_GND_13_o_add_42_OUT> created at line 73.
    Found 6x5-bit multiplier for signal <n0153> created at line 36.
    Found 6x5-bit multiplier for signal <n0156> created at line 37.
    Found 6x5-bit multiplier for signal <n0159> created at line 38.
    Found 6x5-bit multiplier for signal <n0162> created at line 39.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <collisionMatrix>, simulation mismatch.
    Found 300x1-bit dual-port Read Only RAM <Mram_collisionMatrix> for signal <collisionMatrix>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Move_Module> synthesized.

Synthesizing Unit <WallCollisionDetection>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\WallCollisionDetection.v".
    Found 10-bit subtractor for signal <n0010[9:0]> created at line 15.
    Found 10-bit subtractor for signal <n0013[9:0]> created at line 16.
    Found 10-bit subtractor for signal <n0011> created at line 16.
    Found 10-bit subtractor for signal <n0015> created at line 27.
    Found 10-bit adder for signal <n0012> created at line 19.
    Found 10-bit adder for signal <n0014> created at line 24.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <WallCollisionDetection> synthesized.

Synthesizing Unit <collisionDetection>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\collisionDetection.v".
    Found 10-bit subtractor for signal <e_position[19]_position[19]_sub_2_OUT> created at line 42.
    Found 10-bit subtractor for signal <position[19]_e_position[19]_sub_5_OUT> created at line 43.
    Found 10-bit subtractor for signal <e_position[9]_position[9]_sub_16_OUT> created at line 62.
    Found 10-bit subtractor for signal <position[9]_e_position[9]_sub_19_OUT> created at line 63.
    Found 10-bit adder for signal <position[9]_GND_16_o_add_7_OUT> created at line 46.
    Found 10-bit adder for signal <e_position[9]_GND_16_o_add_10_OUT> created at line 51.
    Found 10-bit adder for signal <position[19]_GND_16_o_add_21_OUT> created at line 66.
    Found 10-bit adder for signal <e_position[19]_GND_16_o_add_24_OUT> created at line 71.
    Found 10-bit comparator lessequal for signal <n0001> created at line 42
    Found 10-bit comparator lessequal for signal <n0004> created at line 43
    Found 10-bit comparator lessequal for signal <n0007> created at line 46
    Found 10-bit comparator lessequal for signal <n0010> created at line 46
    Found 10-bit comparator lessequal for signal <n0013> created at line 51
    Found 10-bit comparator lessequal for signal <n0016> created at line 51
    Found 10-bit comparator lessequal for signal <n0022> created at line 62
    Found 10-bit comparator lessequal for signal <n0025> created at line 63
    Found 10-bit comparator lessequal for signal <n0028> created at line 66
    Found 10-bit comparator lessequal for signal <n0031> created at line 66
    Found 10-bit comparator lessequal for signal <n0034> created at line 71
    Found 10-bit comparator lessequal for signal <n0037> created at line 71
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <collisionDetection> synthesized.

Synthesizing Unit <Background>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Background.v".
WARNING:Xst:2999 - Signal 'collisionMatrix', unconnected in block 'Background', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <collisionMatrix>, simulation mismatch.
    Found 300x1-bit single-port Read Only RAM <Mram_collisionMatrix> for signal <collisionMatrix>.
    Found 4-bit register for signal <matrixYLoc>.
    Found 8-bit register for signal <color>.
    Found 4-bit register for signal <count>.
    Found 5-bit register for signal <matrixXLoc>.
    Found 4-bit subtractor for signal <GND_17_o_GND_17_o_sub_9_OUT> created at line 28.
    Found 11-bit subtractor for signal <n0063> created at line 66.
    Found 11-bit subtractor for signal <n0064> created at line 66.
    Found 6-bit adder for signal <v_count[2]_GND_17_o_add_0_OUT> created at line 14.
    Found 6-bit adder for signal <GND_17_o_GND_17_o_add_5_OUT> created at line 22.
    Found 32-bit adder for signal <n0067> created at line 28.
    Found 8-bit adder for signal <v_count[3]_GND_17_o_add_10_OUT> created at line 34.
    Found 9-bit adder for signal <matrixYLoc[3]_GND_17_o_add_19_OUT> created at line 60.
    Found 4-bit adder for signal <count[3]_GND_17_o_add_41_OUT> created at line 71.
    Found 4x5-bit multiplier for signal <n0106> created at line 60.
    Found 10-bit comparator lessequal for signal <n0007> created at line 56
    Found 10-bit comparator lessequal for signal <n0009> created at line 56
    Found 10-bit comparator lessequal for signal <n0012> created at line 56
    Found 10-bit comparator lessequal for signal <n0015> created at line 56
    Found 4-bit comparator lessequal for signal <n0022> created at line 65
    Found 4-bit comparator lessequal for signal <n0024> created at line 65
    Found 5-bit comparator lessequal for signal <n0027> created at line 65
    Found 5-bit comparator lessequal for signal <n0030> created at line 65
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Background> synthesized.

Synthesizing Unit <Sprite_Sel>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Sprite_Sel.v".
    Found 9-bit register for signal <voffset>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Sprite_Sel> synthesized.

Synthesizing Unit <basic_battle_screen>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\basic_game_engine.v".
WARNING:Xst:647 - Input <HP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <hcount>.
    Found 10-bit register for signal <vcount>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 10-bit register for signal <xfire0>.
    Found 10-bit register for signal <yfire0>.
    Found 1-bit register for signal <xfire0_d>.
    Found 1-bit register for signal <yfire0_d>.
    Found 10-bit register for signal <xfire1>.
    Found 10-bit register for signal <yfire1>.
    Found 1-bit register for signal <xfire1_d>.
    Found 1-bit register for signal <yfire1_d>.
    Found 3-bit register for signal <fire_counter>.
    Found 1-bit register for signal <win>.
    Found 1-bit register for signal <dead>.
    Found 2-bit register for signal <step>.
    Found 1-bit register for signal <random_counter>.
    Found 10-bit register for signal <a_vpos>.
    Found 10-bit register for signal <a_hpos>.
    Found 2-bit register for signal <ecount>.
    Found 1-bit register for signal <h_enemy_dir>.
    Found 1-bit register for signal <v_enemy_dir>.
    Found 10-bit register for signal <e_hpos>.
    Found 10-bit register for signal <e_vpos>.
    Found 2-bit register for signal <count>.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_5_OUT> created at line 73.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_11_OUT> created at line 79.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_123_OUT> created at line 216.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_127_OUT> created at line 217.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_131_OUT> created at line 218.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_135_OUT> created at line 219.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_139_OUT> created at line 220.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_143_OUT> created at line 221.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_168_OUT> created at line 239.
    Found 32-bit subtractor for signal <GND_23_o_GND_23_o_sub_169_OUT> created at line 239.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_174_OUT> created at line 240.
    Found 32-bit subtractor for signal <GND_23_o_GND_23_o_sub_175_OUT> created at line 240.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_180_OUT> created at line 241.
    Found 32-bit subtractor for signal <GND_23_o_GND_23_o_sub_181_OUT> created at line 241.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_186_OUT> created at line 242.
    Found 32-bit subtractor for signal <GND_23_o_GND_23_o_sub_187_OUT> created at line 242.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_216_OUT> created at line 264.
    Found 32-bit subtractor for signal <GND_23_o_GND_23_o_sub_217_OUT> created at line 264.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_224_OUT> created at line 266.
    Found 32-bit subtractor for signal <GND_23_o_GND_23_o_sub_225_OUT> created at line 266.
    Found 10-bit subtractor for signal <e_hpos[9]_GND_23_o_sub_249_OUT> created at line 277.
    Found 10-bit subtractor for signal <e_hpos[9]_GND_23_o_sub_250_OUT> created at line 277.
    Found 10-bit subtractor for signal <e_vpos[9]_GND_23_o_sub_255_OUT> created at line 278.
    Found 10-bit subtractor for signal <e_vpos[9]_GND_23_o_sub_256_OUT> created at line 278.
    Found 6-bit adder for signal <vcount[2]_GND_23_o_add_0_OUT> created at line 67.
    Found 10-bit adder for signal <n0569> created at line 73.
    Found 32-bit adder for signal <n0727> created at line 73.
    Found 32-bit adder for signal <n0427> created at line 73.
    Found 7-bit adder for signal <n0578> created at line 79.
    Found 32-bit adder for signal <n0432> created at line 79.
    Found 8-bit adder for signal <vcount[3]_GND_23_o_add_12_OUT> created at line 85.
    Found 6-bit adder for signal <GND_23_o_GND_23_o_add_15_OUT> created at line 91.
    Found 7-bit adder for signal <n0742[6:0]> created at line 97.
    Found 2-bit adder for signal <count[1]_GND_23_o_add_36_OUT> created at line 122.
    Found 10-bit adder for signal <hcount[9]_GND_23_o_add_41_OUT> created at line 133.
    Found 10-bit adder for signal <vcount[9]_GND_23_o_add_47_OUT> created at line 145.
    Found 11-bit adder for signal <n0605> created at line 161.
    Found 11-bit adder for signal <n0607> created at line 162.
    Found 11-bit adder for signal <n0609> created at line 166.
    Found 11-bit adder for signal <n0611> created at line 167.
    Found 11-bit adder for signal <n0613> created at line 172.
    Found 11-bit adder for signal <n0615> created at line 173.
    Found 11-bit adder for signal <n0617> created at line 177.
    Found 11-bit adder for signal <n0619> created at line 178.
    Found 2-bit adder for signal <step[1]_GND_23_o_add_113_OUT> created at line 213.
    Found 10-bit adder for signal <a_hpos[9]_GND_23_o_add_148_OUT> created at line 226.
    Found 3-bit adder for signal <fire_counter[2]_GND_23_o_add_155_OUT> created at line 234.
    Found 11-bit adder for signal <n0772[10:0]> created at line 239.
    Found 12-bit adder for signal <n0775[11:0]> created at line 239.
    Found 11-bit adder for signal <n0777[10:0]> created at line 240.
    Found 12-bit adder for signal <n0780[11:0]> created at line 240.
    Found 11-bit adder for signal <n0782[10:0]> created at line 241.
    Found 12-bit adder for signal <n0785[11:0]> created at line 241.
    Found 11-bit adder for signal <n0787[10:0]> created at line 242.
    Found 12-bit adder for signal <n0790[11:0]> created at line 242.
    Found 1-bit adder for signal <random_counter_PWR_23_o_add_206_OUT<0>> created at line 255.
    Found 11-bit adder for signal <n0794[10:0]> created at line 265.
    Found 12-bit adder for signal <n0797[11:0]> created at line 265.
    Found 11-bit adder for signal <n0799[10:0]> created at line 267.
    Found 12-bit adder for signal <n0802[11:0]> created at line 267.
    Found 2-bit adder for signal <ecount[1]_GND_23_o_add_237_OUT> created at line 269.
    Found 10-bit adder for signal <n0807> created at line 277.
    Found 10-bit adder for signal <e_hpos[9]_GND_23_o_add_247_OUT> created at line 277.
    Found 10-bit adder for signal <n0812> created at line 278.
    Found 10-bit adder for signal <e_vpos[9]_GND_23_o_add_253_OUT> created at line 278.
    Found 4-bit subtractor for signal <GND_23_o_GND_23_o_sub_2_OUT<3:0>> created at line 73.
    Found 4-bit subtractor for signal <GND_23_o_GND_23_o_sub_8_OUT<3:0>> created at line 79.
    Found 3-bit subtractor for signal <GND_23_o_GND_23_o_sub_14_OUT<2:0>> created at line 91.
    Found 3-bit subtractor for signal <GND_23_o_GND_23_o_sub_15_OUT<2:0>> created at line 91.
    Found 3-bit subtractor for signal <GND_23_o_GND_23_o_sub_17_OUT<2:0>> created at line 97.
    Found 3-bit subtractor for signal <GND_23_o_GND_23_o_sub_18_OUT<2:0>> created at line 97.
    Found 10-bit subtractor for signal <GND_23_o_GND_23_o_sub_150_OUT<9:0>> created at line 230.
    Found 10x6-bit multiplier for signal <BUS_0002_PWR_23_o_MuLt_3_OUT> created at line 73.
    Found 7x6-bit multiplier for signal <BUS_0005_PWR_23_o_MuLt_9_OUT> created at line 79.
    Found 10-bit comparator lessequal for signal <n0025> created at line 107
    Found 10-bit comparator lessequal for signal <n0027> created at line 107
    Found 10-bit comparator lessequal for signal <n0030> created at line 107
    Found 10-bit comparator lessequal for signal <n0032> created at line 107
    Found 10-bit comparator lessequal for signal <n0035> created at line 107
    Found 10-bit comparator lessequal for signal <n0037> created at line 107
    Found 10-bit comparator lessequal for signal <n0042> created at line 108
    Found 10-bit comparator lessequal for signal <n0044> created at line 108
    Found 10-bit comparator lessequal for signal <n0047> created at line 108
    Found 10-bit comparator lessequal for signal <n0050> created at line 108
    Found 10-bit comparator lessequal for signal <hcount[9]_GND_23_o_LessThan_40_o> created at line 125
    Found 10-bit comparator lessequal for signal <vcount[9]_GND_23_o_LessThan_45_o> created at line 136
    Found 10-bit comparator lessequal for signal <n0072> created at line 159
    Found 10-bit comparator lessequal for signal <n0074> created at line 159
    Found 10-bit comparator lessequal for signal <n0077> created at line 160
    Found 10-bit comparator lessequal for signal <n0080> created at line 160
    Found 10-bit comparator lessequal for signal <n0083> created at line 161
    Found 11-bit comparator lessequal for signal <n0086> created at line 161
    Found 10-bit comparator lessequal for signal <n0089> created at line 162
    Found 11-bit comparator lessequal for signal <n0093> created at line 162
    Found 10-bit comparator lessequal for signal <n0096> created at line 166
    Found 11-bit comparator lessequal for signal <n0099> created at line 166
    Found 10-bit comparator lessequal for signal <n0102> created at line 167
    Found 11-bit comparator lessequal for signal <n0106> created at line 167
    Found 10-bit comparator lessequal for signal <n0109> created at line 172
    Found 11-bit comparator lessequal for signal <n0112> created at line 172
    Found 10-bit comparator lessequal for signal <n0115> created at line 173
    Found 11-bit comparator lessequal for signal <n0119> created at line 173
    Found 10-bit comparator lessequal for signal <n0127> created at line 177
    Found 11-bit comparator lessequal for signal <n0130> created at line 177
    Found 10-bit comparator lessequal for signal <n0133> created at line 178
    Found 11-bit comparator lessequal for signal <n0137> created at line 178
    Found 32-bit comparator lessequal for signal <n0167> created at line 214
    Found 11-bit comparator lessequal for signal <n0169> created at line 214
    Found 32-bit comparator lessequal for signal <n0172> created at line 215
    Found 11-bit comparator lessequal for signal <n0174> created at line 215
    Found 32-bit comparator lessequal for signal <n0179> created at line 216
    Found 11-bit comparator lessequal for signal <n0181> created at line 216
    Found 32-bit comparator lessequal for signal <n0185> created at line 217
    Found 11-bit comparator lessequal for signal <n0187> created at line 217
    Found 32-bit comparator lessequal for signal <n0192> created at line 218
    Found 11-bit comparator lessequal for signal <n0194> created at line 218
    Found 32-bit comparator lessequal for signal <n0198> created at line 219
    Found 11-bit comparator lessequal for signal <n0200> created at line 219
    Found 32-bit comparator lessequal for signal <n0205> created at line 220
    Found 11-bit comparator lessequal for signal <n0207> created at line 220
    Found 32-bit comparator lessequal for signal <n0211> created at line 221
    Found 11-bit comparator lessequal for signal <n0213> created at line 221
    Found 3-bit comparator greater for signal <n0233> created at line 233
    Found 10-bit comparator greater for signal <n0272> created at line 244
    Found 10-bit comparator lessequal for signal <n0274> created at line 245
    Found 10-bit comparator greater for signal <n0278> created at line 246
    Found 10-bit comparator lessequal for signal <n0280> created at line 247
    Found 10-bit comparator lessequal for signal <n0284> created at line 249
    Found 10-bit comparator greater for signal <n0286> created at line 250
    Found 10-bit comparator lessequal for signal <n0290> created at line 251
    Found 10-bit comparator greater for signal <n0292> created at line 252
    Found 10-bit comparator greater for signal <GND_23_o_a_vpos[9]_LessThan_215_o> created at line 264
    Found 10-bit comparator greater for signal <a_vpos[9]_GND_23_o_LessThan_219_o> created at line 265
    Found 10-bit comparator greater for signal <GND_23_o_a_hpos[9]_LessThan_223_o> created at line 266
    Found 10-bit comparator greater for signal <a_hpos[9]_PWR_23_o_LessThan_227_o> created at line 267
    Found 10-bit comparator greater for signal <n0373> created at line 279
    Found 10-bit comparator lessequal for signal <n0375> created at line 279
    Found 10-bit comparator greater for signal <n0379> created at line 280
    Found 10-bit comparator lessequal for signal <n0381> created at line 280
    Summary:
	inferred   2 Multiplier(s).
	inferred  68 Adder/Subtractor(s).
	inferred 126 D-type flip-flop(s).
	inferred  65 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <basic_battle_screen> synthesized.

Synthesizing Unit <win_screen>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\Downloads\RPG\Win_Screen.v".
        UP_BOUND = 31
        DOWN_BOUND = 510
        LEFT_BOUND = 144
        RIGHT_BOUND = 783
        TITLE = "YOU  WIN!!"
    Found 10-bit register for signal <hcount>.
    Found 10-bit register for signal <vcount>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 2-bit register for signal <count>.
    Found 11-bit subtractor for signal <h_offset> created at line 36.
    Found 11-bit subtractor for signal <v_offset> created at line 38.
    Found 12-bit adder for signal <n0098> created at line 52.
    Found 6-bit adder for signal <vcount[2]_GND_25_o_add_29_OUT> created at line 55.
    Found 2-bit adder for signal <count[1]_GND_25_o_add_31_OUT> created at line 63.
    Found 10-bit adder for signal <hcount[9]_GND_25_o_add_36_OUT> created at line 74.
    Found 10-bit adder for signal <vcount[9]_GND_25_o_add_42_OUT> created at line 86.
    Found 11-bit subtractor for signal <char_xoffset> created at line 34.
    Found 11-bit subtractor for signal <_n0166> created at line 40.
    Found 1-bit 8-to-1 multiplexer for signal <h_offset[2]_data[7]_Mux_52_o> created at line 105.
    Found 10-bit comparator lessequal for signal <hcount[9]_GND_25_o_LessThan_35_o> created at line 66
    Found 10-bit comparator lessequal for signal <vcount[9]_GND_25_o_LessThan_40_o> created at line 77
    Found 10-bit comparator lessequal for signal <n0047> created at line 101
    Found 10-bit comparator lessequal for signal <n0049> created at line 101
    Found 10-bit comparator lessequal for signal <n0052> created at line 102
    Found 10-bit comparator lessequal for signal <n0055> created at line 102
    Found 11-bit comparator lessequal for signal <n0058> created at line 103
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <win_screen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 2048x8-bit single-port Read Only RAM                  : 2
 300x1-bit dual-port Read Only RAM                     : 2
 300x1-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 13
 10x6-bit multiplier                                   : 7
 5x4-bit multiplier                                    : 1
 6x5-bit multiplier                                    : 4
 7x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 189
 1-bit adder                                           : 1
 10-bit adder                                          : 40
 10-bit addsub                                         : 4
 10-bit subtractor                                     : 27
 11-bit adder                                          : 18
 11-bit subtractor                                     : 36
 12-bit adder                                          : 8
 2-bit adder                                           : 7
 3-bit adder                                           : 2
 3-bit subtractor                                      : 4
 32-bit adder                                          : 16
 32-bit subtractor                                     : 6
 33-bit adder                                          : 3
 4-bit adder                                           : 2
 4-bit subtractor                                      : 3
 6-bit adder                                           : 6
 7-bit adder                                           : 2
 8-bit adder                                           : 3
 9-bit adder                                           : 1
# Registers                                            : 88
 1-bit register                                        : 25
 10-bit register                                       : 18
 2-bit register                                        : 12
 20-bit register                                       : 6
 3-bit register                                        : 13
 33-bit register                                       : 3
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 3
# Comparators                                          : 168
 10-bit comparator greater                             : 10
 10-bit comparator lessequal                           : 108
 11-bit comparator lessequal                           : 18
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 12
 32-bit comparator lessequal                           : 14
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 179
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 30
 2-bit 2-to-1 multiplexer                              : 26
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 70
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 21
 8-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Grass.ngc>.
Reading core <ipcore_dir/Ash.ngc>.
Reading core <ipcore_dir/Enemy.ngc>.
Reading core <ipcore_dir/flower.ngc>.
Reading core <ipcore_dir/brick.ngc>.
Loading core <Grass> for timing and area information for instance <grass0>.
Loading core <Grass> for timing and area information for instance <grass0>.
Loading core <Ash> for timing and area information for instance <ash>.
Loading core <Enemy> for timing and area information for instance <rocket>.
Loading core <Enemy> for timing and area information for instance <rocket2>.
Loading core <Enemy> for timing and area information for instance <rocket3>.
Loading core <Enemy> for timing and area information for instance <rocket4>.
Loading core <Enemy> for timing and area information for instance <rocket5>.
Loading core <Grass> for timing and area information for instance <GrassBackground>.
Loading core <flower> for timing and area information for instance <f0>.
Loading core <flower> for timing and area information for instance <f1>.
Loading core <brick> for timing and area information for instance <b1>.
Loading core <Grass> for timing and area information for instance <grass0>.
Loading core <Ash> for timing and area information for instance <ash0>.
Loading core <Enemy> for timing and area information for instance <rocket0>.
Loading core <brick> for timing and area information for instance <b0>.
Loading core <flower> for timing and area information for instance <f0>.
Loading core <brick> for timing and area information for instance <b1>.
WARNING:Xst:1293 - FF/Latch <voffset_8> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_7> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_6> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_3> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_2> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_1> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_0> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_8> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_7> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_6> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_5> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_4> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_3> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_2> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_1> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_0> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_8> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_7> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_6> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_3> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_2> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_1> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_0> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Background>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
	Multiplier <Mmult_n0106> in block <Background> and adder/subtractor <Madd_matrixYLoc[3]_GND_17_o_add_19_OUT> in block <Background> are combined into a MAC<Maddsub_n0106>.
	The following registers are also absorbed by the MAC: <matrixXLoc> in block <Background>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_collisionMatrix> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <matrixYLoc[3]_GND_17_o_add_19_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Background> synthesized (advanced).

Synthesizing (advanced) Unit <GameTop>.
The following registers are absorbed into counter <rst_count>: 1 register on signal <rst_count>.
The following registers are absorbed into counter <wincounter>: 1 register on signal <wincounter>.
Unit <GameTop> synthesized (advanced).

Synthesizing (advanced) Unit <Keyboard_PS2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Keyboard_PS2> synthesized (advanced).

Synthesizing (advanced) Unit <Move_Module>.
	Multiplier <Mmult_n0153> in block <Move_Module> and adder/subtractor <Madd_n0110_Madd> in block <Move_Module> are combined into a MAC<Maddsub_n0153>.
	Multiplier <Mmult_n0156> in block <Move_Module> and adder/subtractor <Madd_n0112_Madd> in block <Move_Module> are combined into a MAC<Maddsub_n0156>.
	Multiplier <Mmult_n0159> in block <Move_Module> and adder/subtractor <Madd_n0114_Madd> in block <Move_Module> are combined into a MAC<Maddsub_n0159>.
	Multiplier <Mmult_n0162> in block <Move_Module> and adder/subtractor <Madd_n0116_Madd> in block <Move_Module> are combined into a MAC<Maddsub_n0162>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_collisionMatrix> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0110>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wallCollide1>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     addrB          | connected to signal <n0112>         |          |
    |     doB            | connected to signal <wallCollide2>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_collisionMatrix1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0114>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wallCollide3>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     addrB          | connected to signal <n0116>         |          |
    |     doB            | connected to signal <wallCollide4>  |          |
    -----------------------------------------------------------------------
Unit <Move_Module> synthesized (advanced).

Synthesizing (advanced) Unit <basic_battle_screen>.
The following registers are absorbed into counter <random_counter>: 1 register on signal <random_counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <step>: 1 register on signal <step>.
The following registers are absorbed into counter <fire_counter>: 1 register on signal <fire_counter>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
The following registers are absorbed into counter <ecount>: 1 register on signal <ecount>.
	Multiplier <Mmult_BUS_0005_PWR_23_o_MuLt_9_OUT> in block <basic_battle_screen> and adder/subtractor <Madd_n0432_Madd> in block <basic_battle_screen> are combined into a MAC<Maddsub_BUS_0005_PWR_23_o_MuLt_9_OUT>.
	Multiplier <Mmult_BUS_0002_PWR_23_o_MuLt_3_OUT> in block <basic_battle_screen> and adder/subtractor <Madd_n0427_Madd> in block <basic_battle_screen> are combined into a MAC<Maddsub_BUS_0002_PWR_23_o_MuLt_3_OUT>.
	Adder/Subtractor <Madd_n0578> in block <basic_battle_screen> and  <Maddsub_BUS_0005_PWR_23_o_MuLt_9_OUT> in block <basic_battle_screen> are combined into a MAC with pre-adder <Maddsub_BUS_0005_PWR_23_o_MuLt_9_OUT1>.
	Adder/Subtractor <Madd_n0569> in block <basic_battle_screen> and  <Maddsub_BUS_0002_PWR_23_o_MuLt_3_OUT> in block <basic_battle_screen> are combined into a MAC with pre-adder <Maddsub_BUS_0002_PWR_23_o_MuLt_3_OUT1>.
Unit <basic_battle_screen> synthesized (advanced).

Synthesizing (advanced) Unit <clk_250ms>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
Unit <clk_250ms> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_1s>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
Unit <clk_div_1s> synthesized (advanced).

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <start_screen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <start_screen> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <step>: 1 register on signal <step>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
	Multiplier <Mmult_BUS_0001_PWR_10_o_MuLt_3_OUT> in block <vga_controller> and adder/subtractor <Madd_n0208_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0001_PWR_10_o_MuLt_3_OUT>.
	Multiplier <Mmult_BUS_0004_PWR_10_o_MuLt_9_OUT> in block <vga_controller> and adder/subtractor <Madd_n0212_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0004_PWR_10_o_MuLt_9_OUT>.
	Multiplier <Mmult_BUS_0007_PWR_10_o_MuLt_15_OUT> in block <vga_controller> and adder/subtractor <Madd_n0216_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0007_PWR_10_o_MuLt_15_OUT>.
	Multiplier <Mmult_BUS_0010_PWR_10_o_MuLt_21_OUT> in block <vga_controller> and adder/subtractor <Madd_n0220_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0010_PWR_10_o_MuLt_21_OUT>.
	Multiplier <Mmult_BUS_0016_PWR_10_o_MuLt_33_OUT> in block <vga_controller> and adder/subtractor <Madd_n0228_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0016_PWR_10_o_MuLt_33_OUT>.
	Multiplier <Mmult_BUS_0013_PWR_10_o_MuLt_27_OUT> in block <vga_controller> and adder/subtractor <Madd_n0224_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0013_PWR_10_o_MuLt_27_OUT>.
	Adder/Subtractor <Madd_n0291> in block <vga_controller> and  <Maddsub_BUS_0001_PWR_10_o_MuLt_3_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0001_PWR_10_o_MuLt_3_OUT1>.
	Adder/Subtractor <Madd_n0296> in block <vga_controller> and  <Maddsub_BUS_0004_PWR_10_o_MuLt_9_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0004_PWR_10_o_MuLt_9_OUT1>.
	Adder/Subtractor <Madd_n0301> in block <vga_controller> and  <Maddsub_BUS_0007_PWR_10_o_MuLt_15_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0007_PWR_10_o_MuLt_15_OUT1>.
	Adder/Subtractor <Madd_n0316> in block <vga_controller> and  <Maddsub_BUS_0016_PWR_10_o_MuLt_33_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0016_PWR_10_o_MuLt_33_OUT1>.
	Adder/Subtractor <Madd_n0306> in block <vga_controller> and  <Maddsub_BUS_0010_PWR_10_o_MuLt_21_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0010_PWR_10_o_MuLt_21_OUT1>.
	Adder/Subtractor <Madd_n0311> in block <vga_controller> and  <Maddsub_BUS_0013_PWR_10_o_MuLt_27_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0013_PWR_10_o_MuLt_27_OUT1>.
Unit <vga_controller> synthesized (advanced).

Synthesizing (advanced) Unit <win_screen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <win_screen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 2048x8-bit single-port distributed Read Only RAM      : 2
 300x1-bit dual-port distributed Read Only RAM         : 2
 300x1-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 13
 5x4-to-9-bit MAC                                      : 1
 6x10-to-12-bit MAC with pre-adder                     : 7
 6x5-to-9-bit MAC                                      : 4
 6x7-to-12-bit MAC with pre-adder                      : 1
# Adders/Subtractors                                   : 146
 10-bit adder                                          : 25
 10-bit addsub                                         : 4
 10-bit subtractor                                     : 28
 11-bit adder                                          : 16
 11-bit subtractor                                     : 34
 12-bit adder                                          : 13
 3-bit adder                                           : 1
 3-bit subtractor                                      : 4
 32-bit subtractor                                     : 6
 4-bit subtractor                                      : 3
 6-bit adder                                           : 7
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Counters                                             : 24
 1-bit up counter                                      : 1
 10-bit up counter                                     : 8
 2-bit up counter                                      : 7
 3-bit up counter                                      : 2
 33-bit up counter                                     : 3
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 347
 Flip-Flops                                            : 347
# Comparators                                          : 168
 10-bit comparator greater                             : 10
 10-bit comparator lessequal                           : 108
 11-bit comparator lessequal                           : 18
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 12
 32-bit comparator lessequal                           : 14
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 170
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 22
 2-bit 2-to-1 multiplexer                              : 26
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 70
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 20
 8-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <voffset_0> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_1> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_2> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_3> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_6> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_7> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_8> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <GameTop>, Counter <s0/count> <s1/count> are equivalent, XST will keep only <s0/count>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <gameState[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:1293 - FF/Latch <e_hpos2_2> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_4> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_6> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_8> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_1> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_2> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_4> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_5> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_7> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_9> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_0> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_1> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_2> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_7> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_8> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_7> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_9> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_0> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_1> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_2> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_7> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_9> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos_7> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos_8> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos_9> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos_0> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos_1> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos_2> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos_7> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos_9> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_6> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_9> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_0> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_1> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_2> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_4> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_5> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_6> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_7> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_9> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_7> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_8> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_9> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_0> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_1> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Maddsub_n01061_0> (without init value) has a constant value of 0 in block <Background>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a_vpos_0> has a constant value of 0 in block <Move_Module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a_hpos_0> has a constant value of 0 in block <Move_Module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <matrixXLoc_0> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_5> 
INFO:Xst:2261 - The FF/Latch <matrixXLoc_1> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_4> 
INFO:Xst:2261 - The FF/Latch <matrixXLoc_2> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_3> 
INFO:Xst:2261 - The FF/Latch <matrixXLoc_3> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_2> 
INFO:Xst:2261 - The FF/Latch <matrixXLoc_4> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_1> 

Optimizing unit <GameTop> ...

Optimizing unit <Keyboard_PS2> ...

Optimizing unit <vga_controller> ...

Optimizing unit <Background> ...

Optimizing unit <Move_Module> ...

Optimizing unit <collisionDetection> ...

Optimizing unit <Sprite_Sel> ...

Optimizing unit <basic_battle_screen> ...
WARNING:Xst:1710 - FF/Latch <vga1/a_vpos_0> (without init value) has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga1/a_hpos_0> (without init value) has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga1/SEL1/voffset_5> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga1/SEL1/voffset_4> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_count_7> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <s0/hcount_0> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_0> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_1> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_1> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_2> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_2> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_3> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_3> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_4> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_4> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_5> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_5> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_6> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_6> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_7> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_7> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_8> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_8> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_9> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/hcount_9> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_0> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_0> 
INFO:Xst:2261 - The FF/Latch <vga1/e_hpos2_9> in Unit <GameTop> is equivalent to the following 9 FFs/Latches, which will be removed : <vga1/e_hpos2_7> <vga1/e_hpos2_5> <vga1/e_vpos2_6> <vga1/e_vpos2_5> <vga1/e_vpos2_4> <vga1/e_vpos2_3> <vga1/e_vpos2_2> <vga1/e_vpos2_1> <vga1/e_vpos2_0> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_1> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_1> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_2> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_2> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_3> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_3> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_4> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_4> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_5> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_5> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_6> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_6> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_7> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_7> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_8> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_8> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_9> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s1/vcount_9> 
INFO:Xst:2261 - The FF/Latch <vga1/e_hpos3_9> in Unit <GameTop> is equivalent to the following 7 FFs/Latches, which will be removed : <vga1/e_hpos3_6> <vga1/e_hpos3_5> <vga1/e_hpos3_4> <vga1/e_vpos3_8> <vga1/e_vpos3_6> <vga1/e_vpos3_3> <vga1/e_vpos3_0> 
INFO:Xst:2261 - The FF/Latch <vga1/e_hpos4_8> in Unit <GameTop> is equivalent to the following 8 FFs/Latches, which will be removed : <vga1/e_vpos4_8> <vga1/e_vpos4_7> <vga1/e_vpos4_5> <vga1/e_vpos4_4> <vga1/e_vpos4_3> <vga1/e_vpos4_2> <vga1/e_vpos4_1> <vga1/e_vpos4_0> 
INFO:Xst:2261 - The FF/Latch <vga1/e_hpos_8> in Unit <GameTop> is equivalent to the following 10 FFs/Latches, which will be removed : <vga1/e_hpos_6> <vga1/e_hpos_5> <vga1/e_hpos_4> <vga1/e_vpos_6> <vga1/e_vpos_5> <vga1/e_vpos_4> <vga1/e_vpos_3> <vga1/e_vpos_2> <vga1/e_vpos_1> <vga1/e_vpos_0> 
INFO:Xst:2261 - The FF/Latch <vga1/e_hpos5_8> in Unit <GameTop> is equivalent to the following 11 FFs/Latches, which will be removed : <vga1/e_hpos5_6> <vga1/e_hpos5_5> <vga1/e_hpos5_4> <vga1/e_vpos5_8> <vga1/e_vpos5_6> <vga1/e_vpos5_5> <vga1/e_vpos5_4> <vga1/e_vpos5_3> <vga1/e_vpos5_2> <vga1/e_vpos5_1> <vga1/e_vpos5_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GameTop, actual ratio is 42.
FlipFlop vga1/m0/a_hpos_1 has been replicated 1 time(s)
FlipFlop vga1/m0/a_hpos_2 has been replicated 1 time(s)
FlipFlop vga1/m0/a_hpos_3 has been replicated 1 time(s)
FlipFlop vga1/m0/a_hpos_4 has been replicated 1 time(s)
FlipFlop vga1/m0/a_vpos_1 has been replicated 1 time(s)
FlipFlop vga1/m0/a_vpos_2 has been replicated 1 time(s)
FlipFlop vga1/m0/a_vpos_3 has been replicated 1 time(s)
FlipFlop vga1/m0/a_vpos_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <GameTop> :
	Found 2-bit shift register for signal <keyboard/key_data_r1>.
Unit <GameTop> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 428
 Flip-Flops                                            : 428
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GameTop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4845
#      GND                         : 19
#      INV                         : 218
#      LUT1                        : 111
#      LUT2                        : 328
#      LUT3                        : 262
#      LUT4                        : 641
#      LUT5                        : 344
#      LUT6                        : 1077
#      MUXCY                       : 842
#      MUXF7                       : 257
#      MUXF8                       : 106
#      VCC                         : 19
#      XORCY                       : 621
# FlipFlops/Latches                : 445
#      FD                          : 118
#      FDC                         : 51
#      FDCE                        : 33
#      FDE                         : 64
#      FDR                         : 162
#      FDRE                        : 16
#      FDS                         : 1
# RAMS                             : 40
#      RAM128X1D                   : 4
#      RAM64X1D                    : 2
#      RAMB8BWER                   : 34
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 23
#      IBUF                        : 5
#      OBUF                        : 18
# DSPs                             : 15
#      DSP48A1                     : 15

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             445  out of  18224     2%  
 Number of Slice LUTs:                 3002  out of   9112    32%  
    Number used as Logic:              2981  out of   9112    32%  
    Number used as Memory:               21  out of   2176     0%  
       Number used as RAM:               20
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3088
   Number with an unused Flip Flop:    2643  out of   3088    85%  
   Number with an unused LUT:            86  out of   3088     2%  
   Number of fully used LUT-FF pairs:   359  out of   3088    11%  
   Number of unique control sets:        51

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               17  out of     32    53%  
    Number using Block RAM only:         17
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                     15  out of     32    46%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)                                                                                                                | Load  |
------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                               | IBUF+BUFG                                                                                                                            | 86    |
s0/count_1                                                        | BUFG                                                                                                                                 | 38    |
bs0/win                                                           | NONE(wincounter_0)                                                                                                                   | 4     |
vga1/m0/cd2/Mcompar_position[9]_e_position[9]_LessThan_12_o_lutdi1| NONE(vga1/Madd_n0435_Madd1)                                                                                                          | 7     |
vga1/count_1                                                      | BUFG                                                                                                                                 | 82    |
n0081<0>(Mmux_n008111:O)                                          | BUFG(*)(vga1/count_1)                                                                                                                | 59    |
clk_d/clk_0                                                       | BUFG                                                                                                                                 | 58    |
vga1/clk2/clk_0                                                   | BUFG                                                                                                                                 | 30    |
bs0/count_1                                                       | BUFG                                                                                                                                 | 45    |
clk_enemyCollide_AND_313_o(clk_enemyCollide_AND_313_o1:O)         | BUFG(*)(bs0/count_1)                                                                                                                 | 36    |
bs0/clk2/clk_0                                                    | NONE(bs0/ecount_1)                                                                                                                   | 22    |
bs0/ecount_1                                                      | NONE(bs0/e_vpos_9)                                                                                                                   | 22    |
bs0/ash0/N1                                                       | NONE(bs0/ash0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)    | 3     |
vga1/ash/N1                                                       | NONE(vga1/ash/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)    | 3     |
bs0/rocket0/N1                                                    | NONE(bs0/rocket0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 3     |
vga1/rocket5/N1                                                   | NONE(vga1/rocket5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 3     |
vga1/rocket4/N1                                                   | NONE(vga1/rocket4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 3     |
vga1/rocket3/N1                                                   | NONE(vga1/rocket3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 3     |
vga1/rocket2/N1                                                   | NONE(vga1/rocket2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 3     |
vga1/rocket/N1                                                    | NONE(vga1/rocket/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 3     |
vga1/m0/cd2/e_position[9]_GND_16_o_add_10_OUT<1>                  | NONE(vga1/m0_Mram_collisionMatrix13)                                                                                                 | 6     |
------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.840ns (Maximum Frequency: 77.884MHz)
   Minimum input arrival time before clock: 3.265ns
   Maximum output required time after clock: 7.775ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.658ns (frequency: 214.675MHz)
  Total number of paths / destination ports: 2155 / 159
-------------------------------------------------------------------------
Delay:               4.658ns (Levels of Logic = 3)
  Source:            keyboard/temp_data_3 (FF)
  Destination:       keyboard/key_byte_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: keyboard/temp_data_3 to keyboard/key_byte_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  keyboard/temp_data_3 (keyboard/temp_data_3)
     LUT3:I0->O            1   0.205   0.808  keyboard/temp_data[7]_PWR_3_o_equal_12_o<7>_SW0 (N56)
     LUT6:I3->O            4   0.205   0.788  keyboard/temp_data[7]_PWR_3_o_equal_12_o<7> (keyboard/temp_data[7]_PWR_3_o_equal_12_o)
     LUT3:I1->O            8   0.203   0.802  keyboard/_n0141_inv1 (keyboard/_n0141_inv)
     FDE:CE                    0.322          keyboard/key_byte_0
    ----------------------------------------
    Total                      4.658ns (1.382ns logic, 3.276ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's0/count_1'
  Clock period: 12.700ns (frequency: 78.741MHz)
  Total number of paths / destination ports: 221021 / 70
-------------------------------------------------------------------------
Delay:               12.700ns (Levels of Logic = 13)
  Source:            s0/vcount_9 (FF)
  Destination:       s1/g_2 (FF)
  Source Clock:      s0/count_1 rising
  Destination Clock: s0/count_1 rising

  Data Path: s0/vcount_9 to s1/g_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  s0/vcount_9 (s0/vcount_9)
     LUT5:I0->O            1   0.203   0.580  s0/_n0221<0>_SW0 (N40)
     LUT6:I5->O            3   0.205   0.651  s0/_n0221<0> (s0/_n0221)
     LUT4:I3->O           17   0.205   1.028  s0/Mmux_char211 (s0/Mmux_char21)
     LUT5:I4->O          234   0.205   2.426  s1/Mmux_char11 (s1/char<0>)
     LUT6:I0->O            1   0.203   0.000  SF1058_F (N161)
     MUXF7:I0->O           1   0.131   0.580  SF1058 (SF1058)
     LUT6:I5->O            2   0.205   0.617  SF1059 (SF105)
     LUT6:I5->O            1   0.205   0.684  s1/f0/Mram_data141432 (s1/f0/Mram_data141431)
     LUT6:I4->O            1   0.203   0.580  s1/f0/Mram_data141433 (s1/data<7>)
     LUT6:I5->O            1   0.205   0.000  s1/Mmux_h_offset[2]_data[7]_Mux_52_o_3 (s1/Mmux_h_offset[2]_data[7]_Mux_52_o_3)
     MUXF7:I1->O           3   0.140   0.651  s1/Mmux_h_offset[2]_data[7]_Mux_52_o_2_f7 (s1/h_offset[2]_data[7]_Mux_52_o)
     LUT6:I5->O            6   0.205   0.745  s1/Mmux_GND_25_o_grass[4]_mux_60_OUT11 (s1/Mmux_GND_25_o_grass[4]_mux_60_OUT11)
     LUT5:I4->O            1   0.205   0.000  s1/Mmux_GND_25_o_grass[7]_mux_59_OUT11 (s1/GND_25_o_grass[7]_mux_59_OUT<0>)
     FDC:D                     0.102          s1/r_0
    ----------------------------------------
    Total                     12.700ns (3.069ns logic, 9.631ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bs0/win'
  Clock period: 2.582ns (frequency: 387.237MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.582ns (Levels of Logic = 1)
  Source:            wincounter_0 (FF)
  Destination:       wincounter_0 (FF)
  Source Clock:      bs0/win rising
  Destination Clock: bs0/win rising

  Data Path: wincounter_0 to wincounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              29   0.447   1.249  wincounter_0 (wincounter_0)
     INV:I->O              1   0.206   0.579  Mcount_wincounter_xor<0>11_INV_0 (Result<0>1)
     FD:D                      0.102          wincounter_0
    ----------------------------------------
    Total                      2.582ns (0.755ns logic, 1.827ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga1/count_1'
  Clock period: 12.581ns (frequency: 79.487MHz)
  Total number of paths / destination ports: 9456482 / 341
-------------------------------------------------------------------------
Delay:               12.581ns (Levels of Logic = 16)
  Source:            vga1/hcount_0 (FF)
  Destination:       vga1/ash/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Source Clock:      vga1/count_1 rising
  Destination Clock: vga1/count_1 rising

  Data Path: vga1/hcount_0 to vga1/ash/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.004  vga1/hcount_0 (vga1/hcount_0)
     INV:I->O              1   0.206   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_lut<0>1_INV_0 (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<0> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<1> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<2> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<3> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<4> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<5> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<6> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<7> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<8> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<9> (vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_cy<9>)
     XORCY:CI->O          39   0.180   1.391  vga1/Msub_GND_8_o_GND_8_o_sub_47_OUT_xor<10> (vga1/GND_8_o_GND_8_o_sub_47_OUT<10>)
     DSP48A1:C10->PCOUT47    1   2.689   0.000  vga1/Madd_n0390_Madd1 (vga1/Madd_n0390_Madd1_PCOUT_to_Maddsub_BUS_0001_PWR_10_o_MuLt_3_OUT1_PCIN_47)
     DSP48A1:PCIN47->P11    3   2.264   0.755  vga1/Maddsub_BUS_0001_PWR_10_o_MuLt_3_OUT1 (vga1/n0208<11>)
     begin scope: 'vga1/ash:addra<11>'
     LUT2:I0->O            1   0.203   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[1]_PWR_16_o_equal_3_o<1>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<2>)
     RAMB8BWER:ENAWREN         0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                     12.581ns (8.852ns logic, 3.729ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'n0081<0>'
  Clock period: 4.528ns (frequency: 220.862MHz)
  Total number of paths / destination ports: 1692 / 75
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 2)
  Source:            vga1/clk2/k_12 (FF)
  Destination:       vga1/clk2/k_32 (FF)
  Source Clock:      n0081<0> rising
  Destination Clock: n0081<0> rising

  Data Path: vga1/clk2/k_12 to vga1/clk2/k_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  vga1/clk2/k_12 (vga1/clk2/k_12)
     LUT6:I0->O            1   0.203   0.944  vga1/clk2/k[32]_GND_12_o_equal_2_o<32>1 (vga1/clk2/k[32]_GND_12_o_equal_2_o<32>)
     LUT6:I0->O           34   0.203   1.320  vga1/clk2/k[32]_GND_12_o_equal_2_o<32>7 (vga1/clk2/k[32]_GND_12_o_equal_2_o)
     FDR:R                     0.430          vga1/clk2/k_0
    ----------------------------------------
    Total                      4.528ns (1.283ns logic, 3.245ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_d/clk_0'
  Clock period: 10.159ns (frequency: 98.433MHz)
  Total number of paths / destination ports: 13375 / 62
-------------------------------------------------------------------------
Delay:               10.159ns (Levels of Logic = 8)
  Source:            bs0/fire_counter_2 (FF)
  Destination:       bs0/xfire1_d (FF)
  Source Clock:      clk_d/clk_0 rising
  Destination Clock: clk_d/clk_0 rising

  Data Path: bs0/fire_counter_2 to bs0/xfire1_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  bs0/fire_counter_2 (bs0/fire_counter_2)
     LUT6:I3->O          101   0.205   2.244  bs0/Mmux_yfire1[9]_GND_23_o_mux_199_OUT111 (bs0/Mmux_yfire1[9]_GND_23_o_mux_199_OUT11)
     LUT6:I0->O           15   0.203   1.326  bs0/Mmux_xfire1[9]_xfire1[9]_mux_159_OUT21 (bs0/Madd_n0785[11:0]_lut<0>5)
     LUT6:I1->O            1   0.203   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_181_OUT_lut<5> (bs0/Msub_GND_23_o_GND_23_o_sub_181_OUT_lut<5>)
     XORCY:LI->O           2   0.136   0.845  bs0/Msub_GND_23_o_GND_23_o_sub_181_OUT_xor<5> (bs0/GND_23_o_GND_23_o_sub_181_OUT<5>)
     LUT6:I3->O            1   0.205   0.580  bs0/_n09883 (bs0/_n09883)
     LUT6:I5->O            1   0.205   0.684  bs0/_n09884 (bs0/_n09884)
     LUT6:I4->O            1   0.203   0.580  bs0/_n09885 (bs0/_n09885)
     LUT6:I5->O            1   0.205   0.579  bs0/_n09886 (bs0/_n0988)
     FDR:R                     0.430          bs0/xfire1_d
    ----------------------------------------
    Total                     10.159ns (2.442ns logic, 7.717ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga1/clk2/clk_0'
  Clock period: 11.796ns (frequency: 84.771MHz)
  Total number of paths / destination ports: 1160163 / 33
-------------------------------------------------------------------------
Delay:               11.796ns (Levels of Logic = 15)
  Source:            vga1/m0/a_hpos_5 (FF)
  Destination:       vga1/m0/a_hpos_9 (FF)
  Source Clock:      vga1/clk2/clk_0 rising
  Destination Clock: vga1/clk2/clk_0 rising

  Data Path: vga1/m0/a_hpos_5 to vga1/m0/a_hpos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              83   0.447   1.766  vga1/m0/a_hpos_5 (vga1/m0/a_hpos_5)
     LUT2:I1->O            1   0.205   0.000  vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_lut<5> (vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_cy<5> (vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_cy<6> (vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_cy<7> (vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_cy<7>)
     XORCY:CI->O           1   0.180   0.808  vga1/m0/cd6/Msub_position[19]_e_position[19]_sub_5_OUT_xor<8> (vga1/m0/cd6/position[19]_e_position[19]_sub_5_OUT<8>)
     LUT3:I0->O            1   0.205   0.580  vga1/m0/cd6/e_position[19]_position[19]_OR_159_o3 (vga1/m0/cd6/e_position[19]_position[19]_OR_159_o3)
     LUT6:I5->O            4   0.205   0.788  vga1/m0/cd6/e_position[19]_position[19]_OR_159_o4 (vga1/m0/cd6/e_position[19]_position[19]_OR_159_o)
     LUT4:I2->O            1   0.203   0.580  vga1/m0/cd6/Mmux_enemyCollide131_SW0 (N258)
     LUT6:I5->O            2   0.205   0.617  vga1/m0/cd6/Mmux_enemyCollide131 (vga1/m0/cd6/Mmux_enemyCollide13)
     LUT4:I3->O           11   0.205   1.111  vga1/m0/cd6/Mmux_enemyCollide21 (vga1/m0/enemyCollideWire5<1>)
     LUT5:I2->O            4   0.205   0.788  vga1/m0/anyEnemyLeft3 (vga1/m0/anyEnemyLeft)
     LUT6:I4->O            4   0.203   0.684  vga1/m0/inputs[3]_a_hpos[9]_select_56_OUT<5>21 (vga1/m0/inputs[3]_a_hpos[9]_select_56_OUT<5>2)
     LUT3:I2->O            5   0.205   0.962  vga1/m0/inputs[3]_a_hpos[9]_select_56_OUT<9>21 (vga1/m0/inputs[3]_a_hpos[9]_select_56_OUT<9>2)
     LUT5:I1->O            1   0.203   0.000  vga1/m0/inputs[3]_a_hpos[9]_select_56_OUT<9>4_F (N276)
     MUXF7:I0->O           1   0.131   0.000  vga1/m0/inputs[3]_a_hpos[9]_select_56_OUT<9>4 (vga1/m0/inputs[3]_a_hpos[9]_select_56_OUT<9>)
     FD:D                      0.102          vga1/m0/a_hpos_9
    ----------------------------------------
    Total                     11.796ns (3.114ns logic, 8.682ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bs0/count_1'
  Clock period: 12.840ns (frequency: 77.884MHz)
  Total number of paths / destination ports: 1588598 / 171
-------------------------------------------------------------------------
Delay:               12.840ns (Levels of Logic = 16)
  Source:            bs0/hcount_0 (FF)
  Destination:       bs0/ash0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Source Clock:      bs0/count_1 rising
  Destination Clock: bs0/count_1 rising

  Data Path: bs0/hcount_0 to bs0/ash0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             31   0.447   1.278  bs0/hcount_0 (bs0/hcount_0)
     LUT2:I1->O            1   0.205   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_lut<0> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<0> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<1> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<2> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<3> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<4> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<5> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<6> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<7> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<8> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<9> (bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_cy<9>)
     XORCY:CI->O          38   0.180   1.376  bs0/Msub_GND_23_o_GND_23_o_sub_5_OUT_xor<10> (bs0/GND_23_o_GND_23_o_sub_5_OUT<10>)
     DSP48A1:C10->PCOUT47    1   2.689   0.000  bs0/Madd_n0727_Madd1 (bs0/Madd_n0727_Madd1_PCOUT_to_Maddsub_BUS_0002_PWR_23_o_MuLt_3_OUT1_PCIN_47)
     DSP48A1:PCIN47->P11    3   2.264   0.755  bs0/Maddsub_BUS_0002_PWR_23_o_MuLt_3_OUT1 (bs0/n0427<11>)
     begin scope: 'bs0/ash0:addra<11>'
     LUT2:I0->O            1   0.203   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[1]_PWR_16_o_equal_3_o<1>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<2>)
     RAMB8BWER:ENAWREN         0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                     12.840ns (8.851ns logic, 3.989ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_enemyCollide_AND_313_o'
  Clock period: 4.528ns (frequency: 220.862MHz)
  Total number of paths / destination ports: 1687 / 70
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 2)
  Source:            bs0/clk2/k_12 (FF)
  Destination:       bs0/clk2/k_32 (FF)
  Source Clock:      clk_enemyCollide_AND_313_o rising
  Destination Clock: clk_enemyCollide_AND_313_o rising

  Data Path: bs0/clk2/k_12 to bs0/clk2/k_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  bs0/clk2/k_12 (bs0/clk2/k_12)
     LUT6:I0->O            1   0.203   0.944  bs0/clk2/k[32]_GND_12_o_equal_2_o<32>1 (bs0/clk2/k[32]_GND_12_o_equal_2_o<32>)
     LUT6:I0->O           34   0.203   1.320  bs0/clk2/k[32]_GND_12_o_equal_2_o<32>7 (bs0/clk2/k[32]_GND_12_o_equal_2_o)
     FDR:R                     0.430          bs0/clk2/k_0
    ----------------------------------------
    Total                      4.528ns (1.283ns logic, 3.245ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bs0/clk2/clk_0'
  Clock period: 6.945ns (frequency: 143.990MHz)
  Total number of paths / destination ports: 1000 / 22
-------------------------------------------------------------------------
Delay:               6.945ns (Levels of Logic = 7)
  Source:            bs0/a_vpos_1 (FF)
  Destination:       bs0/a_vpos_9 (FF)
  Source Clock:      bs0/clk2/clk_0 rising
  Destination Clock: bs0/clk2/clk_0 rising

  Data Path: bs0/a_vpos_1 to bs0/a_vpos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              42   0.447   1.538  bs0/a_vpos_1 (bs0/a_vpos_1)
     LUT2:I0->O            2   0.203   0.981  bs0/Msub_GND_23_o_GND_23_o_sub_216_OUT_xor<3>111 (bs0/Msub_GND_23_o_GND_23_o_sub_216_OUT_xor<3>11)
     LUT6:I0->O            2   0.203   0.864  bs0/Msub_GND_23_o_GND_23_o_sub_216_OUT_xor<9>13 (bs0/Msub_GND_23_o_GND_23_o_sub_216_OUT_xor<9>13)
     LUT4:I0->O            1   0.203   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_217_OUT_lut<8> (bs0/Msub_GND_23_o_GND_23_o_sub_217_OUT_lut<8>)
     MUXCY:S->O            0   0.172   0.000  bs0/Msub_GND_23_o_GND_23_o_sub_217_OUT_cy<8> (bs0/Msub_GND_23_o_GND_23_o_sub_217_OUT_cy<8>)
     XORCY:CI->O           2   0.180   0.961  bs0/Msub_GND_23_o_GND_23_o_sub_217_OUT_xor<9> (bs0/GND_23_o_GND_23_o_sub_217_OUT<9>)
     LUT5:I0->O            1   0.203   0.684  bs0/Mmux_kup_GND_23_o_mux_238_OUT102 (bs0/Mmux_kup_GND_23_o_mux_238_OUT101)
     LUT3:I1->O            1   0.203   0.000  bs0/Mmux_kup_GND_23_o_mux_238_OUT103 (bs0/kup_GND_23_o_mux_238_OUT<9>)
     FD:D                      0.102          bs0/a_vpos_9
    ----------------------------------------
    Total                      6.945ns (1.916ns logic, 5.029ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bs0/ecount_1'
  Clock period: 6.802ns (frequency: 147.014MHz)
  Total number of paths / destination ports: 2420 / 22
-------------------------------------------------------------------------
Delay:               6.802ns (Levels of Logic = 7)
  Source:            bs0/e_vpos_2 (FF)
  Destination:       bs0/v_enemy_dir (FF)
  Source Clock:      bs0/ecount_1 rising
  Destination Clock: bs0/ecount_1 rising

  Data Path: bs0/e_vpos_2 to bs0/v_enemy_dir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             31   0.447   1.525  bs0/e_vpos_2 (bs0/e_vpos_2)
     LUT4:I0->O            5   0.203   0.819  bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_A_rs_xor<3>122 (bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_A_rs_xor<3>12)
     LUT5:I3->O            5   0.203   0.943  bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_A_rs_xor<7>112 (bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_A_rs_xor<7>11)
     LUT5:I2->O            1   0.205   0.000  bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_rs_lut<8> (bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_rs_lut<8>)
     MUXCY:S->O            0   0.172   0.000  bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_rs_cy<8> (bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_rs_cy<8>)
     XORCY:CI->O           3   0.180   1.015  bs0/Mmux_e_vpos[9]_e_vpos[9]_mux_256_OUT_rs_xor<9> (bs0/e_vpos[9]_e_vpos[9]_mux_256_OUT<9>)
     LUT6:I0->O            1   0.203   0.580  bs0/n0379_inv (bs0/n0379_inv)
     LUT6:I5->O            1   0.205   0.000  bs0/v_enemy_dir_glue_set (bs0/v_enemy_dir_glue_set)
     FDR:D                     0.102          bs0/v_enemy_dir
    ----------------------------------------
    Total                      6.802ns (1.920ns logic, 4.882ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0/count_1'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       s0/g_2 (FF)
  Destination Clock: s0/count_1 rising

  Data Path: rst to s0/g_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.613  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          s0/b_0
    ----------------------------------------
    Total                      3.265ns (1.652ns logic, 1.613ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       s0/count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to s0/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.613  rst_IBUF (rst_IBUF)
     FDR:R                     0.430          s0/count_0
    ----------------------------------------
    Total                      3.265ns (1.652ns logic, 1.613ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga1/count_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       vga1/hcount_9 (FF)
  Destination Clock: vga1/count_1 rising

  Data Path: rst to vga1/hcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.613  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          vga1/vcount_0
    ----------------------------------------
    Total                      3.265ns (1.652ns logic, 1.613ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'n0081<0>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       vga1/count_1 (FF)
  Destination Clock: n0081<0> rising

  Data Path: rst to vga1/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.613  rst_IBUF (rst_IBUF)
     FDR:R                     0.430          vga1/count_0
    ----------------------------------------
    Total                      3.265ns (1.652ns logic, 1.613ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 156 / 18
-------------------------------------------------------------------------
Offset:              7.775ns (Levels of Logic = 4)
  Source:            keyboard/key_byte_6 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clk rising

  Data Path: keyboard/key_byte_6 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.447   1.394  keyboard/key_byte_6 (keyboard/key_byte_6)
     LUT6:I1->O            1   0.203   0.808  keyboard/Mmux_ascii11 (keyboard/Mmux_ascii1)
     LUT5:I2->O            1   0.205   0.580  keyboard/Mmux_ascii13 (keyboard/Mmux_ascii12)
     LUT5:I4->O           37   0.205   1.362  keyboard/Mmux_ascii15 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      7.775ns (3.631ns logic, 4.144ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bs0/clk2/clk_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bs0/clk2/clk_0 |    6.945|         |         |         |
bs0/win        |    5.499|         |         |         |
clk            |   10.152|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bs0/count_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bs0/clk2/clk_0 |   13.176|         |         |         |
bs0/count_1    |   12.840|         |         |         |
bs0/ecount_1   |   12.018|         |         |         |
clk            |   19.462|         |         |         |
clk_d/clk_0    |   12.102|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bs0/ecount_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bs0/ecount_1   |    6.802|         |         |         |
bs0/win        |    5.401|         |         |         |
clk            |    4.055|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bs0/win
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bs0/win        |    2.582|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bs0/count_1    |    4.012|         |         |         |
bs0/win        |    2.254|         |         |         |
clk            |    4.658|         |         |         |
clk_d/clk_0    |    2.537|         |         |         |
s0/count_1     |    4.402|         |         |         |
vga1/clk2/clk_0|    2.499|         |         |         |
vga1/count_1   |    3.942|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_d/clk_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bs0/clk2/clk_0 |   10.243|         |         |         |
bs0/ecount_1   |    9.559|         |         |         |
bs0/win        |    8.022|         |         |         |
clk            |   15.320|         |         |         |
clk_d/clk_0    |   10.159|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_enemyCollide_AND_313_o
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |    2.785|         |         |         |
clk_enemyCollide_AND_313_o|    4.528|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock n0081<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
n0081<0>       |    4.528|         |         |         |
vga1/clk2/clk_0|    2.439|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0/count_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s0/count_1     |   12.700|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga1/clk2/clk_0
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk                                             |   10.544|         |         |         |
n0081<0>                                        |   12.793|         |         |         |
vga1/clk2/clk_0                                 |   11.796|         |         |         |
vga1/m0/cd2/e_position[9]_GND_16_o_add_10_OUT<1>|    5.679|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga1/count_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.947|         |         |         |
clk_d/clk_0    |   12.102|         |         |         |
n0081<0>       |   13.341|         |         |         |
vga1/count_1   |   12.581|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga1/m0/cd2/Mcompar_position[9]_e_position[9]_LessThan_12_o_lutdi1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bs0/clk2/clk_0 |    6.321|         |         |         |
bs0/count_1    |    6.129|         |         |         |
clk            |   12.316|         |         |         |
clk_d/clk_0    |    4.955|         |         |         |
n0081<0>       |    6.631|         |         |         |
vga1/count_1   |    5.871|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga1/m0/cd2/e_position[9]_GND_16_o_add_10_OUT<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vga1/clk2/clk_0|    6.409|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.72 secs
 
--> 

Total memory usage is 327712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  158 (   0 filtered)
Number of infos    :   38 (   0 filtered)

