
<!DOCTYPE html>
<html lang="zh-CN">
<head>
 <meta name="viewport" content="width=device-width, initial-scale=1" />
<title>Verilog没有葵花宝典——day5（时序逻辑） | 1/2顶点</title>	
</style>
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css">
<script type='text/javascript' src='https://halftop.github.io/media/scripts/script.js'></script>

<style type="text/css">
header {
    text-align: center;
    padding: 120px 0px 40px 0px;
    background: #515865 center no-repeat;
    font-size: 16px;
    color: #fff;
    background-size: cover;
    background-image:url(
			https://i.loli.net/2019/07/20/5d32db1c0698f40809.jpg
			);
}
		</style>

 	
</head>
<body class="post-template-default single single-post postid-70 single-format-standard">
    <div id="wrapper">
        
			
		<header id="header ddq" class="site-header" 
		
		>
			<div class="site-branding">
									<h1 class="site-title"><a href="https://halftop.github.io" rel="home">1/2顶点</a></h1>
										
					<h2 class="site-description">    有输入有输出，才是正确的学习方式    </h2>
										
							</div>
			<nav id="nav-wrapper">
				<div class="container">
					<div class="nav-toggle">
						<div class="bars">
							<div class="bar"></div>
							<div class="bar"></div>
							<div class="bar"></div>
						</div>
					</div><!-- /nav-toggle -->
					<div class="clear"></div>
					<ul id="" class="vtmenu">
		 
     			
<li class="menu-item menu-item-type-post_type menu-item-object-page menu-item-12">
	 
	<a  href="/"> 首页</a></li>
	
    
     			
<li class="menu-item menu-item-type-post_type menu-item-object-page menu-item-12">
	 
	<a  href="/archives"> 归档</a></li>
	
    
     			
<li class="menu-item menu-item-type-post_type menu-item-object-page menu-item-12">
	 
	<a  href="/tags"> 标签</a></li>
	
    
     			
<li class="menu-item menu-item-type-post_type menu-item-object-page menu-item-12">
	 
	<a  href="/post/about"> 关于</a></li>
	
    

</ul>
</li>		
		
</ul>				</div>
			</nav><!-- #navigation -->
        </header><!-- #masthead -->

		<div id="content" class="container">
			<div class="row">
	<div class="col-md-8 site-main">
				
<article id="post-70" class="post-70 post type-post status-publish format-standard hentry category-5 tag-10 tag-9 tag-11">

	
	                      
		<div class="entry-content">
			<h1 class="entry-title">Verilog没有葵花宝典——day5（时序逻辑）</h1>
<div class="entry-meta">
	
	           <a href="https://halftop.github.io/post/verilog-day5">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-04-26</a> 
			
</span>
													 
		</div>
                  
			<div class="entry-summary">
				<p><h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>dff和latch有什么区别。</li>
<li>什么是同步电路和异步电路。</li>
<li>什么是setup time和 hold time。</li>
<li>设计一个101序列检测器。要画出状态转移图，写verilog，并仿真测试。</li>
</ol>
</blockquote>
<!-- more -->
<p><ul class="markdownIt-TOC">
<li>
<ul>
<li><a href="#%E9%A2%98%E7%9B%AE">题目</a>
<ul>
<li><a href="#1-dff%E5%92%8Clatch%E6%9C%89%E4%BB%80%E4%B9%88%E5%8C%BA%E5%88%AB">1. dff和latch有什么区别。</a></li>
<li><a href="#2-%E4%BB%80%E4%B9%88%E6%98%AF%E5%90%8C%E6%AD%A5%E7%94%B5%E8%B7%AF%E5%92%8C%E5%BC%82%E6%AD%A5%E7%94%B5%E8%B7%AF">2. 什么是同步电路和异步电路。</a></li>
<li><a href="#3-%E4%BB%80%E4%B9%88%E6%98%AFsetup-time%E5%92%8C-hold-time">3. 什么是setup time和 hold time。</a></li>
<li><a href="#4-%E8%AE%BE%E8%AE%A1%E4%B8%80%E4%B8%AA101%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B%E5%99%A8-%E8%A6%81%E7%94%BB%E5%87%BA%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB%E5%9B%BE%E5%86%99verilog%E5%B9%B6%E4%BB%BF%E7%9C%9F%E6%B5%8B%E8%AF%95">4. 设计一个101序列检测器。要画出状态转移图，写verilog，并仿真测试。</a>
<ul>
<li><a href="#%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB%E5%9B%BE">状态转移图</a></li>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0">verilog描述</a></li>
<li><a href="#testbench">testbench</a></li>
<li><a href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C">仿真结果</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</p>
<h3 id="1-dff和latch有什么区别">1. dff和latch有什么区别。</h3>
<p>都是时序逻辑，输出不但同当前的输入相关还同上一状态的输出相关。</p>
<p>1、latch由电平触发，非同步控制。在使能信号有效时latch相当于通路，在使能信号无效时latch保持输出状态。DFF由时钟沿触发，同步控制。</p>
<p>2、latch容易产生毛刺（glitch），DFF则不易产生毛刺。</p>
<p>3、如果使用门电路来搭建latch和DFF，则latch消耗的门资源比DFF要少，这是latch比DFF优越的地方。所以，在ASIC中使用 latch的集成度比DFF高，但在FPGA中正好相反，因为FPGA中没有标准的latch单元，但有DFF单元，一个LATCH需要多个LE才能实现。</p>
<p>4、latch将静态时序分析变得极为复杂。</p>
<center>
    <img src="https://i.loli.net/2019/04/26/5cc31e0a462a2.png" alt="D锁存器和D触发器的输出波形图" title="D锁存器和D触发器的输出波形图">
</center>
<p>上图所示为D锁存器和D触发器输出端随输入信号变化的波形图( Waveform diagram)。由图中可见,输入信号D在<span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>t</mi><mi>a</mi></msub></mrow><annotation encoding="application/x-tex">t_a</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.76508em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.151392em;"><span style="top:-2.5500000000000003em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mathdefault mtight">a</span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span>时刻以前,D锁存器和D触发器输出端随输入信号变化的波形相同;在t时刻,CP=1期间D发生了变化,D锁存器的输出随着输入信号的变化而变化,D触发器则是在下一个时钟到来后输出状态才发生改变。这是由于触发器不具有传输透明性(Transparency),即触发器输入端发生变化并不会同步引起其输出端发生变化。触发器输出端的变化仅受控制输入(时钟)信号或异步置位复位信号的控制。在通常情况下,除了输入信号在CP=1期间发生变化以外,锁存器和触发器的输出响应是相同的。</p>
<h3 id="2-什么是同步电路和异步电路">2. 什么是同步电路和异步电路。</h3>
<p><strong>同步电路</strong> ：各时钟端连在一起，并接在统一的系统时钟端。只有当时钟边沿到来时，电路的状态才会改变。改变后的状态一直保持到下一个时钟的到来，在此期间无论外部的信号如何变化，状态表中的每个状态都是稳定的。</p>
<p><strong>异步电路</strong> : 电路中没有统一的时钟，电路状态可以由外部输入的变化直接引起。</p>
<h3 id="3-什么是setup-time和-hold-time">3. 什么是setup time和 hold time。</h3>
<p><strong>建立时间（setup time）</strong> 是指在触发器的时钟信号上升沿到来以前，数据稳定不变的最小时间，如果建立时间不够，数据将不能在这个时钟上升沿被打入触发器；</p>
<p><strong>保持时间（hold time）</strong> 是指在触发器的时钟信号上升沿到来以后，数据稳定不变的最小时间，如果保持时间不够，数据同样不能被打入触发器。</p>
<h3 id="4-设计一个101序列检测器-要画出状态转移图写verilog并仿真测试">4. 设计一个101序列检测器。要画出状态转移图，写verilog，并仿真测试。</h3>
<h4 id="状态转移图">状态转移图</h4>
<center>
    <img src="https://i.loli.net/2019/04/26/5cc318f6ed952.png" alt="状态转移" title="状态转移" width="500">
</center>
<h4 id="verilog描述">verilog描述</h4>
<pre><code class="language-v">module test29(
input clk, rst_n, data,
output reg flag_101
    );
parameter   ST0 = 4'b0001,
            ST1 = 4'b0010,
            ST2 = 4'b0100,
            ST3 = 4'b1000;

reg [3:0] c_st;
reg [3:0] n_st;
//FSM-1
always @(posedge clk or negedge rst_n) begin
  if (!rst_n) begin
    c_st &lt;= ST0;
  end else begin
    c_st &lt;= n_st;
  end
end
//FSM-2
always @(*) begin
  case (c_st)
    ST0: n_st = data ? ST1 : ST0;
    ST1: n_st = data ? ST1 : ST2;
    ST2: n_st = data ? ST3 : ST0;
    ST3: n_st = data ? ST1 : ST2;
    default: n_st = ST0;
  endcase
end
//FSM-3
always @(posedge clk or negedge rst_n) begin
  if (!rst_n) begin
    flag_101 &lt;= 1'b0;
  end else begin
    case (n_st)
      ST3: flag_101 &lt;= 1'b1;
      ST0,ST1,ST2: flag_101 &lt;= 1'b0;
      default: flag_101 &lt;= 1'b0;
    endcase
  end
end
endmodule
</code></pre>
<h4 id="testbench">testbench</h4>
<pre><code class="language-v">module tb29(    );
reg     clk, rst_n, data;
wire    flag_101;

  initial begin
    clk = 0;
    forever #10 clk = ~clk;
  end
  
  initial begin
    rst_n = 1'b0;
    #22 rst_n = 1'b1;
  end

  initial begin
    repeat(100)begin
      @(negedge clk)
	      data = {$random};
    end
    $finish;
  end
  
/*   initial begin
    $dumpfile(&quot;seq101_tb.vcd&quot;);
    $dumpvars();
  end */

test29 test29(
    .clk        (clk     ), 
    .rst_n      (rst_n   ), 
    .data       (data    ),
    .flag_101   (flag_101)
    );
endmodule
</code></pre>
<h4 id="仿真结果">仿真结果</h4>
<center>
    <img src="https://i.loli.net/2019/04/26/5cc31a11654c1.png" alt="全加器计数" title="全加器计数" width="600">
</center></p>
							</div>
	<div class="vt-post-tags">
 
				<a href="https://halftop.github.io/tag/eBG9zXtcm" rel="tag">Verilog没有葵花宝典</a>	
				 
				<a href="https://halftop.github.io/tag/9rG5j0Nww" rel="tag">FPGA</a>	
				 
				<a href="https://halftop.github.io/tag/ADa051R6R" rel="tag">Verilog HDL</a>	
				 
				<a href="https://halftop.github.io/tag/bwS6E4Jqc" rel="tag">学习笔记</a>	
				 
					</div>						
<nav class="navigation3 post-navigation3" role="navigation">
		
		<div class="nav-links3">
      
		<div class="nav-previous3"><a href="https://halftop.github.io/post/verilog99_22to30" rel="prev"> Verilog99题——22-30题（时序逻辑基础）</a></div>
		 
		 
		<div class="nav-next3"><a href="https://halftop.github.io/post/verilog-day4" rel="next"> Verilog没有葵花宝典——day4（组合逻辑）</a></div>
		
		</div>
	</nav>
		</div>
		
 
		
</article>

<div id="marlin_lite_about_widget-2" class="widget marlin_lite_about_widget">
			<h4 class="widget-title">评论</h4>	

			 
          
            <link rel="stylesheet" href="https://unpkg.com/gitalk/dist/gitalk.css">
<script src="https://unpkg.com/gitalk/dist/gitalk.min.js"></script>

<div id="gitalk-container"></div>

<script>

  var gitalk = new Gitalk({
    clientID: '42b8247150af6c920554',
    clientSecret: 'ea9863ece62308a1854e39455221fa1ace6f8cd6',
    repo: 'halftop.github.io',
    owner: 'halftop',
    admin: ['halftop'],
    id: (location.pathname).substring(0, 49),      // Ensure uniqueness and length less than 50
    distractionFreeMode: false  // Facebook-like distraction free mode
  })

  gitalk.render('gitalk-container')

</script>

          
          
        
   
  
 

		</div>

			</div>
			


<div class="col l3 hide-on-med-and-down">
	
        <div class="toc-widget">
			
            <div class="toc-title"></div>
			
            <div id="toc-content">
			
			
			</div>
        </div>
    </div>


<script src="https://cdnjs.cloudflare.com/ajax/libs/tocbot/4.5.0/tocbot.min.js"></script>
<script>
    $(function () {
        tocbot.init({
            tocSelector: '#toc-content',
            contentSelector: '.entry-summary',
            headingsOffset: -($(window).height() * 0.4 - 45),
            // headingsOffset: -205,
            headingSelector: 'h2, h3, h4'
        });

        // modify the toc link href to support Chinese.
        let i = 0;
        let tocHeading = 'toc-heading-';
        $('#toc-content a').each(function () {
            $(this).attr('href', '#' + tocHeading + (++i));
        });

        // modify the heading title id to support Chinese.
        i = 0;
        $('.entry-summary').children('h2, h3, h4').each(function () {
            $(this).attr('id', tocHeading + (++i));
        });

        // Set scroll toc fixed.
        let tocHeight = parseInt($(window).height() * 0.4 - 64);
        let $tocWidget = $('.toc-widget');
        $(window).scroll(function () {
            let scroll = $(window).scrollTop();
            /* add post toc fixed. */
            if (scroll > tocHeight) {
                $tocWidget.addClass('toc-fixed');
            } else {
                $tocWidget.removeClass('toc-fixed');
            }
        });
    });
</script>										 

 
       


			</div>
		</div>

		
		 	<footer id="colophon" class="site-footer">

			<div class="container">
	
				<div class="copyright"><center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center><br>Theme:   <a href="https://github.com/alterfang/gridea-theme-pan/tree/master" target="_blank" title="Pan"><span>Pan</span></a>. Powered by <a href="https://gridea.dev/" target="_blank" title="Gridea"><span>Gridea</span></a></div>		
			</div><!-- .container -->
		
		</footer><!-- #colophon -->

</div>

<script src="https://cdn.bootcss.com/fitvids/1.2.0/jquery.fitvids.min.js"></script>
<script type='text/javascript' src='https://halftop.github.io/media/scripts/marlin-scripts.js'></script>

		<script data-no-instant>
    (function ($) {
        $.extend({
            adamsOverload: function () {
                $('.navigation:eq(0)').remove();
                $("").attr("rel" , "external");
                $("a[rel='external'],a[rel='external nofollow']").attr("target","_blank");
                $("a.vi").attr("rel" , "");
                $.viewImage({
                    'target'  : 'img',
                    'exclude' : '.vsmile-icons img,.gallery img',
                    'delay'   : 300
                });
                $.lately({
                    'target' : '.commentmetadata a,.infos time,.post-list time'
                });
                prettyPrint();
                
                $('ul.links li a').each(function(){
                    if($(this).parent().find('.bg').length==0){
                        $(this).parent().append('<!---<div class="bg" style="background-image:url(https://c3.glgoo.top/s2/favicons?domain='+$(this).attr("href")+')"></div>--->')
                    }
                });
            }
        });
    })(jQuery);
    jQuery.adamsOverload();
</script>

</body>
</html>
