
IronLink Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c24  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  08004ce4  08004ce4  00014ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004f0c  08004f0c  00014f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004f10  08004f10  00014f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e8  20000000  08004f14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001f24  200001e8  080050fc  000201e8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000210c  080050fc  0002210c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  9 .debug_info   000302e1  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00006309  00000000  00000000  000504f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00010955  00000000  00000000  000567fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001510  00000000  00000000  00067150  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001da0  00000000  00000000  00068660  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d118  00000000  00000000  0006a400  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006e36  00000000  00000000  00077518  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0007e34e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004034  00000000  00000000  0007e3cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e8 	.word	0x200001e8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004ccc 	.word	0x08004ccc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001ec 	.word	0x200001ec
 8000104:	08004ccc 	.word	0x08004ccc

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uhi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5a09      	ldrh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <StartServiceTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServiceTask */
void StartServiceTask(void const * argument)
{
 8000248:	b510      	push	{r4, lr}
  /* USER CODE BEGIN StartServiceTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800024a:	2001      	movs	r0, #1
 800024c:	f003 f9dc 	bl	8003608 <osDelay>
 8000250:	e7fb      	b.n	800024a <StartServiceTask+0x2>
	...

08000254 <StartDefaultTask>:
{
 8000254:	b510      	push	{r4, lr}
  MX_USB_DEVICE_Init();
 8000256:	f003 fe63 	bl	8003f20 <MX_USB_DEVICE_Init>
  osDelay(1000);
 800025a:	20fa      	movs	r0, #250	; 0xfa
 800025c:	0080      	lsls	r0, r0, #2
 800025e:	f003 f9d3 	bl	8003608 <osDelay>
  lora_module_reboot();
 8000262:	f000 f969 	bl	8000538 <lora_module_reboot>
  osDelay(3000);
 8000266:	4830      	ldr	r0, [pc, #192]	; (8000328 <StartDefaultTask+0xd4>)
 8000268:	f003 f9ce 	bl	8003608 <osDelay>
  lora_module_set_gpio("GPIO3", 1);
 800026c:	2101      	movs	r1, #1
 800026e:	482f      	ldr	r0, [pc, #188]	; (800032c <StartDefaultTask+0xd8>)
 8000270:	f000 f992 	bl	8000598 <lora_module_set_gpio>
  lora_module_set_gpio("GPIO4", 1);
 8000274:	2101      	movs	r1, #1
 8000276:	482e      	ldr	r0, [pc, #184]	; (8000330 <StartDefaultTask+0xdc>)
 8000278:	f000 f98e 	bl	8000598 <lora_module_set_gpio>
  lora_module_set_gpio("GPIO5", 1);
 800027c:	2101      	movs	r1, #1
 800027e:	482d      	ldr	r0, [pc, #180]	; (8000334 <StartDefaultTask+0xe0>)
 8000280:	f000 f98a 	bl	8000598 <lora_module_set_gpio>
  osDelay(50);
 8000284:	2032      	movs	r0, #50	; 0x32
 8000286:	f003 f9bf 	bl	8003608 <osDelay>
  lora_module_send_command(RN_MAC_RESET_CMD, NULL);
 800028a:	2100      	movs	r1, #0
 800028c:	482a      	ldr	r0, [pc, #168]	; (8000338 <StartDefaultTask+0xe4>)
 800028e:	f000 f9bd 	bl	800060c <lora_module_send_command>
  osDelay(50);
 8000292:	2032      	movs	r0, #50	; 0x32
 8000294:	f003 f9b8 	bl	8003608 <osDelay>
  lora_module_send_command(RN_MAC_SET_DEV_EUI, hweui);
 8000298:	4b28      	ldr	r3, [pc, #160]	; (800033c <StartDefaultTask+0xe8>)
 800029a:	4829      	ldr	r0, [pc, #164]	; (8000340 <StartDefaultTask+0xec>)
 800029c:	6819      	ldr	r1, [r3, #0]
 800029e:	f000 f9b5 	bl	800060c <lora_module_send_command>
  osDelay(50);
 80002a2:	2032      	movs	r0, #50	; 0x32
 80002a4:	f003 f9b0 	bl	8003608 <osDelay>
  lora_module_send_command(RN_MAC_SET_APP_KEY, appKey);
 80002a8:	4b26      	ldr	r3, [pc, #152]	; (8000344 <StartDefaultTask+0xf0>)
 80002aa:	4827      	ldr	r0, [pc, #156]	; (8000348 <StartDefaultTask+0xf4>)
 80002ac:	6819      	ldr	r1, [r3, #0]
 80002ae:	f000 f9ad 	bl	800060c <lora_module_send_command>
  osDelay(50);
 80002b2:	2032      	movs	r0, #50	; 0x32
 80002b4:	f003 f9a8 	bl	8003608 <osDelay>
  lora_module_send_command(RN_MAC_SET_APP_EUI, appEui);
 80002b8:	4b24      	ldr	r3, [pc, #144]	; (800034c <StartDefaultTask+0xf8>)
 80002ba:	4825      	ldr	r0, [pc, #148]	; (8000350 <StartDefaultTask+0xfc>)
 80002bc:	6819      	ldr	r1, [r3, #0]
 80002be:	f000 f9a5 	bl	800060c <lora_module_send_command>
  osDelay(50);
 80002c2:	2032      	movs	r0, #50	; 0x32
 80002c4:	f003 f9a0 	bl	8003608 <osDelay>
  lora_module_send_command(RN_MAC_SET_PWRIDX, "1");
 80002c8:	4922      	ldr	r1, [pc, #136]	; (8000354 <StartDefaultTask+0x100>)
 80002ca:	4823      	ldr	r0, [pc, #140]	; (8000358 <StartDefaultTask+0x104>)
 80002cc:	f000 f99e 	bl	800060c <lora_module_send_command>
  osDelay(50);
 80002d0:	2032      	movs	r0, #50	; 0x32
 80002d2:	f003 f999 	bl	8003608 <osDelay>
  lora_module_send_command(RN_MAC_SET_ADR_ON_CMD, "off");
 80002d6:	4c21      	ldr	r4, [pc, #132]	; (800035c <StartDefaultTask+0x108>)
 80002d8:	4821      	ldr	r0, [pc, #132]	; (8000360 <StartDefaultTask+0x10c>)
 80002da:	0021      	movs	r1, r4
 80002dc:	f000 f996 	bl	800060c <lora_module_send_command>
  osDelay(50);
 80002e0:	2032      	movs	r0, #50	; 0x32
 80002e2:	f003 f991 	bl	8003608 <osDelay>
  lora_module_send_command(RN_MAC_SET_AR_ON_CMD, "off");
 80002e6:	0021      	movs	r1, r4
 80002e8:	481e      	ldr	r0, [pc, #120]	; (8000364 <StartDefaultTask+0x110>)
 80002ea:	f000 f98f 	bl	800060c <lora_module_send_command>
  osDelay(50);
 80002ee:	2032      	movs	r0, #50	; 0x32
 80002f0:	f003 f98a 	bl	8003608 <osDelay>
  lora_module_send_command(RN_MAC_SAVE_CMD, NULL);
 80002f4:	2100      	movs	r1, #0
 80002f6:	481c      	ldr	r0, [pc, #112]	; (8000368 <StartDefaultTask+0x114>)
 80002f8:	f000 f988 	bl	800060c <lora_module_send_command>
  while(lora_module_join_otaa()) {osDelay(1000);};
 80002fc:	24fa      	movs	r4, #250	; 0xfa
  osDelay(50);
 80002fe:	2032      	movs	r0, #50	; 0x32
 8000300:	f003 f982 	bl	8003608 <osDelay>
  while(lora_module_join_otaa()) {osDelay(1000);};
 8000304:	00a4      	lsls	r4, r4, #2
 8000306:	f000 f9cd 	bl	80006a4 <lora_module_join_otaa>
 800030a:	2800      	cmp	r0, #0
 800030c:	d107      	bne.n	800031e <StartDefaultTask+0xca>
	  osDelay(9000);
 800030e:	4817      	ldr	r0, [pc, #92]	; (800036c <StartDefaultTask+0x118>)
 8000310:	f003 f97a 	bl	8003608 <osDelay>
	  lora_module_send_command(RN_MAC_TX_CMD, "cnf 1 48656c6c6f20576f726c6421");
 8000314:	4916      	ldr	r1, [pc, #88]	; (8000370 <StartDefaultTask+0x11c>)
 8000316:	4817      	ldr	r0, [pc, #92]	; (8000374 <StartDefaultTask+0x120>)
 8000318:	f000 f978 	bl	800060c <lora_module_send_command>
 800031c:	e7f7      	b.n	800030e <StartDefaultTask+0xba>
  while(lora_module_join_otaa()) {osDelay(1000);};
 800031e:	0020      	movs	r0, r4
 8000320:	f003 f972 	bl	8003608 <osDelay>
 8000324:	e7ef      	b.n	8000306 <StartDefaultTask+0xb2>
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	00000bb8 	.word	0x00000bb8
 800032c:	08004d2c 	.word	0x08004d2c
 8000330:	08004d32 	.word	0x08004d32
 8000334:	08004d38 	.word	0x08004d38
 8000338:	08004d3e 	.word	0x08004d3e
 800033c:	20000008 	.word	0x20000008
 8000340:	08004d4c 	.word	0x08004d4c
 8000344:	20000004 	.word	0x20000004
 8000348:	08004d5b 	.word	0x08004d5b
 800034c:	20000000 	.word	0x20000000
 8000350:	08004d6a 	.word	0x08004d6a
 8000354:	08004dc9 	.word	0x08004dc9
 8000358:	08004d79 	.word	0x08004d79
 800035c:	08004d88 	.word	0x08004d88
 8000360:	08004d8c 	.word	0x08004d8c
 8000364:	08004d98 	.word	0x08004d98
 8000368:	08004da3 	.word	0x08004da3
 800036c:	00002328 	.word	0x00002328
 8000370:	08004dac 	.word	0x08004dac
 8000374:	08004dcb 	.word	0x08004dcb

08000378 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8000378:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800037a:	4c0e      	ldr	r4, [pc, #56]	; (80003b4 <MX_FREERTOS_Init+0x3c>)
void MX_FREERTOS_Init(void) {
 800037c:	b08a      	sub	sp, #40	; 0x28
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800037e:	466b      	mov	r3, sp
 8000380:	0022      	movs	r2, r4
 8000382:	ca62      	ldmia	r2!, {r1, r5, r6}
 8000384:	c362      	stmia	r3!, {r1, r5, r6}
 8000386:	4668      	mov	r0, sp
 8000388:	ca22      	ldmia	r2!, {r1, r5}
 800038a:	c322      	stmia	r3!, {r1, r5}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800038c:	2100      	movs	r1, #0
 800038e:	f003 f923 	bl	80035d8 <osThreadCreate>
 8000392:	4b09      	ldr	r3, [pc, #36]	; (80003b8 <MX_FREERTOS_Init+0x40>)
  osThreadDef(serviceTask, StartServiceTask, osPriorityIdle, 0, 128);
 8000394:	3414      	adds	r4, #20
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000396:	6018      	str	r0, [r3, #0]
  osThreadDef(serviceTask, StartServiceTask, osPriorityIdle, 0, 128);
 8000398:	a805      	add	r0, sp, #20
 800039a:	0002      	movs	r2, r0
 800039c:	cc2a      	ldmia	r4!, {r1, r3, r5}
 800039e:	c22a      	stmia	r2!, {r1, r3, r5}
 80003a0:	cc0a      	ldmia	r4!, {r1, r3}
 80003a2:	c20a      	stmia	r2!, {r1, r3}
  serviceTaskHandle = osThreadCreate(osThread(serviceTask), NULL);
 80003a4:	2100      	movs	r1, #0
 80003a6:	f003 f917 	bl	80035d8 <osThreadCreate>
 80003aa:	4b04      	ldr	r3, [pc, #16]	; (80003bc <MX_FREERTOS_Init+0x44>)
 80003ac:	6018      	str	r0, [r3, #0]
}
 80003ae:	b00a      	add	sp, #40	; 0x28
 80003b0:	bd70      	pop	{r4, r5, r6, pc}
 80003b2:	46c0      	nop			; (mov r8, r8)
 80003b4:	08004ce4 	.word	0x08004ce4
 80003b8:	2000117c 	.word	0x2000117c
 80003bc:	20001178 	.word	0x20001178

080003c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003c0:	b570      	push	{r4, r5, r6, lr}
 80003c2:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c4:	2214      	movs	r2, #20
 80003c6:	2100      	movs	r1, #0
 80003c8:	a805      	add	r0, sp, #20
 80003ca:	f004 f846 	bl	800445a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ce:	2080      	movs	r0, #128	; 0x80
 80003d0:	4b24      	ldr	r3, [pc, #144]	; (8000464 <MX_GPIO_Init+0xa4>)
 80003d2:	0300      	lsls	r0, r0, #12
 80003d4:	6959      	ldr	r1, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80003d6:	2680      	movs	r6, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003d8:	4301      	orrs	r1, r0
 80003da:	6159      	str	r1, [r3, #20]
 80003dc:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80003de:	4d22      	ldr	r5, [pc, #136]	; (8000468 <MX_GPIO_Init+0xa8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003e0:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003e2:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003e4:	9201      	str	r2, [sp, #4]
 80003e6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003e8:	6959      	ldr	r1, [r3, #20]
 80003ea:	03c0      	lsls	r0, r0, #15
 80003ec:	4301      	orrs	r1, r0
 80003ee:	6159      	str	r1, [r3, #20]
 80003f0:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80003f2:	0176      	lsls	r6, r6, #5
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003f4:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f6:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003f8:	9202      	str	r2, [sp, #8]
 80003fa:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fc:	6959      	ldr	r1, [r3, #20]
 80003fe:	0280      	lsls	r0, r0, #10
 8000400:	4301      	orrs	r1, r0
 8000402:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000404:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000406:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000408:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040a:	4002      	ands	r2, r0
 800040c:	9203      	str	r2, [sp, #12]
 800040e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000410:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000412:	0028      	movs	r0, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000414:	430a      	orrs	r2, r1
 8000416:	615a      	str	r2, [r3, #20]
 8000418:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800041a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800041c:	400b      	ands	r3, r1
 800041e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000420:	0031      	movs	r1, r6
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000422:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000424:	f000 fc6e 	bl	8000d04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000428:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800042a:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800042c:	019b      	lsls	r3, r3, #6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800042e:	a905      	add	r1, sp, #20
 8000430:	480e      	ldr	r0, [pc, #56]	; (800046c <MX_GPIO_Init+0xac>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000432:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000434:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000436:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000438:	f000 fbb4 	bl	8000ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 800043c:	2302      	movs	r3, #2
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800043e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000440:	33ff      	adds	r3, #255	; 0xff
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000442:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000444:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000446:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000448:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800044a:	f000 fbab 	bl	8000ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044e:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000450:	a905      	add	r1, sp, #20
 8000452:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000454:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000456:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000458:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800045c:	f000 fba2 	bl	8000ba4 <HAL_GPIO_Init>

}
 8000460:	b00a      	add	sp, #40	; 0x28
 8000462:	bd70      	pop	{r4, r5, r6, pc}
 8000464:	40021000 	.word	0x40021000
 8000468:	48000400 	.word	0x48000400
 800046c:	48000800 	.word	0x48000800

08000470 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000470:	b510      	push	{r4, lr}

  hi2c1.Instance = I2C1;
 8000472:	4b13      	ldr	r3, [pc, #76]	; (80004c0 <MX_I2C1_Init+0x50>)
 8000474:	4c13      	ldr	r4, [pc, #76]	; (80004c4 <MX_I2C1_Init+0x54>)
  hi2c1.Init.Timing = 0x2000090E;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000476:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 8000478:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800047a:	4b13      	ldr	r3, [pc, #76]	; (80004c8 <MX_I2C1_Init+0x58>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800047c:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x2000090E;
 800047e:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000480:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000482:	60e2      	str	r2, [r4, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8000484:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000486:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000488:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800048a:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800048c:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800048e:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000490:	f000 fc3e 	bl	8000d10 <HAL_I2C_Init>
 8000494:	2800      	cmp	r0, #0
 8000496:	d001      	beq.n	800049c <MX_I2C1_Init+0x2c>
  {
    Error_Handler();
 8000498:	f000 f9a0 	bl	80007dc <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800049c:	2100      	movs	r1, #0
 800049e:	0020      	movs	r0, r4
 80004a0:	f000 fc8c 	bl	8000dbc <HAL_I2CEx_ConfigAnalogFilter>
 80004a4:	2800      	cmp	r0, #0
 80004a6:	d001      	beq.n	80004ac <MX_I2C1_Init+0x3c>
  {
    Error_Handler();
 80004a8:	f000 f998 	bl	80007dc <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004ac:	2100      	movs	r1, #0
 80004ae:	0020      	movs	r0, r4
 80004b0:	f000 fcaa 	bl	8000e08 <HAL_I2CEx_ConfigDigitalFilter>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d001      	beq.n	80004bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80004b8:	f000 f990 	bl	80007dc <Error_Handler>
  }

}
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	40005400 	.word	0x40005400
 80004c4:	20001184 	.word	0x20001184
 80004c8:	2000090e 	.word	0x2000090e

080004cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004cc:	b510      	push	{r4, lr}
 80004ce:	0004      	movs	r4, r0
 80004d0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d2:	2214      	movs	r2, #20
 80004d4:	2100      	movs	r1, #0
 80004d6:	a803      	add	r0, sp, #12
 80004d8:	f003 ffbf 	bl	800445a <memset>
  if(i2cHandle->Instance==I2C1)
 80004dc:	4b13      	ldr	r3, [pc, #76]	; (800052c <HAL_I2C_MspInit+0x60>)
 80004de:	6822      	ldr	r2, [r4, #0]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	d120      	bne.n	8000526 <HAL_I2C_MspInit+0x5a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004e4:	2180      	movs	r1, #128	; 0x80
 80004e6:	4c12      	ldr	r4, [pc, #72]	; (8000530 <HAL_I2C_MspInit+0x64>)
 80004e8:	02c9      	lsls	r1, r1, #11
 80004ea:	6962      	ldr	r2, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ec:	4811      	ldr	r0, [pc, #68]	; (8000534 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ee:	430a      	orrs	r2, r1
 80004f0:	6162      	str	r2, [r4, #20]
 80004f2:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004f4:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004f6:	400b      	ands	r3, r1
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80004fc:	2390      	movs	r3, #144	; 0x90
 80004fe:	009b      	lsls	r3, r3, #2
 8000500:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000502:	2312      	movs	r3, #18
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000504:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000506:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000508:	3b11      	subs	r3, #17
 800050a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800050c:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800050e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000510:	f000 fb48 	bl	8000ba4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000514:	2180      	movs	r1, #128	; 0x80
 8000516:	69e2      	ldr	r2, [r4, #28]
 8000518:	0389      	lsls	r1, r1, #14
 800051a:	430a      	orrs	r2, r1
 800051c:	61e2      	str	r2, [r4, #28]
 800051e:	69e3      	ldr	r3, [r4, #28]
 8000520:	400b      	ands	r3, r1
 8000522:	9302      	str	r3, [sp, #8]
 8000524:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000526:	b008      	add	sp, #32
 8000528:	bd10      	pop	{r4, pc}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	40005400 	.word	0x40005400
 8000530:	40021000 	.word	0x40021000
 8000534:	48000400 	.word	0x48000400

08000538 <lora_module_reboot>:
 *      Author: frazer
 */

#include "lora.h"

void lora_module_reboot() {
 8000538:	b530      	push	{r4, r5, lr}
 800053a:	b08f      	sub	sp, #60	; 0x3c

	char buffer[50] = {'\0'};
 800053c:	2232      	movs	r2, #50	; 0x32
 800053e:	2100      	movs	r1, #0
 8000540:	a801      	add	r0, sp, #4
 8000542:	f003 ff8a 	bl	800445a <memset>

	while(i) {

		len = sprintf(buffer, "%s\r\n", RN_SYS_RESET);
		HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, 100);
		memset(buffer, '\0', 50);
 8000546:	2432      	movs	r4, #50	; 0x32
		len = sprintf(buffer, "%s\r\n", RN_SYS_RESET);
 8000548:	4a0f      	ldr	r2, [pc, #60]	; (8000588 <lora_module_reboot+0x50>)
 800054a:	4910      	ldr	r1, [pc, #64]	; (800058c <lora_module_reboot+0x54>)
 800054c:	a801      	add	r0, sp, #4
 800054e:	f003 ff8d 	bl	800446c <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, 100);
 8000552:	4d0f      	ldr	r5, [pc, #60]	; (8000590 <lora_module_reboot+0x58>)
 8000554:	b2c2      	uxtb	r2, r0
 8000556:	2364      	movs	r3, #100	; 0x64
 8000558:	a901      	add	r1, sp, #4
 800055a:	0028      	movs	r0, r5
 800055c:	f002 f998 	bl	8002890 <HAL_UART_Transmit>
		memset(buffer, '\0', 50);
 8000560:	0022      	movs	r2, r4
 8000562:	2100      	movs	r1, #0
 8000564:	a801      	add	r0, sp, #4
 8000566:	f003 ff78 	bl	800445a <memset>
		if (HAL_UART_Receive(&huart3, (uint8_t*)buffer, 50, 5000) == HAL_TIMEOUT) {
 800056a:	a901      	add	r1, sp, #4
 800056c:	0028      	movs	r0, r5
 800056e:	4b09      	ldr	r3, [pc, #36]	; (8000594 <lora_module_reboot+0x5c>)
 8000570:	0022      	movs	r2, r4
 8000572:	f002 f9f3 	bl	800295c <HAL_UART_Receive>
			i = 0;
		}

		CDC_Transmit_FS((uint8_t*)buffer, 50);
 8000576:	0021      	movs	r1, r4
		if (HAL_UART_Receive(&huart3, (uint8_t*)buffer, 50, 5000) == HAL_TIMEOUT) {
 8000578:	0005      	movs	r5, r0
		CDC_Transmit_FS((uint8_t*)buffer, 50);
 800057a:	a801      	add	r0, sp, #4
 800057c:	f003 fd22 	bl	8003fc4 <CDC_Transmit_FS>
	while(i) {
 8000580:	2d03      	cmp	r5, #3
 8000582:	d1e1      	bne.n	8000548 <lora_module_reboot+0x10>
	}
}
 8000584:	b00f      	add	sp, #60	; 0x3c
 8000586:	bd30      	pop	{r4, r5, pc}
 8000588:	08004e44 	.word	0x08004e44
 800058c:	08004e51 	.word	0x08004e51
 8000590:	20001210 	.word	0x20001210
 8000594:	00001388 	.word	0x00001388

08000598 <lora_module_set_gpio>:

void lora_module_set_gpio(char *gpio, uint8_t state) {
 8000598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800059a:	b089      	sub	sp, #36	; 0x24
 800059c:	0006      	movs	r6, r0
 800059e:	000f      	movs	r7, r1

	char buffer[30] = {'\0'};
 80005a0:	221e      	movs	r2, #30
 80005a2:	2100      	movs	r1, #0
 80005a4:	4668      	mov	r0, sp
 80005a6:	f003 ff58 	bl	800445a <memset>
	uint8_t len = 0;

	while(strstr(buffer, "ok") == NULL) {
 80005aa:	4915      	ldr	r1, [pc, #84]	; (8000600 <lora_module_set_gpio+0x68>)
 80005ac:	4668      	mov	r0, sp
 80005ae:	f003 ff7f 	bl	80044b0 <strstr>
 80005b2:	1e04      	subs	r4, r0, #0
 80005b4:	d001      	beq.n	80005ba <lora_module_set_gpio+0x22>
		memset(buffer, '\0', 30);
		HAL_UART_Receive(&huart3, (uint8_t*)buffer, 30, 200);

		CDC_Transmit_FS((uint8_t*)buffer, 30);
	}
}
 80005b6:	b009      	add	sp, #36	; 0x24
 80005b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memset(buffer, '\0', 30);
 80005ba:	0021      	movs	r1, r4
 80005bc:	221e      	movs	r2, #30
 80005be:	4668      	mov	r0, sp
 80005c0:	f003 ff4b 	bl	800445a <memset>
		len = sprintf(buffer, "sys set pindig %s %u\r\n", gpio, state);
 80005c4:	003b      	movs	r3, r7
 80005c6:	0032      	movs	r2, r6
 80005c8:	490e      	ldr	r1, [pc, #56]	; (8000604 <lora_module_set_gpio+0x6c>)
 80005ca:	4668      	mov	r0, sp
 80005cc:	f003 ff4e 	bl	800446c <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, 100);
 80005d0:	4d0d      	ldr	r5, [pc, #52]	; (8000608 <lora_module_set_gpio+0x70>)
 80005d2:	b2c2      	uxtb	r2, r0
 80005d4:	2364      	movs	r3, #100	; 0x64
 80005d6:	4669      	mov	r1, sp
 80005d8:	0028      	movs	r0, r5
 80005da:	f002 f959 	bl	8002890 <HAL_UART_Transmit>
		memset(buffer, '\0', 30);
 80005de:	0021      	movs	r1, r4
 80005e0:	221e      	movs	r2, #30
 80005e2:	4668      	mov	r0, sp
 80005e4:	f003 ff39 	bl	800445a <memset>
		HAL_UART_Receive(&huart3, (uint8_t*)buffer, 30, 200);
 80005e8:	4669      	mov	r1, sp
 80005ea:	23c8      	movs	r3, #200	; 0xc8
 80005ec:	221e      	movs	r2, #30
 80005ee:	0028      	movs	r0, r5
 80005f0:	f002 f9b4 	bl	800295c <HAL_UART_Receive>
		CDC_Transmit_FS((uint8_t*)buffer, 30);
 80005f4:	211e      	movs	r1, #30
 80005f6:	4668      	mov	r0, sp
 80005f8:	f003 fce4 	bl	8003fc4 <CDC_Transmit_FS>
 80005fc:	e7d5      	b.n	80005aa <lora_module_set_gpio+0x12>
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	08004e6d 	.word	0x08004e6d
 8000604:	08004e56 	.word	0x08004e56
 8000608:	20001210 	.word	0x20001210

0800060c <lora_module_send_command>:

void lora_module_send_command(char *command, char *value) {
 800060c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060e:	b08f      	sub	sp, #60	; 0x3c
 8000610:	0006      	movs	r6, r0
 8000612:	000f      	movs	r7, r1

	char buffer[50] = {'\0'};
 8000614:	2232      	movs	r2, #50	; 0x32
 8000616:	2100      	movs	r1, #0
 8000618:	a801      	add	r0, sp, #4
 800061a:	f003 ff1e 	bl	800445a <memset>
	uint8_t len = 0;
	uint8_t loop_count = 0;

	while(strstr(buffer, "ok") == NULL) {
 800061e:	2504      	movs	r5, #4
 8000620:	491c      	ldr	r1, [pc, #112]	; (8000694 <lora_module_send_command+0x88>)
 8000622:	a801      	add	r0, sp, #4
 8000624:	f003 ff44 	bl	80044b0 <strstr>
 8000628:	1e01      	subs	r1, r0, #0
 800062a:	d12a      	bne.n	8000682 <lora_module_send_command+0x76>

		memset(buffer, '\0', 50);
 800062c:	2232      	movs	r2, #50	; 0x32
 800062e:	a801      	add	r0, sp, #4
 8000630:	f003 ff13 	bl	800445a <memset>

		if(value != NULL) {
 8000634:	2f00      	cmp	r7, #0
 8000636:	d026      	beq.n	8000686 <lora_module_send_command+0x7a>
			len = sprintf(buffer, "%s %s\r\n", command, value);
 8000638:	003b      	movs	r3, r7
 800063a:	0032      	movs	r2, r6
 800063c:	4916      	ldr	r1, [pc, #88]	; (8000698 <lora_module_send_command+0x8c>)
 800063e:	a801      	add	r0, sp, #4
 8000640:	f003 ff14 	bl	800446c <siprintf>
			CDC_Transmit_FS((uint8_t*)buffer, 50);
		}
		else {
			len = sprintf(buffer, "%s\r\n", command);
 8000644:	b2c4      	uxtb	r4, r0
			CDC_Transmit_FS((uint8_t*)buffer, 50);
 8000646:	2132      	movs	r1, #50	; 0x32
 8000648:	a801      	add	r0, sp, #4
 800064a:	f003 fcbb 	bl	8003fc4 <CDC_Transmit_FS>
		}

		HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, 100);
 800064e:	b2a2      	uxth	r2, r4
 8000650:	4c12      	ldr	r4, [pc, #72]	; (800069c <lora_module_send_command+0x90>)
 8000652:	2364      	movs	r3, #100	; 0x64
 8000654:	a901      	add	r1, sp, #4
 8000656:	0020      	movs	r0, r4
 8000658:	f002 f91a 	bl	8002890 <HAL_UART_Transmit>

		memset(buffer, '\0', 50);
 800065c:	2232      	movs	r2, #50	; 0x32
 800065e:	2100      	movs	r1, #0
 8000660:	a801      	add	r0, sp, #4
 8000662:	f003 fefa 	bl	800445a <memset>
 8000666:	3d01      	subs	r5, #1
		HAL_UART_Receive(&huart3, (uint8_t*)buffer, 50, 200);
 8000668:	23c8      	movs	r3, #200	; 0xc8
 800066a:	2232      	movs	r2, #50	; 0x32
 800066c:	a901      	add	r1, sp, #4
 800066e:	0020      	movs	r0, r4
 8000670:	f002 f974 	bl	800295c <HAL_UART_Receive>
 8000674:	b2ed      	uxtb	r5, r5

		CDC_Transmit_FS((uint8_t*)buffer, 50);
 8000676:	2132      	movs	r1, #50	; 0x32
 8000678:	a801      	add	r0, sp, #4
 800067a:	f003 fca3 	bl	8003fc4 <CDC_Transmit_FS>

		if(loop_count >= 3) {
 800067e:	2d00      	cmp	r5, #0
 8000680:	d1ce      	bne.n	8000620 <lora_module_send_command+0x14>
		else {
			loop_count++;
		}

	}
}
 8000682:	b00f      	add	sp, #60	; 0x3c
 8000684:	bdf0      	pop	{r4, r5, r6, r7, pc}
			len = sprintf(buffer, "%s\r\n", command);
 8000686:	0032      	movs	r2, r6
 8000688:	4905      	ldr	r1, [pc, #20]	; (80006a0 <lora_module_send_command+0x94>)
 800068a:	a801      	add	r0, sp, #4
 800068c:	f003 feee 	bl	800446c <siprintf>
 8000690:	e7d8      	b.n	8000644 <lora_module_send_command+0x38>
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	08004e6d 	.word	0x08004e6d
 8000698:	08004e4e 	.word	0x08004e4e
 800069c:	20001210 	.word	0x20001210
 80006a0:	08004e51 	.word	0x08004e51

080006a4 <lora_module_join_otaa>:

uint8_t lora_module_join_otaa() {
 80006a4:	b570      	push	{r4, r5, r6, lr}
 80006a6:	b08e      	sub	sp, #56	; 0x38

	char buffer[50] = {'\0'};
 80006a8:	2232      	movs	r2, #50	; 0x32
 80006aa:	2100      	movs	r1, #0
 80006ac:	a801      	add	r0, sp, #4
	while(i) {

		len = sprintf(buffer, "%s\r\n", RN_JOIN_OTAA_MODE);
		HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, 100);
		memset(buffer, '\0', 50);
		if (HAL_UART_Receive(&huart3, (uint8_t*)buffer, 50, 500) == HAL_TIMEOUT) {
 80006ae:	25fa      	movs	r5, #250	; 0xfa
	char buffer[50] = {'\0'};
 80006b0:	f003 fed3 	bl	800445a <memset>
		memset(buffer, '\0', 50);
 80006b4:	2432      	movs	r4, #50	; 0x32
		if (HAL_UART_Receive(&huart3, (uint8_t*)buffer, 50, 500) == HAL_TIMEOUT) {
 80006b6:	006d      	lsls	r5, r5, #1
		len = sprintf(buffer, "%s\r\n", RN_JOIN_OTAA_MODE);
 80006b8:	4a13      	ldr	r2, [pc, #76]	; (8000708 <lora_module_join_otaa+0x64>)
 80006ba:	4914      	ldr	r1, [pc, #80]	; (800070c <lora_module_join_otaa+0x68>)
 80006bc:	a801      	add	r0, sp, #4
 80006be:	f003 fed5 	bl	800446c <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, 100);
 80006c2:	4e13      	ldr	r6, [pc, #76]	; (8000710 <lora_module_join_otaa+0x6c>)
 80006c4:	b2c2      	uxtb	r2, r0
 80006c6:	2364      	movs	r3, #100	; 0x64
 80006c8:	a901      	add	r1, sp, #4
 80006ca:	0030      	movs	r0, r6
 80006cc:	f002 f8e0 	bl	8002890 <HAL_UART_Transmit>
		memset(buffer, '\0', 50);
 80006d0:	0022      	movs	r2, r4
 80006d2:	2100      	movs	r1, #0
 80006d4:	a801      	add	r0, sp, #4
 80006d6:	f003 fec0 	bl	800445a <memset>
		if (HAL_UART_Receive(&huart3, (uint8_t*)buffer, 50, 500) == HAL_TIMEOUT) {
 80006da:	a901      	add	r1, sp, #4
 80006dc:	0030      	movs	r0, r6
 80006de:	002b      	movs	r3, r5
 80006e0:	0022      	movs	r2, r4
 80006e2:	f002 f93b 	bl	800295c <HAL_UART_Receive>
			i = 0;
		}

		CDC_Transmit_FS((uint8_t*)buffer, 50);
 80006e6:	0021      	movs	r1, r4
		if (HAL_UART_Receive(&huart3, (uint8_t*)buffer, 50, 500) == HAL_TIMEOUT) {
 80006e8:	0006      	movs	r6, r0
		CDC_Transmit_FS((uint8_t*)buffer, 50);
 80006ea:	a801      	add	r0, sp, #4
 80006ec:	f003 fc6a 	bl	8003fc4 <CDC_Transmit_FS>
	while(i) {
 80006f0:	2e03      	cmp	r6, #3
 80006f2:	d1e1      	bne.n	80006b8 <lora_module_join_otaa+0x14>
	}

	if(strstr(buffer, "accepted") != NULL) {
 80006f4:	4907      	ldr	r1, [pc, #28]	; (8000714 <lora_module_join_otaa+0x70>)
 80006f6:	a801      	add	r0, sp, #4
 80006f8:	f003 feda 	bl	80044b0 <strstr>
 80006fc:	1e43      	subs	r3, r0, #1
 80006fe:	4198      	sbcs	r0, r3
 8000700:	b2c0      	uxtb	r0, r0
	}
	else {
		return 0;
	}

}
 8000702:	b00e      	add	sp, #56	; 0x38
 8000704:	bd70      	pop	{r4, r5, r6, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	08004e2d 	.word	0x08004e2d
 800070c:	08004e51 	.word	0x08004e51
 8000710:	20001210 	.word	0x20001210
 8000714:	08004e3b 	.word	0x08004e3b

08000718 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000718:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800071a:	2410      	movs	r4, #16
{
 800071c:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071e:	2230      	movs	r2, #48	; 0x30
 8000720:	2100      	movs	r1, #0
 8000722:	a80a      	add	r0, sp, #40	; 0x28
 8000724:	f003 fe99 	bl	800445a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000728:	0022      	movs	r2, r4
 800072a:	2100      	movs	r1, #0
 800072c:	a801      	add	r0, sp, #4
 800072e:	f003 fe94 	bl	800445a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000732:	2214      	movs	r2, #20
 8000734:	2100      	movs	r1, #0
 8000736:	a805      	add	r0, sp, #20
 8000738:	f003 fe8f 	bl	800445a <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800073c:	2303      	movs	r3, #3
 800073e:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	025b      	lsls	r3, r3, #9
 8000744:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000746:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000748:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800074a:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800074c:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074e:	3c0e      	subs	r4, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000750:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000752:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000754:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000756:	950b      	str	r5, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000758:	950d      	str	r5, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075a:	f001 fa81 	bl	8001c60 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075e:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000760:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000762:	2400      	movs	r4, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000764:	0029      	movs	r1, r5
 8000766:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000768:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076a:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800076c:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800076e:	f001 fc8f 	bl	8002090 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8000772:	4b05      	ldr	r3, [pc, #20]	; (8000788 <SystemClock_Config+0x70>)
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000774:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8000776:	9305      	str	r3, [sp, #20]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000778:	2380      	movs	r3, #128	; 0x80
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800077a:	9408      	str	r4, [sp, #32]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800077c:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800077e:	f001 fd49 	bl	8002214 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8000782:	b017      	add	sp, #92	; 0x5c
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	00020020 	.word	0x00020020

0800078c <main>:
{
 800078c:	b510      	push	{r4, lr}
  HAL_Init();
 800078e:	f000 f98d 	bl	8000aac <HAL_Init>
  SystemClock_Config();
 8000792:	f7ff ffc1 	bl	8000718 <SystemClock_Config>
  MX_GPIO_Init();
 8000796:	f7ff fe13 	bl	80003c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800079a:	f7ff fe69 	bl	8000470 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800079e:	f000 f8e9 	bl	8000974 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80007a2:	f000 f903 	bl	80009ac <MX_USART3_UART_Init>
  uart_rx_flag = 0;
 80007a6:	2200      	movs	r2, #0
 80007a8:	4b03      	ldr	r3, [pc, #12]	; (80007b8 <main+0x2c>)
 80007aa:	701a      	strb	r2, [r3, #0]
  MX_FREERTOS_Init();
 80007ac:	f7ff fde4 	bl	8000378 <MX_FREERTOS_Init>
  osKernelStart();
 80007b0:	f002 ff0d 	bl	80035ce <osKernelStart>
 80007b4:	e7fe      	b.n	80007b4 <main+0x28>
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	20001180 	.word	0x20001180

080007bc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80007bc:	4b03      	ldr	r3, [pc, #12]	; (80007cc <HAL_TIM_PeriodElapsedCallback+0x10>)
 80007be:	6802      	ldr	r2, [r0, #0]
{
 80007c0:	b510      	push	{r4, lr}
  if (htim->Instance == TIM1) {
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d101      	bne.n	80007ca <HAL_TIM_PeriodElapsedCallback+0xe>
    HAL_IncTick();
 80007c6:	f000 f981 	bl	8000acc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007ca:	bd10      	pop	{r4, pc}
 80007cc:	40012c00 	.word	0x40012c00

080007d0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	uart_rx_flag = 1;
 80007d0:	2201      	movs	r2, #1
 80007d2:	4b01      	ldr	r3, [pc, #4]	; (80007d8 <HAL_UART_RxCpltCallback+0x8>)
 80007d4:	701a      	strb	r2, [r3, #0]
}
 80007d6:	4770      	bx	lr
 80007d8:	20001180 	.word	0x20001180

080007dc <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007dc:	4770      	bx	lr
	...

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e2:	2001      	movs	r0, #1
 80007e4:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <HAL_MspInit+0x34>)
 80007e6:	6999      	ldr	r1, [r3, #24]
 80007e8:	4301      	orrs	r1, r0
 80007ea:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ec:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ee:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f0:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f2:	4002      	ands	r2, r0
 80007f4:	9200      	str	r2, [sp, #0]
 80007f6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f8:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80007fa:	3803      	subs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fc:	430a      	orrs	r2, r1
 80007fe:	61da      	str	r2, [r3, #28]
 8000800:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000802:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000804:	400b      	ands	r3, r1
 8000806:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000808:	2103      	movs	r1, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800080a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800080c:	f000 f96c 	bl	8000ae8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000810:	bd07      	pop	{r0, r1, r2, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	40021000 	.word	0x40021000

08000818 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000818:	b510      	push	{r4, lr}
 800081a:	0001      	movs	r1, r0
 800081c:	b086      	sub	sp, #24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0); 
 800081e:	2200      	movs	r2, #0
 8000820:	200d      	movs	r0, #13
 8000822:	f000 f961 	bl	8000ae8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn); 
 8000826:	200d      	movs	r0, #13
 8000828:	f000 f98e 	bl	8000b48 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800082c:	2080      	movs	r0, #128	; 0x80
 800082e:	4a14      	ldr	r2, [pc, #80]	; (8000880 <HAL_InitTick+0x68>)
 8000830:	0100      	lsls	r0, r0, #4
 8000832:	6991      	ldr	r1, [r2, #24]
 8000834:	4301      	orrs	r1, r0
 8000836:	6191      	str	r1, [r2, #24]
 8000838:	6993      	ldr	r3, [r2, #24]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800083a:	4669      	mov	r1, sp
  __HAL_RCC_TIM1_CLK_ENABLE();
 800083c:	4003      	ands	r3, r0
 800083e:	9301      	str	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000840:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000842:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000844:	f001 fcca 	bl	80021dc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000848:	f001 fcb8 	bl	80021bc <HAL_RCC_GetPCLK1Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800084c:	4c0d      	ldr	r4, [pc, #52]	; (8000884 <HAL_InitTick+0x6c>)
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <HAL_InitTick+0x70>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000850:	490e      	ldr	r1, [pc, #56]	; (800088c <HAL_InitTick+0x74>)
  htim1.Instance = TIM1;
 8000852:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000854:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <HAL_InitTick+0x78>)
 8000856:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000858:	f7ff fc6a 	bl	8000130 <__udivsi3>
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 800085c:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800085e:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8000860:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000862:	0020      	movs	r0, r4
  htim1.Init.ClockDivision = 0;
 8000864:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000866:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000868:	f001 fe5c 	bl	8002524 <HAL_TIM_Base_Init>
 800086c:	0003      	movs	r3, r0
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }
  
  /* Return function status */
  return HAL_ERROR;
 800086e:	2001      	movs	r0, #1
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000870:	2b00      	cmp	r3, #0
 8000872:	d102      	bne.n	800087a <HAL_InitTick+0x62>
    return HAL_TIM_Base_Start_IT(&htim1);
 8000874:	0020      	movs	r0, r4
 8000876:	f001 fd5a 	bl	800232e <HAL_TIM_Base_Start_IT>
}
 800087a:	b006      	add	sp, #24
 800087c:	bd10      	pop	{r4, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	40021000 	.word	0x40021000
 8000884:	200011d0 	.word	0x200011d0
 8000888:	40012c00 	.word	0x40012c00
 800088c:	000f4240 	.word	0x000f4240
 8000890:	000003e7 	.word	0x000003e7

08000894 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000894:	4770      	bx	lr

08000896 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000896:	e7fe      	b.n	8000896 <HardFault_Handler>

08000898 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000898:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800089a:	4802      	ldr	r0, [pc, #8]	; (80008a4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 800089c:	f001 fd55 	bl	800234a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80008a0:	bd10      	pop	{r4, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	200011d0 	.word	0x200011d0

080008a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80008a8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80008aa:	4802      	ldr	r0, [pc, #8]	; (80008b4 <USART2_IRQHandler+0xc>)
 80008ac:	f002 f954 	bl	8002b58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80008b0:	bd10      	pop	{r4, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	20001280 	.word	0x20001280

080008b8 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 global interrupts.
  */
void USART3_4_IRQHandler(void)
{
 80008b8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80008ba:	4802      	ldr	r0, [pc, #8]	; (80008c4 <USART3_4_IRQHandler+0xc>)
 80008bc:	f002 f94c 	bl	8002b58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 80008c0:	bd10      	pop	{r4, pc}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	20001210 	.word	0x20001210

080008c8 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 80008c8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80008ca:	4802      	ldr	r0, [pc, #8]	; (80008d4 <USB_IRQHandler+0xc>)
 80008cc:	f000 ff74 	bl	80017b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80008d0:	bd10      	pop	{r4, pc}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	20001ee8 	.word	0x20001ee8

080008d8 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80008d8:	4b0a      	ldr	r3, [pc, #40]	; (8000904 <_sbrk+0x2c>)
{
 80008da:	b510      	push	{r4, lr}
	if (heap_end == 0)
 80008dc:	6819      	ldr	r1, [r3, #0]
{
 80008de:	0002      	movs	r2, r0
	if (heap_end == 0)
 80008e0:	2900      	cmp	r1, #0
 80008e2:	d101      	bne.n	80008e8 <_sbrk+0x10>
		heap_end = &end;
 80008e4:	4908      	ldr	r1, [pc, #32]	; (8000908 <_sbrk+0x30>)
 80008e6:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80008e8:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80008ea:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80008ec:	1882      	adds	r2, r0, r2
 80008ee:	428a      	cmp	r2, r1
 80008f0:	d906      	bls.n	8000900 <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80008f2:	f003 fd7f 	bl	80043f4 <__errno>
 80008f6:	230c      	movs	r3, #12
 80008f8:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80008fa:	2001      	movs	r0, #1
 80008fc:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80008fe:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8000900:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8000902:	e7fc      	b.n	80008fe <_sbrk+0x26>
 8000904:	20000204 	.word	0x20000204
 8000908:	2000210c 	.word	0x2000210c

0800090c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800090c:	2101      	movs	r1, #1
 800090e:	4b13      	ldr	r3, [pc, #76]	; (800095c <SystemInit+0x50>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000910:	4813      	ldr	r0, [pc, #76]	; (8000960 <SystemInit+0x54>)
  RCC->CR |= (uint32_t)0x00000001U;
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	430a      	orrs	r2, r1
 8000916:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000918:	685a      	ldr	r2, [r3, #4]
 800091a:	4002      	ands	r2, r0
 800091c:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	4810      	ldr	r0, [pc, #64]	; (8000964 <SystemInit+0x58>)
 8000922:	4002      	ands	r2, r0
 8000924:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	480f      	ldr	r0, [pc, #60]	; (8000968 <SystemInit+0x5c>)
 800092a:	4002      	ands	r2, r0
 800092c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800092e:	685a      	ldr	r2, [r3, #4]
 8000930:	480e      	ldr	r0, [pc, #56]	; (800096c <SystemInit+0x60>)
 8000932:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000934:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000936:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800093a:	4382      	bics	r2, r0
 800093c:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
#elif defined (STM32F070x6) || defined (STM32F070xB)
  /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 800093e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000940:	480b      	ldr	r0, [pc, #44]	; (8000970 <SystemInit+0x64>)
 8000942:	4002      	ands	r2, r0
 8000944:	631a      	str	r2, [r3, #48]	; 0x30
  /* Set default USB clock to PLLCLK, since there is no HSI48 */
  RCC->CFGR3 |= (uint32_t)0x00000080U;  
 8000946:	2280      	movs	r2, #128	; 0x80
 8000948:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800094a:	4302      	orrs	r2, r0
 800094c:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800094e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000950:	438a      	bics	r2, r1
 8000952:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]

}
 8000958:	4770      	bx	lr
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	40021000 	.word	0x40021000
 8000960:	08ffb80c 	.word	0x08ffb80c
 8000964:	fef6ffff 	.word	0xfef6ffff
 8000968:	fffbffff 	.word	0xfffbffff
 800096c:	ffc0ffff 	.word	0xffc0ffff
 8000970:	fffffe6c 	.word	0xfffffe6c

08000974 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8000974:	480b      	ldr	r0, [pc, #44]	; (80009a4 <MX_USART2_UART_Init+0x30>)
 8000976:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <MX_USART2_UART_Init+0x34>)
{
 8000978:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 800097a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 38400;
 800097c:	2396      	movs	r3, #150	; 0x96
 800097e:	021b      	lsls	r3, r3, #8
 8000980:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000982:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000984:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000986:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000988:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800098a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800098c:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000990:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000992:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000994:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000996:	f001 ff0d 	bl	80027b4 <HAL_UART_Init>
 800099a:	2800      	cmp	r0, #0
 800099c:	d001      	beq.n	80009a2 <MX_USART2_UART_Init+0x2e>
  {
    Error_Handler();
 800099e:	f7ff ff1d 	bl	80007dc <Error_Handler>
  }

}
 80009a2:	bd10      	pop	{r4, pc}
 80009a4:	20001280 	.word	0x20001280
 80009a8:	40004400 	.word	0x40004400

080009ac <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
 80009ac:	480b      	ldr	r0, [pc, #44]	; (80009dc <MX_USART3_UART_Init+0x30>)
 80009ae:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <MX_USART3_UART_Init+0x34>)
{
 80009b0:	b510      	push	{r4, lr}
  huart3.Instance = USART3;
 80009b2:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 57600;
 80009b4:	23e1      	movs	r3, #225	; 0xe1
 80009b6:	021b      	lsls	r3, r3, #8
 80009b8:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009ba:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009bc:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009be:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009c0:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009c2:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009c4:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c6:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ca:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009cc:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009ce:	f001 fef1 	bl	80027b4 <HAL_UART_Init>
 80009d2:	2800      	cmp	r0, #0
 80009d4:	d001      	beq.n	80009da <MX_USART3_UART_Init+0x2e>
  {
    Error_Handler();
 80009d6:	f7ff ff01 	bl	80007dc <Error_Handler>
  }

}
 80009da:	bd10      	pop	{r4, pc}
 80009dc:	20001210 	.word	0x20001210
 80009e0:	40004800 	.word	0x40004800

080009e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80009e4:	b510      	push	{r4, lr}
 80009e6:	0004      	movs	r4, r0
 80009e8:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ea:	2214      	movs	r2, #20
 80009ec:	2100      	movs	r1, #0
 80009ee:	a805      	add	r0, sp, #20
 80009f0:	f003 fd33 	bl	800445a <memset>
  if(uartHandle->Instance==USART2)
 80009f4:	6823      	ldr	r3, [r4, #0]
 80009f6:	4a29      	ldr	r2, [pc, #164]	; (8000a9c <HAL_UART_MspInit+0xb8>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d127      	bne.n	8000a4c <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009fc:	2280      	movs	r2, #128	; 0x80
 80009fe:	4b28      	ldr	r3, [pc, #160]	; (8000aa0 <HAL_UART_MspInit+0xbc>)
 8000a00:	0292      	lsls	r2, r2, #10
 8000a02:	69d9      	ldr	r1, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a04:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a06:	4311      	orrs	r1, r2
 8000a08:	61d9      	str	r1, [r3, #28]
 8000a0a:	69d9      	ldr	r1, [r3, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a0c:	2403      	movs	r4, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a0e:	4011      	ands	r1, r2
 8000a10:	9101      	str	r1, [sp, #4]
 8000a12:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a14:	6959      	ldr	r1, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a16:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a18:	4311      	orrs	r1, r2
 8000a1a:	6159      	str	r1, [r3, #20]
 8000a1c:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1e:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a20:	401a      	ands	r2, r3
 8000a22:	9202      	str	r2, [sp, #8]
 8000a24:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a26:	230c      	movs	r3, #12
 8000a28:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2a:	3b0a      	subs	r3, #10
 8000a2c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a32:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a34:	f000 f8b6 	bl	8000ba4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8000a38:	201c      	movs	r0, #28
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	0021      	movs	r1, r4
 8000a3e:	f000 f853 	bl	8000ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a42:	201c      	movs	r0, #28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8000a44:	f000 f880 	bl	8000b48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000a48:	b00a      	add	sp, #40	; 0x28
 8000a4a:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 8000a4c:	4a15      	ldr	r2, [pc, #84]	; (8000aa4 <HAL_UART_MspInit+0xc0>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d1fa      	bne.n	8000a48 <HAL_UART_MspInit+0x64>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a52:	2280      	movs	r2, #128	; 0x80
 8000a54:	4b12      	ldr	r3, [pc, #72]	; (8000aa0 <HAL_UART_MspInit+0xbc>)
 8000a56:	02d2      	lsls	r2, r2, #11
 8000a58:	69d9      	ldr	r1, [r3, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a5a:	2403      	movs	r4, #3
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a5c:	4311      	orrs	r1, r2
 8000a5e:	61d9      	str	r1, [r3, #28]
 8000a60:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a62:	4811      	ldr	r0, [pc, #68]	; (8000aa8 <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a64:	4011      	ands	r1, r2
 8000a66:	9103      	str	r1, [sp, #12]
 8000a68:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6a:	6959      	ldr	r1, [r3, #20]
 8000a6c:	4311      	orrs	r1, r2
 8000a6e:	6159      	str	r1, [r3, #20]
 8000a70:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a72:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a74:	401a      	ands	r2, r3
 8000a76:	9204      	str	r2, [sp, #16]
 8000a78:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a7a:	23c0      	movs	r3, #192	; 0xc0
 8000a7c:	011b      	lsls	r3, r3, #4
 8000a7e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8000a84:	18db      	adds	r3, r3, r3
 8000a86:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a88:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8a:	f000 f88b 	bl	8000ba4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 8000a8e:	201d      	movs	r0, #29
 8000a90:	2200      	movs	r2, #0
 8000a92:	0021      	movs	r1, r4
 8000a94:	f000 f828 	bl	8000ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8000a98:	201d      	movs	r0, #29
 8000a9a:	e7d3      	b.n	8000a44 <HAL_UART_MspInit+0x60>
 8000a9c:	40004400 	.word	0x40004400
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	40004800 	.word	0x40004800
 8000aa8:	48000400 	.word	0x48000400

08000aac <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aac:	2310      	movs	r3, #16
 8000aae:	4a06      	ldr	r2, [pc, #24]	; (8000ac8 <HAL_Init+0x1c>)
{
 8000ab0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ab2:	6811      	ldr	r1, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000ab4:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ab6:	430b      	orrs	r3, r1
 8000ab8:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aba:	f7ff fead 	bl	8000818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000abe:	f7ff fe8f 	bl	80007e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	bd10      	pop	{r4, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	40022000 	.word	0x40022000

08000acc <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000acc:	4a02      	ldr	r2, [pc, #8]	; (8000ad8 <HAL_IncTick+0xc>)
 8000ace:	6813      	ldr	r3, [r2, #0]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	6013      	str	r3, [r2, #0]
}
 8000ad4:	4770      	bx	lr
 8000ad6:	46c0      	nop			; (mov r8, r8)
 8000ad8:	200012f0 	.word	0x200012f0

08000adc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000adc:	4b01      	ldr	r3, [pc, #4]	; (8000ae4 <HAL_GetTick+0x8>)
 8000ade:	6818      	ldr	r0, [r3, #0]
}
 8000ae0:	4770      	bx	lr
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	200012f0 	.word	0x200012f0

08000ae8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ae8:	b570      	push	{r4, r5, r6, lr}
 8000aea:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000aec:	2800      	cmp	r0, #0
 8000aee:	da14      	bge.n	8000b1a <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af0:	230f      	movs	r3, #15
 8000af2:	b2c0      	uxtb	r0, r0
 8000af4:	4003      	ands	r3, r0
 8000af6:	3b08      	subs	r3, #8
 8000af8:	4a11      	ldr	r2, [pc, #68]	; (8000b40 <HAL_NVIC_SetPriority+0x58>)
 8000afa:	089b      	lsrs	r3, r3, #2
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	189b      	adds	r3, r3, r2
 8000b00:	2203      	movs	r2, #3
 8000b02:	4010      	ands	r0, r2
 8000b04:	4090      	lsls	r0, r2
 8000b06:	32fc      	adds	r2, #252	; 0xfc
 8000b08:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b0a:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b0c:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b0e:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b10:	69dc      	ldr	r4, [r3, #28]
 8000b12:	43ac      	bics	r4, r5
 8000b14:	4321      	orrs	r1, r4
 8000b16:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000b18:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b1a:	2503      	movs	r5, #3
 8000b1c:	0883      	lsrs	r3, r0, #2
 8000b1e:	4028      	ands	r0, r5
 8000b20:	40a8      	lsls	r0, r5
 8000b22:	35fc      	adds	r5, #252	; 0xfc
 8000b24:	002e      	movs	r6, r5
 8000b26:	4a07      	ldr	r2, [pc, #28]	; (8000b44 <HAL_NVIC_SetPriority+0x5c>)
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	189b      	adds	r3, r3, r2
 8000b2c:	22c0      	movs	r2, #192	; 0xc0
 8000b2e:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b30:	4029      	ands	r1, r5
 8000b32:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b34:	0092      	lsls	r2, r2, #2
 8000b36:	589c      	ldr	r4, [r3, r2]
 8000b38:	43b4      	bics	r4, r6
 8000b3a:	4321      	orrs	r1, r4
 8000b3c:	5099      	str	r1, [r3, r2]
 8000b3e:	e7eb      	b.n	8000b18 <HAL_NVIC_SetPriority+0x30>
 8000b40:	e000ed00 	.word	0xe000ed00
 8000b44:	e000e100 	.word	0xe000e100

08000b48 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000b48:	231f      	movs	r3, #31
 8000b4a:	4018      	ands	r0, r3
 8000b4c:	3b1e      	subs	r3, #30
 8000b4e:	4083      	lsls	r3, r0
 8000b50:	4a01      	ldr	r2, [pc, #4]	; (8000b58 <HAL_NVIC_EnableIRQ+0x10>)
 8000b52:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000b54:	4770      	bx	lr
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	e000e100 	.word	0xe000e100

08000b5c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b5c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b5e:	1c84      	adds	r4, r0, #2
 8000b60:	7fe3      	ldrb	r3, [r4, #31]
 8000b62:	2b02      	cmp	r3, #2
 8000b64:	d004      	beq.n	8000b70 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b66:	2304      	movs	r3, #4
 8000b68:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b6a:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b70:	210e      	movs	r1, #14
 8000b72:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b74:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	438a      	bics	r2, r1
 8000b7a:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	6819      	ldr	r1, [r3, #0]
 8000b80:	4391      	bics	r1, r2
 8000b82:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b84:	0011      	movs	r1, r2
 8000b86:	40a9      	lsls	r1, r5
 8000b88:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000b8a:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000b8c:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8000b8e:	2400      	movs	r4, #0
 8000b90:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 8000b92:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000b94:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8000b96:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8000b98:	42a2      	cmp	r2, r4
 8000b9a:	d0e7      	beq.n	8000b6c <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8000b9c:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8000b9e:	0023      	movs	r3, r4
 8000ba0:	e7e4      	b.n	8000b6c <HAL_DMA_Abort_IT+0x10>
	...

08000ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000ba6:	680b      	ldr	r3, [r1, #0]
{ 
 8000ba8:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000baa:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000bac:	2300      	movs	r3, #0
{ 
 8000bae:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000bb0:	9a02      	ldr	r2, [sp, #8]
 8000bb2:	40da      	lsrs	r2, r3
 8000bb4:	d101      	bne.n	8000bba <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8000bb6:	b007      	add	sp, #28
 8000bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	409a      	lsls	r2, r3
 8000bbe:	9203      	str	r2, [sp, #12]
 8000bc0:	9903      	ldr	r1, [sp, #12]
 8000bc2:	9a02      	ldr	r2, [sp, #8]
 8000bc4:	400a      	ands	r2, r1
 8000bc6:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000bc8:	d100      	bne.n	8000bcc <HAL_GPIO_Init+0x28>
 8000bca:	e08c      	b.n	8000ce6 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000bcc:	9a01      	ldr	r2, [sp, #4]
 8000bce:	2110      	movs	r1, #16
 8000bd0:	6852      	ldr	r2, [r2, #4]
 8000bd2:	0016      	movs	r6, r2
 8000bd4:	438e      	bics	r6, r1
 8000bd6:	2e02      	cmp	r6, #2
 8000bd8:	d10e      	bne.n	8000bf8 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000bda:	2507      	movs	r5, #7
 8000bdc:	401d      	ands	r5, r3
 8000bde:	00ad      	lsls	r5, r5, #2
 8000be0:	3901      	subs	r1, #1
 8000be2:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8000be4:	08dc      	lsrs	r4, r3, #3
 8000be6:	00a4      	lsls	r4, r4, #2
 8000be8:	1904      	adds	r4, r0, r4
 8000bea:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000bec:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000bee:	9901      	ldr	r1, [sp, #4]
 8000bf0:	6909      	ldr	r1, [r1, #16]
 8000bf2:	40a9      	lsls	r1, r5
 8000bf4:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8000bf6:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000bf8:	2403      	movs	r4, #3
 8000bfa:	005f      	lsls	r7, r3, #1
 8000bfc:	40bc      	lsls	r4, r7
 8000bfe:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8000c00:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c02:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000c04:	4025      	ands	r5, r4
 8000c06:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c08:	2503      	movs	r5, #3
 8000c0a:	4015      	ands	r5, r2
 8000c0c:	40bd      	lsls	r5, r7
 8000c0e:	4661      	mov	r1, ip
 8000c10:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8000c12:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c14:	2e01      	cmp	r6, #1
 8000c16:	d80f      	bhi.n	8000c38 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000c18:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8000c1a:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000c1c:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c1e:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000c20:	40bd      	lsls	r5, r7
 8000c22:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000c24:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8000c26:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000c28:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c2a:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000c2c:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c2e:	2101      	movs	r1, #1
 8000c30:	400d      	ands	r5, r1
 8000c32:	409d      	lsls	r5, r3
 8000c34:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000c36:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000c38:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000c3a:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c3c:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000c3e:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000c40:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000c42:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000c44:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000c46:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000c48:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000c4a:	420a      	tst	r2, r1
 8000c4c:	d04b      	beq.n	8000ce6 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4e:	2101      	movs	r1, #1
 8000c50:	4c26      	ldr	r4, [pc, #152]	; (8000cec <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c52:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c54:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c56:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c58:	430d      	orrs	r5, r1
 8000c5a:	61a5      	str	r5, [r4, #24]
 8000c5c:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000c5e:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c60:	400c      	ands	r4, r1
 8000c62:	9405      	str	r4, [sp, #20]
 8000c64:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c66:	240f      	movs	r4, #15
 8000c68:	4921      	ldr	r1, [pc, #132]	; (8000cf0 <HAL_GPIO_Init+0x14c>)
 8000c6a:	00ad      	lsls	r5, r5, #2
 8000c6c:	00b6      	lsls	r6, r6, #2
 8000c6e:	186d      	adds	r5, r5, r1
 8000c70:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c72:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000c74:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c76:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c78:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c7a:	2400      	movs	r4, #0
 8000c7c:	4288      	cmp	r0, r1
 8000c7e:	d00c      	beq.n	8000c9a <HAL_GPIO_Init+0xf6>
 8000c80:	491c      	ldr	r1, [pc, #112]	; (8000cf4 <HAL_GPIO_Init+0x150>)
 8000c82:	3401      	adds	r4, #1
 8000c84:	4288      	cmp	r0, r1
 8000c86:	d008      	beq.n	8000c9a <HAL_GPIO_Init+0xf6>
 8000c88:	491b      	ldr	r1, [pc, #108]	; (8000cf8 <HAL_GPIO_Init+0x154>)
 8000c8a:	3401      	adds	r4, #1
 8000c8c:	4288      	cmp	r0, r1
 8000c8e:	d004      	beq.n	8000c9a <HAL_GPIO_Init+0xf6>
 8000c90:	491a      	ldr	r1, [pc, #104]	; (8000cfc <HAL_GPIO_Init+0x158>)
 8000c92:	3403      	adds	r4, #3
 8000c94:	4288      	cmp	r0, r1
 8000c96:	d100      	bne.n	8000c9a <HAL_GPIO_Init+0xf6>
 8000c98:	3c02      	subs	r4, #2
 8000c9a:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000c9c:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c9e:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000ca0:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000ca2:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000ca4:	4c16      	ldr	r4, [pc, #88]	; (8000d00 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000ca6:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000ca8:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8000caa:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cac:	03d1      	lsls	r1, r2, #15
 8000cae:	d401      	bmi.n	8000cb4 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000cb0:	003e      	movs	r6, r7
 8000cb2:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000cb4:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8000cb6:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000cb8:	9e00      	ldr	r6, [sp, #0]
 8000cba:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cbc:	0391      	lsls	r1, r2, #14
 8000cbe:	d401      	bmi.n	8000cc4 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000cc0:	003e      	movs	r6, r7
 8000cc2:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000cc4:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000cc6:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000cc8:	9e00      	ldr	r6, [sp, #0]
 8000cca:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ccc:	02d1      	lsls	r1, r2, #11
 8000cce:	d401      	bmi.n	8000cd4 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000cd0:	003e      	movs	r6, r7
 8000cd2:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000cd4:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8000cd6:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000cd8:	9f00      	ldr	r7, [sp, #0]
 8000cda:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cdc:	0292      	lsls	r2, r2, #10
 8000cde:	d401      	bmi.n	8000ce4 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000ce0:	402e      	ands	r6, r5
 8000ce2:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000ce4:	60e7      	str	r7, [r4, #12]
    position++;
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	e762      	b.n	8000bb0 <HAL_GPIO_Init+0xc>
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	40021000 	.word	0x40021000
 8000cf0:	40010000 	.word	0x40010000
 8000cf4:	48000400 	.word	0x48000400
 8000cf8:	48000800 	.word	0x48000800
 8000cfc:	48000c00 	.word	0x48000c00
 8000d00:	40010400 	.word	0x40010400

08000d04 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	d001      	beq.n	8000d0c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d08:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d0a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d0c:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000d0e:	e7fc      	b.n	8000d0a <HAL_GPIO_WritePin+0x6>

08000d10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d10:	b570      	push	{r4, r5, r6, lr}
 8000d12:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 8000d14:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8000d16:	2c00      	cmp	r4, #0
 8000d18:	d03f      	beq.n	8000d9a <HAL_I2C_Init+0x8a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d1a:	0025      	movs	r5, r4
 8000d1c:	3541      	adds	r5, #65	; 0x41
 8000d1e:	782b      	ldrb	r3, [r5, #0]
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d105      	bne.n	8000d32 <HAL_I2C_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d26:	0022      	movs	r2, r4
 8000d28:	3240      	adds	r2, #64	; 0x40
 8000d2a:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000d2c:	0020      	movs	r0, r4
 8000d2e:	f7ff fbcd 	bl	80004cc <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d32:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d34:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d36:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8000d38:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d3a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	68a6      	ldr	r6, [r4, #8]
 8000d40:	438a      	bics	r2, r1
 8000d42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d44:	6861      	ldr	r1, [r4, #4]
 8000d46:	4a1a      	ldr	r2, [pc, #104]	; (8000db0 <HAL_I2C_Init+0xa0>)
 8000d48:	400a      	ands	r2, r1
 8000d4a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d4c:	6899      	ldr	r1, [r3, #8]
 8000d4e:	4a19      	ldr	r2, [pc, #100]	; (8000db4 <HAL_I2C_Init+0xa4>)
 8000d50:	4011      	ands	r1, r2
 8000d52:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d54:	2801      	cmp	r0, #1
 8000d56:	d121      	bne.n	8000d9c <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d58:	2180      	movs	r1, #128	; 0x80
 8000d5a:	0209      	lsls	r1, r1, #8
 8000d5c:	4331      	orrs	r1, r6
 8000d5e:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d60:	6858      	ldr	r0, [r3, #4]
 8000d62:	4915      	ldr	r1, [pc, #84]	; (8000db8 <HAL_I2C_Init+0xa8>)
 8000d64:	4301      	orrs	r1, r0
 8000d66:	6059      	str	r1, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d68:	68d9      	ldr	r1, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d6a:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d6c:	400a      	ands	r2, r1
 8000d6e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000d70:	6961      	ldr	r1, [r4, #20]
 8000d72:	6922      	ldr	r2, [r4, #16]
 8000d74:	430a      	orrs	r2, r1
 8000d76:	69a1      	ldr	r1, [r4, #24]
 8000d78:	0209      	lsls	r1, r1, #8
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d7e:	6a21      	ldr	r1, [r4, #32]
 8000d80:	69e2      	ldr	r2, [r4, #28]
 8000d82:	430a      	orrs	r2, r1
 8000d84:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000d86:	2201      	movs	r2, #1
 8000d88:	6819      	ldr	r1, [r3, #0]
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000d8e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d90:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000d92:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d94:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d96:	3442      	adds	r4, #66	; 0x42
 8000d98:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8000d9a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d9c:	2184      	movs	r1, #132	; 0x84
 8000d9e:	0209      	lsls	r1, r1, #8
 8000da0:	4331      	orrs	r1, r6
 8000da2:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000da4:	2802      	cmp	r0, #2
 8000da6:	d1db      	bne.n	8000d60 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000da8:	2180      	movs	r1, #128	; 0x80
 8000daa:	0109      	lsls	r1, r1, #4
 8000dac:	6059      	str	r1, [r3, #4]
 8000dae:	e7d7      	b.n	8000d60 <HAL_I2C_Init+0x50>
 8000db0:	f0ffffff 	.word	0xf0ffffff
 8000db4:	ffff7fff 	.word	0xffff7fff
 8000db8:	02008000 	.word	0x02008000

08000dbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dbe:	0004      	movs	r4, r0
 8000dc0:	3441      	adds	r4, #65	; 0x41
 8000dc2:	7822      	ldrb	r2, [r4, #0]
{
 8000dc4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dc6:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8000dc8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dca:	2a20      	cmp	r2, #32
 8000dcc:	d118      	bne.n	8000e00 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8000dce:	001d      	movs	r5, r3
 8000dd0:	3540      	adds	r5, #64	; 0x40
 8000dd2:	782e      	ldrb	r6, [r5, #0]
 8000dd4:	2e01      	cmp	r6, #1
 8000dd6:	d013      	beq.n	8000e00 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 8000dd8:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000dda:	3022      	adds	r0, #34	; 0x22
 8000ddc:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000dde:	681e      	ldr	r6, [r3, #0]
 8000de0:	3823      	subs	r0, #35	; 0x23
 8000de2:	4386      	bics	r6, r0
 8000de4:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000de6:	681e      	ldr	r6, [r3, #0]
 8000de8:	4f06      	ldr	r7, [pc, #24]	; (8000e04 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 8000dea:	403e      	ands	r6, r7
 8000dec:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8000dee:	681e      	ldr	r6, [r3, #0]
 8000df0:	4331      	orrs	r1, r6
 8000df2:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8000df4:	6819      	ldr	r1, [r3, #0]
 8000df6:	4308      	orrs	r0, r1
 8000df8:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8000dfa:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000dfc:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8000dfe:	7028      	strb	r0, [r5, #0]
  }
}
 8000e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	ffffefff 	.word	0xffffefff

08000e08 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000e08:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e0a:	0005      	movs	r5, r0
 8000e0c:	3541      	adds	r5, #65	; 0x41
 8000e0e:	782a      	ldrb	r2, [r5, #0]
{
 8000e10:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e12:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8000e14:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e16:	2a20      	cmp	r2, #32
 8000e18:	d117      	bne.n	8000e4a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8000e1a:	001c      	movs	r4, r3
 8000e1c:	3440      	adds	r4, #64	; 0x40
 8000e1e:	7826      	ldrb	r6, [r4, #0]
 8000e20:	2e01      	cmp	r6, #1
 8000e22:	d012      	beq.n	8000e4a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 8000e24:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e26:	3022      	adds	r0, #34	; 0x22
 8000e28:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000e2a:	681e      	ldr	r6, [r3, #0]
 8000e2c:	3823      	subs	r0, #35	; 0x23
 8000e2e:	4386      	bics	r6, r0
 8000e30:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8000e32:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8000e34:	4f05      	ldr	r7, [pc, #20]	; (8000e4c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 8000e36:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8000e38:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8000e3a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8000e3c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8000e3e:	6819      	ldr	r1, [r3, #0]
 8000e40:	4308      	orrs	r0, r1
 8000e42:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8000e44:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000e46:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8000e48:	7020      	strb	r0, [r4, #0]
  }
}
 8000e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e4c:	fffff0ff 	.word	0xfffff0ff

08000e50 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8000e50:	b570      	push	{r4, r5, r6, lr}
 8000e52:	0004      	movs	r4, r0
  uint32_t wInterrupt_Mask = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 8000e54:	2001      	movs	r0, #1
  if(hpcd == NULL)
 8000e56:	2c00      	cmp	r4, #0
 8000e58:	d02b      	beq.n	8000eb2 <HAL_PCD_Init+0x62>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8000e5a:	25ea      	movs	r5, #234	; 0xea
 8000e5c:	35ff      	adds	r5, #255	; 0xff
 8000e5e:	5d63      	ldrb	r3, [r4, r5]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d105      	bne.n	8000e72 <HAL_PCD_Init+0x22>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000e66:	22f4      	movs	r2, #244	; 0xf4
 8000e68:	0052      	lsls	r2, r2, #1
 8000e6a:	54a3      	strb	r3, [r4, r2]
  
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000e6c:	0020      	movs	r0, r4
 8000e6e:	f003 f937 	bl	80040e0 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000e72:	2303      	movs	r3, #3
 
 /* Init endpoints structures */
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000e74:	2200      	movs	r2, #0
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000e76:	5563      	strb	r3, [r4, r5]
 8000e78:	0023      	movs	r3, r4
 8000e7a:	0011      	movs	r1, r2
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 8000e7c:	2601      	movs	r6, #1
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000e7e:	6860      	ldr	r0, [r4, #4]
 8000e80:	3328      	adds	r3, #40	; 0x28
 8000e82:	4282      	cmp	r2, r0
 8000e84:	d116      	bne.n	8000eb4 <HAL_PCD_Init+0x64>
 8000e86:	2100      	movs	r1, #0
 8000e88:	0023      	movs	r3, r4
   hpcd->IN_ep[i].xfer_len = 0U;
 }
 
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 {
   hpcd->OUT_ep[i].is_in = 0U;
 8000e8a:	0008      	movs	r0, r1
 8000e8c:	3309      	adds	r3, #9
 8000e8e:	33ff      	adds	r3, #255	; 0xff
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000e90:	428a      	cmp	r2, r1
 8000e92:	d118      	bne.n	8000ec6 <HAL_PCD_Init+0x76>
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 
 /*CNTR_FRES = 0*/
 hpcd->Instance->CNTR = 0;
 8000e94:	2000      	movs	r0, #0
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 8000e96:	2101      	movs	r1, #1
 8000e98:	6823      	ldr	r3, [r4, #0]
 8000e9a:	1c9a      	adds	r2, r3, #2
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0;
 8000e9c:	1d9e      	adds	r6, r3, #6
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 8000e9e:	3350      	adds	r3, #80	; 0x50
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 8000ea0:	87d1      	strh	r1, [r2, #62]	; 0x3e
 hpcd->Instance->CNTR = 0;
 8000ea2:	87d0      	strh	r0, [r2, #62]	; 0x3e
 hpcd->Instance->ISTR = 0;
 8000ea4:	87f0      	strh	r0, [r6, #62]	; 0x3e
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 8000ea6:	8018      	strh	r0, [r3, #0]
  /*set wInterrupt_Mask global variable*/
 wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
   | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8000ea8:	4b0b      	ldr	r3, [pc, #44]	; (8000ed8 <HAL_PCD_Init+0x88>)
 8000eaa:	87d3      	strh	r3, [r2, #62]	; 0x3e
  
  hpcd->USB_Address = 0U;
 8000eac:	1d63      	adds	r3, r4, #5
 8000eae:	77d8      	strb	r0, [r3, #31]
  hpcd->State= HAL_PCD_STATE_READY;
 8000eb0:	5561      	strb	r1, [r4, r5]

 return HAL_OK;
}
 8000eb2:	bd70      	pop	{r4, r5, r6, pc}
   hpcd->IN_ep[i].num = i;
 8000eb4:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].is_in = 1U;
 8000eb6:	705e      	strb	r6, [r3, #1]
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 8000eb8:	70d9      	strb	r1, [r3, #3]
   hpcd->IN_ep[i].maxpacket =  0U;
 8000eba:	60d9      	str	r1, [r3, #12]
   hpcd->IN_ep[i].xfer_buff = 0U;
 8000ebc:	6119      	str	r1, [r3, #16]
   hpcd->IN_ep[i].xfer_len = 0U;
 8000ebe:	6159      	str	r1, [r3, #20]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000ec0:	3201      	adds	r2, #1
 8000ec2:	331c      	adds	r3, #28
 8000ec4:	e7dd      	b.n	8000e82 <HAL_PCD_Init+0x32>
   hpcd->OUT_ep[i].num = i;
 8000ec6:	7019      	strb	r1, [r3, #0]
   hpcd->OUT_ep[i].is_in = 0U;
 8000ec8:	7058      	strb	r0, [r3, #1]
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 8000eca:	70d8      	strb	r0, [r3, #3]
   hpcd->OUT_ep[i].maxpacket = 0U;
 8000ecc:	60d8      	str	r0, [r3, #12]
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8000ece:	6118      	str	r0, [r3, #16]
   hpcd->OUT_ep[i].xfer_len = 0U;
 8000ed0:	6158      	str	r0, [r3, #20]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000ed2:	3101      	adds	r1, #1
 8000ed4:	331c      	adds	r3, #28
 8000ed6:	e7db      	b.n	8000e90 <HAL_PCD_Init+0x40>
 8000ed8:	ffffbf00 	.word	0xffffbf00

08000edc <HAL_PCD_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  /* Enabling DP Pull-Down bit to Connect internal pull-up on USB DP line */
  hpcd->Instance->BCDR |= USB_BCDR_DPPU;
 8000edc:	2180      	movs	r1, #128	; 0x80
 8000ede:	6803      	ldr	r3, [r0, #0]
 8000ee0:	0209      	lsls	r1, r1, #8
 8000ee2:	3358      	adds	r3, #88	; 0x58
 8000ee4:	881a      	ldrh	r2, [r3, #0]
  
  return HAL_OK;
}
 8000ee6:	2000      	movs	r0, #0
  hpcd->Instance->BCDR |= USB_BCDR_DPPU;
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	801a      	strh	r2, [r3, #0]
}
 8000eec:	4770      	bx	lr

08000eee <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8000eee:	22f4      	movs	r2, #244	; 0xf4
{
 8000ef0:	b510      	push	{r4, lr}
   __HAL_LOCK(hpcd); 
 8000ef2:	0052      	lsls	r2, r2, #1
 8000ef4:	5c83      	ldrb	r3, [r0, r2]
{
 8000ef6:	0004      	movs	r4, r0
   __HAL_LOCK(hpcd); 
 8000ef8:	2002      	movs	r0, #2
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d009      	beq.n	8000f12 <HAL_PCD_SetAddress+0x24>
 8000efe:	2301      	movs	r3, #1
 8000f00:	54a3      	strb	r3, [r4, r2]

   if(address == 0U) 
 8000f02:	2900      	cmp	r1, #0
 8000f04:	d106      	bne.n	8000f14 <HAL_PCD_SetAddress+0x26>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 8000f06:	6823      	ldr	r3, [r4, #0]
 8000f08:	3180      	adds	r1, #128	; 0x80
 8000f0a:	334c      	adds	r3, #76	; 0x4c
 8000f0c:	8019      	strh	r1, [r3, #0]
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
   }

  __HAL_UNLOCK(hpcd);   
 8000f0e:	2000      	movs	r0, #0
 8000f10:	54a0      	strb	r0, [r4, r2]
  return HAL_OK;
}
 8000f12:	bd10      	pop	{r4, pc}
     hpcd->USB_Address = address;
 8000f14:	1d63      	adds	r3, r4, #5
 8000f16:	77d9      	strb	r1, [r3, #31]
 8000f18:	e7f9      	b.n	8000f0e <HAL_PCD_SetAddress+0x20>
	...

08000f1c <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packert size
  * @param  ep_type endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8000f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	9001      	str	r0, [sp, #4]
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8000f22:	b248      	sxtb	r0, r1
 8000f24:	241c      	movs	r4, #28
 8000f26:	2800      	cmp	r0, #0
 8000f28:	da25      	bge.n	8000f76 <HAL_PCD_EP_Open+0x5a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000f2a:	257f      	movs	r5, #127	; 0x7f
 8000f2c:	400d      	ands	r5, r1
 8000f2e:	436c      	muls	r4, r5
 8000f30:	3428      	adds	r4, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000f32:	9d01      	ldr	r5, [sp, #4]
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000f34:	0fc0      	lsrs	r0, r0, #31
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000f36:	192c      	adds	r4, r5, r4
  ep->num   = ep_addr & 0x7FU;
 8000f38:	257f      	movs	r5, #127	; 0x7f
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8000f3a:	70e3      	strb	r3, [r4, #3]
  
  __HAL_LOCK(hpcd); 
 8000f3c:	23f4      	movs	r3, #244	; 0xf4
  ep->num   = ep_addr & 0x7FU;
 8000f3e:	4029      	ands	r1, r5
 8000f40:	7021      	strb	r1, [r4, #0]
  __HAL_LOCK(hpcd); 
 8000f42:	9901      	ldr	r1, [sp, #4]
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000f44:	7060      	strb	r0, [r4, #1]
  ep->maxpacket = ep_mps;
 8000f46:	60e2      	str	r2, [r4, #12]
  __HAL_LOCK(hpcd); 
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	5cc9      	ldrb	r1, [r1, r3]
 8000f4c:	2002      	movs	r0, #2
 8000f4e:	2901      	cmp	r1, #1
 8000f50:	d100      	bne.n	8000f54 <HAL_PCD_EP_Open+0x38>
 8000f52:	e0ec      	b.n	800112e <HAL_PCD_EP_Open+0x212>
 8000f54:	2101      	movs	r1, #1
 8000f56:	9801      	ldr	r0, [sp, #4]
 8000f58:	4d8a      	ldr	r5, [pc, #552]	; (8001184 <HAL_PCD_EP_Open+0x268>)
 8000f5a:	54c1      	strb	r1, [r0, r3]

  /* initialize Endpoint */
  switch (ep->type)
 8000f5c:	78e0      	ldrb	r0, [r4, #3]
 8000f5e:	9b01      	ldr	r3, [sp, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2803      	cmp	r0, #3
 8000f64:	d814      	bhi.n	8000f90 <HAL_PCD_EP_Open+0x74>
 8000f66:	7821      	ldrb	r1, [r4, #0]
 8000f68:	4e87      	ldr	r6, [pc, #540]	; (8001188 <HAL_PCD_EP_Open+0x26c>)
    break;
  case PCD_EP_TYPE_BULK:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
    break;
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 8000f6a:	0089      	lsls	r1, r1, #2
 8000f6c:	1859      	adds	r1, r3, r1
  switch (ep->type)
 8000f6e:	f7ff f8cb 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000f72:	4906      	.short	0x4906
 8000f74:	450b      	.short	0x450b
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000f76:	434c      	muls	r4, r1
 8000f78:	3409      	adds	r4, #9
 8000f7a:	34ff      	adds	r4, #255	; 0xff
 8000f7c:	e7d9      	b.n	8000f32 <HAL_PCD_EP_Open+0x16>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 8000f7e:	8808      	ldrh	r0, [r1, #0]
 8000f80:	4030      	ands	r0, r6
 8000f82:	4e82      	ldr	r6, [pc, #520]	; (800118c <HAL_PCD_EP_Open+0x270>)
    break;
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8000f84:	4306      	orrs	r6, r0
 8000f86:	e002      	b.n	8000f8e <HAL_PCD_EP_Open+0x72>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 8000f88:	8808      	ldrh	r0, [r1, #0]
 8000f8a:	4006      	ands	r6, r0
 8000f8c:	432e      	orrs	r6, r5
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8000f8e:	800e      	strh	r6, [r1, #0]
    break;
  default:
    break;
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 8000f90:	7826      	ldrb	r6, [r4, #0]
 8000f92:	4f7f      	ldr	r7, [pc, #508]	; (8001190 <HAL_PCD_EP_Open+0x274>)
 8000f94:	00b0      	lsls	r0, r6, #2
 8000f96:	1818      	adds	r0, r3, r0
 8000f98:	8801      	ldrh	r1, [r0, #0]
 8000f9a:	432e      	orrs	r6, r5
 8000f9c:	4039      	ands	r1, r7
 8000f9e:	430e      	orrs	r6, r1
 8000fa0:	8006      	strh	r6, [r0, #0]
  
  if (ep->doublebuffer == 0U) 
 8000fa2:	7aa0      	ldrb	r0, [r4, #10]
 8000fa4:	7821      	ldrb	r1, [r4, #0]
 8000fa6:	46bc      	mov	ip, r7
 8000fa8:	2800      	cmp	r0, #0
 8000faa:	d165      	bne.n	8001078 <HAL_PCD_EP_Open+0x15c>
 8000fac:	001e      	movs	r6, r3
  {
    if (ep->is_in)
 8000fae:	7860      	ldrb	r0, [r4, #1]
 8000fb0:	3650      	adds	r6, #80	; 0x50
 8000fb2:	9003      	str	r0, [sp, #12]
 8000fb4:	88a0      	ldrh	r0, [r4, #4]
 8000fb6:	9002      	str	r0, [sp, #8]
 8000fb8:	9803      	ldr	r0, [sp, #12]
 8000fba:	2800      	cmp	r0, #0
 8000fbc:	d026      	beq.n	800100c <HAL_PCD_EP_Open+0xf0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8000fbe:	8832      	ldrh	r2, [r6, #0]
 8000fc0:	00c9      	lsls	r1, r1, #3
 8000fc2:	1859      	adds	r1, r3, r1
 8000fc4:	1889      	adds	r1, r1, r2
 8000fc6:	2280      	movs	r2, #128	; 0x80
 8000fc8:	00d2      	lsls	r2, r2, #3
 8000fca:	1889      	adds	r1, r1, r2
 8000fcc:	2201      	movs	r2, #1
 8000fce:	9802      	ldr	r0, [sp, #8]
 8000fd0:	4390      	bics	r0, r2
 8000fd2:	8008      	strh	r0, [r1, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8000fd4:	7822      	ldrb	r2, [r4, #0]
 8000fd6:	0092      	lsls	r2, r2, #2
 8000fd8:	189a      	adds	r2, r3, r2
 8000fda:	8811      	ldrh	r1, [r2, #0]
 8000fdc:	0648      	lsls	r0, r1, #25
 8000fde:	d503      	bpl.n	8000fe8 <HAL_PCD_EP_Open+0xcc>
 8000fe0:	400f      	ands	r7, r1
 8000fe2:	496c      	ldr	r1, [pc, #432]	; (8001194 <HAL_PCD_EP_Open+0x278>)
 8000fe4:	430f      	orrs	r7, r1
 8000fe6:	8017      	strh	r7, [r2, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK) 
 8000fe8:	7822      	ldrb	r2, [r4, #0]
 8000fea:	496b      	ldr	r1, [pc, #428]	; (8001198 <HAL_PCD_EP_Open+0x27c>)
 8000fec:	0092      	lsls	r2, r2, #2
 8000fee:	189b      	adds	r3, r3, r2
 8000ff0:	881a      	ldrh	r2, [r3, #0]
 8000ff2:	4011      	ands	r1, r2
 8000ff4:	2220      	movs	r2, #32
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8000ff6:	404a      	eors	r2, r1
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
      PCD_RX_DTOG(hpcd->Instance, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8000ff8:	4315      	orrs	r5, r2
 8000ffa:	e092      	b.n	8001122 <HAL_PCD_EP_Open+0x206>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 8000ffc:	8808      	ldrh	r0, [r1, #0]
 8000ffe:	4030      	ands	r0, r6
 8001000:	4e66      	ldr	r6, [pc, #408]	; (800119c <HAL_PCD_EP_Open+0x280>)
 8001002:	e7bf      	b.n	8000f84 <HAL_PCD_EP_Open+0x68>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8001004:	8808      	ldrh	r0, [r1, #0]
 8001006:	4030      	ands	r0, r6
 8001008:	4e65      	ldr	r6, [pc, #404]	; (80011a0 <HAL_PCD_EP_Open+0x284>)
 800100a:	e7bb      	b.n	8000f84 <HAL_PCD_EP_Open+0x68>
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 800100c:	8837      	ldrh	r7, [r6, #0]
 800100e:	00c9      	lsls	r1, r1, #3
 8001010:	19c9      	adds	r1, r1, r7
 8001012:	2701      	movs	r7, #1
 8001014:	4863      	ldr	r0, [pc, #396]	; (80011a4 <HAL_PCD_EP_Open+0x288>)
 8001016:	1859      	adds	r1, r3, r1
 8001018:	1809      	adds	r1, r1, r0
 800101a:	9802      	ldr	r0, [sp, #8]
 800101c:	43b8      	bics	r0, r7
 800101e:	8008      	strh	r0, [r1, #0]
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
 8001020:	7821      	ldrb	r1, [r4, #0]
 8001022:	8830      	ldrh	r0, [r6, #0]
 8001024:	00c9      	lsls	r1, r1, #3
 8001026:	1809      	adds	r1, r1, r0
 8001028:	485f      	ldr	r0, [pc, #380]	; (80011a8 <HAL_PCD_EP_Open+0x28c>)
 800102a:	1818      	adds	r0, r3, r0
 800102c:	1809      	adds	r1, r1, r0
 800102e:	2a3e      	cmp	r2, #62	; 0x3e
 8001030:	d91c      	bls.n	800106c <HAL_PCD_EP_Open+0x150>
 8001032:	0950      	lsrs	r0, r2, #5
 8001034:	06d2      	lsls	r2, r2, #27
 8001036:	d101      	bne.n	800103c <HAL_PCD_EP_Open+0x120>
 8001038:	3801      	subs	r0, #1
 800103a:	b280      	uxth	r0, r0
 800103c:	4a5b      	ldr	r2, [pc, #364]	; (80011ac <HAL_PCD_EP_Open+0x290>)
 800103e:	0280      	lsls	r0, r0, #10
 8001040:	4310      	orrs	r0, r2
 8001042:	8008      	strh	r0, [r1, #0]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001044:	7822      	ldrb	r2, [r4, #0]
 8001046:	0092      	lsls	r2, r2, #2
 8001048:	189a      	adds	r2, r3, r2
 800104a:	8811      	ldrh	r1, [r2, #0]
 800104c:	0448      	lsls	r0, r1, #17
 800104e:	d504      	bpl.n	800105a <HAL_PCD_EP_Open+0x13e>
 8001050:	4660      	mov	r0, ip
 8001052:	4001      	ands	r1, r0
 8001054:	4856      	ldr	r0, [pc, #344]	; (80011b0 <HAL_PCD_EP_Open+0x294>)
 8001056:	4301      	orrs	r1, r0
 8001058:	8011      	strh	r1, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 800105a:	7822      	ldrb	r2, [r4, #0]
 800105c:	4955      	ldr	r1, [pc, #340]	; (80011b4 <HAL_PCD_EP_Open+0x298>)
 800105e:	0092      	lsls	r2, r2, #2
 8001060:	189b      	adds	r3, r3, r2
 8001062:	881a      	ldrh	r2, [r3, #0]
 8001064:	4011      	ands	r1, r2
 8001066:	22c0      	movs	r2, #192	; 0xc0
 8001068:	0192      	lsls	r2, r2, #6
 800106a:	e7c4      	b.n	8000ff6 <HAL_PCD_EP_Open+0xda>
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
 800106c:	0850      	lsrs	r0, r2, #1
 800106e:	423a      	tst	r2, r7
 8001070:	d000      	beq.n	8001074 <HAL_PCD_EP_Open+0x158>
 8001072:	3001      	adds	r0, #1
 8001074:	0280      	lsls	r0, r0, #10
 8001076:	e7e4      	b.n	8001042 <HAL_PCD_EP_Open+0x126>
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 8001078:	0089      	lsls	r1, r1, #2
 800107a:	1859      	adds	r1, r3, r1
 800107c:	880a      	ldrh	r2, [r1, #0]
 800107e:	484e      	ldr	r0, [pc, #312]	; (80011b8 <HAL_PCD_EP_Open+0x29c>)
 8001080:	4f45      	ldr	r7, [pc, #276]	; (8001198 <HAL_PCD_EP_Open+0x27c>)
 8001082:	4010      	ands	r0, r2
 8001084:	4a4d      	ldr	r2, [pc, #308]	; (80011bc <HAL_PCD_EP_Open+0x2a0>)
 8001086:	4302      	orrs	r2, r0
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1)
 8001088:	0018      	movs	r0, r3
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 800108a:	800a      	strh	r2, [r1, #0]
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1)
 800108c:	7822      	ldrb	r2, [r4, #0]
 800108e:	3050      	adds	r0, #80	; 0x50
 8001090:	8801      	ldrh	r1, [r0, #0]
 8001092:	00d2      	lsls	r2, r2, #3
 8001094:	1852      	adds	r2, r2, r1
 8001096:	2180      	movs	r1, #128	; 0x80
 8001098:	189a      	adds	r2, r3, r2
 800109a:	00c9      	lsls	r1, r1, #3
 800109c:	1852      	adds	r2, r2, r1
 800109e:	2101      	movs	r1, #1
 80010a0:	88e6      	ldrh	r6, [r4, #6]
 80010a2:	438e      	bics	r6, r1
 80010a4:	8016      	strh	r6, [r2, #0]
 80010a6:	2680      	movs	r6, #128	; 0x80
 80010a8:	7822      	ldrb	r2, [r4, #0]
 80010aa:	8800      	ldrh	r0, [r0, #0]
 80010ac:	00d2      	lsls	r2, r2, #3
 80010ae:	189a      	adds	r2, r3, r2
 80010b0:	1812      	adds	r2, r2, r0
 80010b2:	483c      	ldr	r0, [pc, #240]	; (80011a4 <HAL_PCD_EP_Open+0x288>)
 80010b4:	01f6      	lsls	r6, r6, #7
 80010b6:	1812      	adds	r2, r2, r0
 80010b8:	8920      	ldrh	r0, [r4, #8]
 80010ba:	4388      	bics	r0, r1
 80010bc:	8010      	strh	r0, [r2, #0]
 80010be:	7822      	ldrb	r2, [r4, #0]
    if (ep->is_in==0U)
 80010c0:	7861      	ldrb	r1, [r4, #1]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80010c2:	0092      	lsls	r2, r2, #2
 80010c4:	189a      	adds	r2, r3, r2
    if (ep->is_in==0U)
 80010c6:	2900      	cmp	r1, #0
 80010c8:	d133      	bne.n	8001132 <HAL_PCD_EP_Open+0x216>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80010ca:	8811      	ldrh	r1, [r2, #0]
 80010cc:	4231      	tst	r1, r6
 80010ce:	d004      	beq.n	80010da <HAL_PCD_EP_Open+0x1be>
 80010d0:	4660      	mov	r0, ip
 80010d2:	4001      	ands	r1, r0
 80010d4:	4836      	ldr	r0, [pc, #216]	; (80011b0 <HAL_PCD_EP_Open+0x294>)
 80010d6:	4301      	orrs	r1, r0
 80010d8:	8011      	strh	r1, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80010da:	7822      	ldrb	r2, [r4, #0]
 80010dc:	492d      	ldr	r1, [pc, #180]	; (8001194 <HAL_PCD_EP_Open+0x278>)
 80010de:	0092      	lsls	r2, r2, #2
 80010e0:	189a      	adds	r2, r3, r2
 80010e2:	8810      	ldrh	r0, [r2, #0]
 80010e4:	0646      	lsls	r6, r0, #25
 80010e6:	d503      	bpl.n	80010f0 <HAL_PCD_EP_Open+0x1d4>
 80010e8:	4666      	mov	r6, ip
 80010ea:	4030      	ands	r0, r6
 80010ec:	4308      	orrs	r0, r1
 80010ee:	8010      	strh	r0, [r2, #0]
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80010f0:	4666      	mov	r6, ip
 80010f2:	7822      	ldrb	r2, [r4, #0]
 80010f4:	0092      	lsls	r2, r2, #2
 80010f6:	189a      	adds	r2, r3, r2
 80010f8:	8810      	ldrh	r0, [r2, #0]
 80010fa:	4030      	ands	r0, r6
 80010fc:	4301      	orrs	r1, r0
 80010fe:	8011      	strh	r1, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001100:	7822      	ldrb	r2, [r4, #0]
 8001102:	492c      	ldr	r1, [pc, #176]	; (80011b4 <HAL_PCD_EP_Open+0x298>)
 8001104:	0092      	lsls	r2, r2, #2
 8001106:	189a      	adds	r2, r3, r2
 8001108:	8810      	ldrh	r0, [r2, #0]
 800110a:	4008      	ands	r0, r1
 800110c:	21c0      	movs	r1, #192	; 0xc0
 800110e:	0189      	lsls	r1, r1, #6
 8001110:	4041      	eors	r1, r0
 8001112:	4329      	orrs	r1, r5
 8001114:	8011      	strh	r1, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001116:	7822      	ldrb	r2, [r4, #0]
 8001118:	0092      	lsls	r2, r2, #2
 800111a:	189b      	adds	r3, r3, r2
 800111c:	881a      	ldrh	r2, [r3, #0]
 800111e:	4017      	ands	r7, r2
 8001120:	433d      	orrs	r5, r7
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001122:	801d      	strh	r5, [r3, #0]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 8001124:	23f4      	movs	r3, #244	; 0xf4
 8001126:	2000      	movs	r0, #0
 8001128:	9a01      	ldr	r2, [sp, #4]
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	54d0      	strb	r0, [r2, r3]
  return ret;
}
 800112e:	b005      	add	sp, #20
 8001130:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001132:	8811      	ldrh	r1, [r2, #0]
 8001134:	481e      	ldr	r0, [pc, #120]	; (80011b0 <HAL_PCD_EP_Open+0x294>)
 8001136:	4231      	tst	r1, r6
 8001138:	d003      	beq.n	8001142 <HAL_PCD_EP_Open+0x226>
 800113a:	4666      	mov	r6, ip
 800113c:	4031      	ands	r1, r6
 800113e:	4301      	orrs	r1, r0
 8001140:	8011      	strh	r1, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001142:	7822      	ldrb	r2, [r4, #0]
 8001144:	0092      	lsls	r2, r2, #2
 8001146:	189a      	adds	r2, r3, r2
 8001148:	8811      	ldrh	r1, [r2, #0]
 800114a:	064e      	lsls	r6, r1, #25
 800114c:	d504      	bpl.n	8001158 <HAL_PCD_EP_Open+0x23c>
 800114e:	4666      	mov	r6, ip
 8001150:	4031      	ands	r1, r6
 8001152:	4e10      	ldr	r6, [pc, #64]	; (8001194 <HAL_PCD_EP_Open+0x278>)
 8001154:	4331      	orrs	r1, r6
 8001156:	8011      	strh	r1, [r2, #0]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 8001158:	4666      	mov	r6, ip
 800115a:	7822      	ldrb	r2, [r4, #0]
 800115c:	0092      	lsls	r2, r2, #2
 800115e:	189a      	adds	r2, r3, r2
 8001160:	8811      	ldrh	r1, [r2, #0]
 8001162:	4031      	ands	r1, r6
 8001164:	4308      	orrs	r0, r1
 8001166:	8010      	strh	r0, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001168:	7822      	ldrb	r2, [r4, #0]
 800116a:	0092      	lsls	r2, r2, #2
 800116c:	189a      	adds	r2, r3, r2
 800116e:	8811      	ldrh	r1, [r2, #0]
 8001170:	400f      	ands	r7, r1
 8001172:	432f      	orrs	r7, r5
 8001174:	8017      	strh	r7, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001176:	7822      	ldrb	r2, [r4, #0]
 8001178:	490e      	ldr	r1, [pc, #56]	; (80011b4 <HAL_PCD_EP_Open+0x298>)
 800117a:	0092      	lsls	r2, r2, #2
 800117c:	189b      	adds	r3, r3, r2
 800117e:	881a      	ldrh	r2, [r3, #0]
 8001180:	400a      	ands	r2, r1
 8001182:	e739      	b.n	8000ff8 <HAL_PCD_EP_Open+0xdc>
 8001184:	ffff8080 	.word	0xffff8080
 8001188:	0000090f 	.word	0x0000090f
 800118c:	ffff8280 	.word	0xffff8280
 8001190:	00000f0f 	.word	0x00000f0f
 8001194:	ffff80c0 	.word	0xffff80c0
 8001198:	ffff8fbf 	.word	0xffff8fbf
 800119c:	ffff8680 	.word	0xffff8680
 80011a0:	ffff8480 	.word	0xffff8480
 80011a4:	00000404 	.word	0x00000404
 80011a8:	00000406 	.word	0x00000406
 80011ac:	ffff8000 	.word	0xffff8000
 80011b0:	ffffc080 	.word	0xffffc080
 80011b4:	ffffbf8f 	.word	0xffffbf8f
 80011b8:	00000e0f 	.word	0x00000e0f
 80011bc:	ffff8180 	.word	0xffff8180

080011c0 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 80011c0:	b24a      	sxtb	r2, r1
{  
 80011c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011c4:	231c      	movs	r3, #28
 80011c6:	0005      	movs	r5, r0
  if ((ep_addr & 0x80U) == 0x80U)
 80011c8:	2a00      	cmp	r2, #0
 80011ca:	da31      	bge.n	8001230 <HAL_PCD_EP_Close+0x70>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80011cc:	207f      	movs	r0, #127	; 0x7f
 80011ce:	4008      	ands	r0, r1
 80011d0:	4343      	muls	r3, r0
 80011d2:	3328      	adds	r3, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 80011d4:	18eb      	adds	r3, r5, r3
  }
  ep->num   = ep_addr & 0x7FU;
 80011d6:	207f      	movs	r0, #127	; 0x7f
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 80011d8:	0fd2      	lsrs	r2, r2, #31
 80011da:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 80011dc:	22f4      	movs	r2, #244	; 0xf4
  ep->num   = ep_addr & 0x7FU;
 80011de:	4001      	ands	r1, r0
 80011e0:	7019      	strb	r1, [r3, #0]
  __HAL_LOCK(hpcd); 
 80011e2:	0052      	lsls	r2, r2, #1
 80011e4:	5ca9      	ldrb	r1, [r5, r2]
 80011e6:	387d      	subs	r0, #125	; 0x7d
 80011e8:	2901      	cmp	r1, #1
 80011ea:	d020      	beq.n	800122e <HAL_PCD_EP_Close+0x6e>
 80011ec:	2101      	movs	r1, #1
 80011ee:	54a9      	strb	r1, [r5, r2]

  if (ep->doublebuffer == 0U) 
 80011f0:	7a98      	ldrb	r0, [r3, #10]
 80011f2:	785e      	ldrb	r6, [r3, #1]
 80011f4:	6829      	ldr	r1, [r5, #0]
 80011f6:	781a      	ldrb	r2, [r3, #0]
 80011f8:	4c3b      	ldr	r4, [pc, #236]	; (80012e8 <HAL_PCD_EP_Close+0x128>)
 80011fa:	2800      	cmp	r0, #0
 80011fc:	d129      	bne.n	8001252 <HAL_PCD_EP_Close+0x92>
  {
    if (ep->is_in)
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80011fe:	0092      	lsls	r2, r2, #2
 8001200:	188a      	adds	r2, r1, r2
 8001202:	8810      	ldrh	r0, [r2, #0]
    if (ep->is_in)
 8001204:	2e00      	cmp	r6, #0
 8001206:	d017      	beq.n	8001238 <HAL_PCD_EP_Close+0x78>
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001208:	0646      	lsls	r6, r0, #25
 800120a:	d504      	bpl.n	8001216 <HAL_PCD_EP_Close+0x56>
 800120c:	4e37      	ldr	r6, [pc, #220]	; (80012ec <HAL_PCD_EP_Close+0x12c>)
 800120e:	4030      	ands	r0, r6
 8001210:	4e37      	ldr	r6, [pc, #220]	; (80012f0 <HAL_PCD_EP_Close+0x130>)
 8001212:	4330      	orrs	r0, r6
 8001214:	8010      	strh	r0, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	4a36      	ldr	r2, [pc, #216]	; (80012f4 <HAL_PCD_EP_Close+0x134>)
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	18c9      	adds	r1, r1, r3
 800121e:	880b      	ldrh	r3, [r1, #0]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
      PCD_RX_DTOG(hpcd->Instance, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001220:	4013      	ands	r3, r2
 8001222:	431c      	orrs	r4, r3
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 8001224:	23f4      	movs	r3, #244	; 0xf4
 8001226:	2000      	movs	r0, #0
 8001228:	005b      	lsls	r3, r3, #1
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 800122a:	800c      	strh	r4, [r1, #0]
  __HAL_UNLOCK(hpcd);   
 800122c:	54e8      	strb	r0, [r5, r3]
  return HAL_OK;
}
 800122e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8001230:	434b      	muls	r3, r1
 8001232:	3309      	adds	r3, #9
 8001234:	33ff      	adds	r3, #255	; 0xff
 8001236:	e7cd      	b.n	80011d4 <HAL_PCD_EP_Close+0x14>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001238:	0446      	lsls	r6, r0, #17
 800123a:	d504      	bpl.n	8001246 <HAL_PCD_EP_Close+0x86>
 800123c:	4e2b      	ldr	r6, [pc, #172]	; (80012ec <HAL_PCD_EP_Close+0x12c>)
 800123e:	4030      	ands	r0, r6
 8001240:	4e2d      	ldr	r6, [pc, #180]	; (80012f8 <HAL_PCD_EP_Close+0x138>)
 8001242:	4330      	orrs	r0, r6
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001244:	8010      	strh	r0, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4a2c      	ldr	r2, [pc, #176]	; (80012fc <HAL_PCD_EP_Close+0x13c>)
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	18c9      	adds	r1, r1, r3
 800124e:	880b      	ldrh	r3, [r1, #0]
 8001250:	e7e6      	b.n	8001220 <HAL_PCD_EP_Close+0x60>
 8001252:	2780      	movs	r7, #128	; 0x80
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001254:	0092      	lsls	r2, r2, #2
 8001256:	4825      	ldr	r0, [pc, #148]	; (80012ec <HAL_PCD_EP_Close+0x12c>)
 8001258:	01ff      	lsls	r7, r7, #7
 800125a:	188a      	adds	r2, r1, r2
    if (ep->is_in==0U)
 800125c:	2e00      	cmp	r6, #0
 800125e:	d122      	bne.n	80012a6 <HAL_PCD_EP_Close+0xe6>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001260:	8816      	ldrh	r6, [r2, #0]
 8001262:	423e      	tst	r6, r7
 8001264:	d003      	beq.n	800126e <HAL_PCD_EP_Close+0xae>
 8001266:	4f24      	ldr	r7, [pc, #144]	; (80012f8 <HAL_PCD_EP_Close+0x138>)
 8001268:	4006      	ands	r6, r0
 800126a:	433e      	orrs	r6, r7
 800126c:	8016      	strh	r6, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 800126e:	781a      	ldrb	r2, [r3, #0]
 8001270:	4e1f      	ldr	r6, [pc, #124]	; (80012f0 <HAL_PCD_EP_Close+0x130>)
 8001272:	0092      	lsls	r2, r2, #2
 8001274:	188a      	adds	r2, r1, r2
 8001276:	8817      	ldrh	r7, [r2, #0]
 8001278:	46b4      	mov	ip, r6
 800127a:	067e      	lsls	r6, r7, #25
 800127c:	d503      	bpl.n	8001286 <HAL_PCD_EP_Close+0xc6>
 800127e:	4666      	mov	r6, ip
 8001280:	4007      	ands	r7, r0
 8001282:	4337      	orrs	r7, r6
 8001284:	8017      	strh	r7, [r2, #0]
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 8001286:	4666      	mov	r6, ip
 8001288:	781a      	ldrb	r2, [r3, #0]
 800128a:	0092      	lsls	r2, r2, #2
 800128c:	188a      	adds	r2, r1, r2
 800128e:	8817      	ldrh	r7, [r2, #0]
 8001290:	4038      	ands	r0, r7
 8001292:	4306      	orrs	r6, r0
 8001294:	8016      	strh	r6, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001296:	781a      	ldrb	r2, [r3, #0]
 8001298:	4e18      	ldr	r6, [pc, #96]	; (80012fc <HAL_PCD_EP_Close+0x13c>)
 800129a:	0092      	lsls	r2, r2, #2
 800129c:	188a      	adds	r2, r1, r2
 800129e:	8810      	ldrh	r0, [r2, #0]
 80012a0:	4030      	ands	r0, r6
 80012a2:	4320      	orrs	r0, r4
 80012a4:	e7b6      	b.n	8001214 <HAL_PCD_EP_Close+0x54>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80012a6:	8816      	ldrh	r6, [r2, #0]
 80012a8:	423e      	tst	r6, r7
 80012aa:	d003      	beq.n	80012b4 <HAL_PCD_EP_Close+0xf4>
 80012ac:	4f12      	ldr	r7, [pc, #72]	; (80012f8 <HAL_PCD_EP_Close+0x138>)
 80012ae:	4006      	ands	r6, r0
 80012b0:	433e      	orrs	r6, r7
 80012b2:	8016      	strh	r6, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80012b4:	781a      	ldrb	r2, [r3, #0]
 80012b6:	0092      	lsls	r2, r2, #2
 80012b8:	188a      	adds	r2, r1, r2
 80012ba:	8816      	ldrh	r6, [r2, #0]
 80012bc:	0677      	lsls	r7, r6, #25
 80012be:	d503      	bpl.n	80012c8 <HAL_PCD_EP_Close+0x108>
 80012c0:	4f0b      	ldr	r7, [pc, #44]	; (80012f0 <HAL_PCD_EP_Close+0x130>)
 80012c2:	4006      	ands	r6, r0
 80012c4:	433e      	orrs	r6, r7
 80012c6:	8016      	strh	r6, [r2, #0]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 80012c8:	781a      	ldrb	r2, [r3, #0]
 80012ca:	4f0b      	ldr	r7, [pc, #44]	; (80012f8 <HAL_PCD_EP_Close+0x138>)
 80012cc:	0092      	lsls	r2, r2, #2
 80012ce:	188a      	adds	r2, r1, r2
 80012d0:	8816      	ldrh	r6, [r2, #0]
 80012d2:	4030      	ands	r0, r6
 80012d4:	4307      	orrs	r7, r0
 80012d6:	8017      	strh	r7, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 80012d8:	781a      	ldrb	r2, [r3, #0]
 80012da:	4e06      	ldr	r6, [pc, #24]	; (80012f4 <HAL_PCD_EP_Close+0x134>)
 80012dc:	0092      	lsls	r2, r2, #2
 80012de:	188a      	adds	r2, r1, r2
 80012e0:	8810      	ldrh	r0, [r2, #0]
 80012e2:	4030      	ands	r0, r6
 80012e4:	4320      	orrs	r0, r4
 80012e6:	e7ad      	b.n	8001244 <HAL_PCD_EP_Close+0x84>
 80012e8:	ffff8080 	.word	0xffff8080
 80012ec:	00000f0f 	.word	0x00000f0f
 80012f0:	ffff80c0 	.word	0xffff80c0
 80012f4:	ffff8fbf 	.word	0xffff8fbf
 80012f8:	ffffc080 	.word	0xffffc080
 80012fc:	ffffbf8f 	.word	0xffffbf8f

08001300 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer   
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001302:	247f      	movs	r4, #127	; 0x7f
 8001304:	4021      	ands	r1, r4
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8001306:	3c63      	subs	r4, #99	; 0x63
 8001308:	0027      	movs	r7, r4
 800130a:	434f      	muls	r7, r1
 800130c:	19c7      	adds	r7, r0, r7
 800130e:	003d      	movs	r5, r7
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 8001310:	2600      	movs	r6, #0
  ep->xfer_buff = pBuf;  
 8001312:	35fc      	adds	r5, #252	; 0xfc
  ep->is_in = 0U;
 8001314:	37ff      	adds	r7, #255	; 0xff
  ep->xfer_buff = pBuf;  
 8001316:	61ea      	str	r2, [r5, #28]
  ep->xfer_len = len;
 8001318:	622b      	str	r3, [r5, #32]
  ep->xfer_count = 0U;
 800131a:	626e      	str	r6, [r5, #36]	; 0x24
  ep->is_in = 0U;
 800131c:	72be      	strb	r6, [r7, #10]
  ep->num = ep_addr & 0x7FU;
 800131e:	7279      	strb	r1, [r7, #9]
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8001320:	69aa      	ldr	r2, [r5, #24]
 8001322:	4293      	cmp	r3, r2
 8001324:	d92f      	bls.n	8001386 <HAL_PCD_EP_Receive+0x86>
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 8001326:	1a9b      	subs	r3, r3, r2
 8001328:	622b      	str	r3, [r5, #32]
    len=ep->xfer_len;
    ep->xfer_len =0U;
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 800132a:	434c      	muls	r4, r1
 800132c:	1904      	adds	r4, r0, r4
 800132e:	34ff      	adds	r4, #255	; 0xff
 8001330:	7ce5      	ldrb	r5, [r4, #19]
 8001332:	6803      	ldr	r3, [r0, #0]
 8001334:	2d00      	cmp	r5, #0
 8001336:	d129      	bne.n	800138c <HAL_PCD_EP_Receive+0x8c>
  {
    /*Set RX buffer count*/
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len)
 8001338:	001d      	movs	r5, r3
 800133a:	3550      	adds	r5, #80	; 0x50
 800133c:	882e      	ldrh	r6, [r5, #0]
 800133e:	7a65      	ldrb	r5, [r4, #9]
 8001340:	00ed      	lsls	r5, r5, #3
 8001342:	19ad      	adds	r5, r5, r6
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001344:	4c39      	ldr	r4, [pc, #228]	; (800142c <HAL_PCD_EP_Receive+0x12c>)
 8001346:	191c      	adds	r4, r3, r4
 8001348:	192d      	adds	r5, r5, r4
 800134a:	2a3e      	cmp	r2, #62	; 0x3e
 800134c:	d959      	bls.n	8001402 <HAL_PCD_EP_Receive+0x102>
 800134e:	0954      	lsrs	r4, r2, #5
 8001350:	b2a4      	uxth	r4, r4
 8001352:	06d2      	lsls	r2, r2, #27
 8001354:	d101      	bne.n	800135a <HAL_PCD_EP_Receive+0x5a>
 8001356:	3c01      	subs	r4, #1
 8001358:	b2a4      	uxth	r4, r4
 800135a:	4a35      	ldr	r2, [pc, #212]	; (8001430 <HAL_PCD_EP_Receive+0x130>)
 800135c:	02a4      	lsls	r4, r4, #10
 800135e:	4314      	orrs	r4, r2
 8001360:	802c      	strh	r4, [r5, #0]
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001362:	221c      	movs	r2, #28
 8001364:	4351      	muls	r1, r2
 8001366:	1840      	adds	r0, r0, r1
 8001368:	30ff      	adds	r0, #255	; 0xff
 800136a:	7a42      	ldrb	r2, [r0, #9]
 800136c:	0092      	lsls	r2, r2, #2
 800136e:	189b      	adds	r3, r3, r2
 8001370:	8819      	ldrh	r1, [r3, #0]
 8001372:	4a30      	ldr	r2, [pc, #192]	; (8001434 <HAL_PCD_EP_Receive+0x134>)
  
  return HAL_OK;
}
 8001374:	2000      	movs	r0, #0
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001376:	4011      	ands	r1, r2
 8001378:	22c0      	movs	r2, #192	; 0xc0
 800137a:	0192      	lsls	r2, r2, #6
 800137c:	4051      	eors	r1, r2
 800137e:	4a2e      	ldr	r2, [pc, #184]	; (8001438 <HAL_PCD_EP_Receive+0x138>)
 8001380:	430a      	orrs	r2, r1
 8001382:	801a      	strh	r2, [r3, #0]
}
 8001384:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ep->xfer_len =0U;
 8001386:	622e      	str	r6, [r5, #32]
 8001388:	001a      	movs	r2, r3
 800138a:	e7ce      	b.n	800132a <HAL_PCD_EP_Receive+0x2a>
    PCD_SET_EP_DBUF_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 800138c:	7aa5      	ldrb	r5, [r4, #10]
 800138e:	2d00      	cmp	r5, #0
 8001390:	d12a      	bne.n	80013e8 <HAL_PCD_EP_Receive+0xe8>
 8001392:	001d      	movs	r5, r3
 8001394:	3550      	adds	r5, #80	; 0x50
 8001396:	882e      	ldrh	r6, [r5, #0]
 8001398:	7a65      	ldrb	r5, [r4, #9]
 800139a:	4c28      	ldr	r4, [pc, #160]	; (800143c <HAL_PCD_EP_Receive+0x13c>)
 800139c:	00ed      	lsls	r5, r5, #3
 800139e:	19ad      	adds	r5, r5, r6
 80013a0:	191c      	adds	r4, r3, r4
 80013a2:	192d      	adds	r5, r5, r4
 80013a4:	2a3e      	cmp	r2, #62	; 0x3e
 80013a6:	d917      	bls.n	80013d8 <HAL_PCD_EP_Receive+0xd8>
 80013a8:	0954      	lsrs	r4, r2, #5
 80013aa:	b2a4      	uxth	r4, r4
 80013ac:	06d6      	lsls	r6, r2, #27
 80013ae:	d101      	bne.n	80013b4 <HAL_PCD_EP_Receive+0xb4>
 80013b0:	3c01      	subs	r4, #1
 80013b2:	b2a4      	uxth	r4, r4
 80013b4:	4e1e      	ldr	r6, [pc, #120]	; (8001430 <HAL_PCD_EP_Receive+0x130>)
 80013b6:	02a4      	lsls	r4, r4, #10
 80013b8:	4334      	orrs	r4, r6
 80013ba:	802c      	strh	r4, [r5, #0]
 80013bc:	261c      	movs	r6, #28
 80013be:	434e      	muls	r6, r1
 80013c0:	1986      	adds	r6, r0, r6
 80013c2:	36ff      	adds	r6, #255	; 0xff
 80013c4:	7ab4      	ldrb	r4, [r6, #10]
 80013c6:	2c00      	cmp	r4, #0
 80013c8:	d123      	bne.n	8001412 <HAL_PCD_EP_Receive+0x112>
 80013ca:	001c      	movs	r4, r3
 80013cc:	7a75      	ldrb	r5, [r6, #9]
 80013ce:	3450      	adds	r4, #80	; 0x50
 80013d0:	8824      	ldrh	r4, [r4, #0]
 80013d2:	00ed      	lsls	r5, r5, #3
 80013d4:	192d      	adds	r5, r5, r4
 80013d6:	e7b5      	b.n	8001344 <HAL_PCD_EP_Receive+0x44>
 80013d8:	0854      	lsrs	r4, r2, #1
 80013da:	b2a4      	uxth	r4, r4
 80013dc:	07d6      	lsls	r6, r2, #31
 80013de:	d501      	bpl.n	80013e4 <HAL_PCD_EP_Receive+0xe4>
 80013e0:	3401      	adds	r4, #1
 80013e2:	b2a4      	uxth	r4, r4
 80013e4:	02a4      	lsls	r4, r4, #10
 80013e6:	e7e8      	b.n	80013ba <HAL_PCD_EP_Receive+0xba>
 80013e8:	2d01      	cmp	r5, #1
 80013ea:	d1e7      	bne.n	80013bc <HAL_PCD_EP_Receive+0xbc>
 80013ec:	001d      	movs	r5, r3
 80013ee:	7a64      	ldrb	r4, [r4, #9]
 80013f0:	3550      	adds	r5, #80	; 0x50
 80013f2:	882d      	ldrh	r5, [r5, #0]
 80013f4:	00e4      	lsls	r4, r4, #3
 80013f6:	191c      	adds	r4, r3, r4
 80013f8:	1964      	adds	r4, r4, r5
 80013fa:	4d10      	ldr	r5, [pc, #64]	; (800143c <HAL_PCD_EP_Receive+0x13c>)
 80013fc:	1964      	adds	r4, r4, r5
 80013fe:	8022      	strh	r2, [r4, #0]
 8001400:	e7dc      	b.n	80013bc <HAL_PCD_EP_Receive+0xbc>
 8001402:	0854      	lsrs	r4, r2, #1
 8001404:	b2a4      	uxth	r4, r4
 8001406:	07d2      	lsls	r2, r2, #31
 8001408:	d501      	bpl.n	800140e <HAL_PCD_EP_Receive+0x10e>
 800140a:	3401      	adds	r4, #1
 800140c:	b2a4      	uxth	r4, r4
 800140e:	02a4      	lsls	r4, r4, #10
 8001410:	e7a6      	b.n	8001360 <HAL_PCD_EP_Receive+0x60>
 8001412:	2c01      	cmp	r4, #1
 8001414:	d1a5      	bne.n	8001362 <HAL_PCD_EP_Receive+0x62>
 8001416:	001c      	movs	r4, r3
 8001418:	3450      	adds	r4, #80	; 0x50
 800141a:	8825      	ldrh	r5, [r4, #0]
 800141c:	7a74      	ldrb	r4, [r6, #9]
 800141e:	00e4      	lsls	r4, r4, #3
 8001420:	191c      	adds	r4, r3, r4
 8001422:	1964      	adds	r4, r4, r5
 8001424:	4d01      	ldr	r5, [pc, #4]	; (800142c <HAL_PCD_EP_Receive+0x12c>)
 8001426:	1964      	adds	r4, r4, r5
 8001428:	8022      	strh	r2, [r4, #0]
 800142a:	e79a      	b.n	8001362 <HAL_PCD_EP_Receive+0x62>
 800142c:	00000406 	.word	0x00000406
 8001430:	ffff8000 	.word	0xffff8000
 8001434:	ffffbf8f 	.word	0xffffbf8f
 8001438:	ffff8080 	.word	0xffff8080
 800143c:	00000402 	.word	0x00000402

08001440 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7FU].xfer_count;
 8001440:	237f      	movs	r3, #127	; 0x7f
 8001442:	400b      	ands	r3, r1
 8001444:	211c      	movs	r1, #28
 8001446:	4359      	muls	r1, r3
 8001448:	1840      	adds	r0, r0, r1
 800144a:	30fc      	adds	r0, #252	; 0xfc
 800144c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800144e:	b280      	uxth	r0, r0
}
 8001450:	4770      	bx	lr
	...

08001454 <HAL_PCD_EP_SetStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8001454:	23f4      	movs	r3, #244	; 0xf4
{
 8001456:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd); 
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	5cc4      	ldrb	r4, [r0, r3]
{
 800145c:	0002      	movs	r2, r0
  __HAL_LOCK(hpcd); 
 800145e:	2002      	movs	r0, #2
 8001460:	2c01      	cmp	r4, #1
 8001462:	d021      	beq.n	80014a8 <HAL_PCD_EP_SetStall+0x54>
 8001464:	3801      	subs	r0, #1
 8001466:	54d0      	strb	r0, [r2, r3]
 8001468:	3bcd      	subs	r3, #205	; 0xcd
   
  if ((0x80U & ep_addr) == 0x80U)
 800146a:	b248      	sxtb	r0, r1
 800146c:	3bff      	subs	r3, #255	; 0xff
 800146e:	2800      	cmp	r0, #0
 8001470:	da1b      	bge.n	80014aa <HAL_PCD_EP_SetStall+0x56>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001472:	247f      	movs	r4, #127	; 0x7f
 8001474:	400c      	ands	r4, r1
 8001476:	4363      	muls	r3, r4
 8001478:	3328      	adds	r3, #40	; 0x28
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
 800147a:	2401      	movs	r4, #1
    ep = &hpcd->OUT_ep[ep_addr];
 800147c:	18d3      	adds	r3, r2, r3
  ep->is_stall = 1;
 800147e:	709c      	strb	r4, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8001480:	347e      	adds	r4, #126	; 0x7e
 8001482:	4021      	ands	r1, r4
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001484:	0fc4      	lsrs	r4, r0, #31
 8001486:	705c      	strb	r4, [r3, #1]
  ep->num   = ep_addr & 0x7FU;
 8001488:	7019      	strb	r1, [r3, #0]
 800148a:	6813      	ldr	r3, [r2, #0]
 800148c:	4c11      	ldr	r4, [pc, #68]	; (80014d4 <HAL_PCD_EP_SetStall+0x80>)
  
  if (ep->num == 0U)
 800148e:	2900      	cmp	r1, #0
 8001490:	d10f      	bne.n	80014b2 <HAL_PCD_EP_SetStall+0x5e>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL)
 8001492:	8819      	ldrh	r1, [r3, #0]
 8001494:	4810      	ldr	r0, [pc, #64]	; (80014d8 <HAL_PCD_EP_SetStall+0x84>)
 8001496:	4008      	ands	r0, r1
 8001498:	4910      	ldr	r1, [pc, #64]	; (80014dc <HAL_PCD_EP_SetStall+0x88>)
 800149a:	4041      	eors	r1, r0
 800149c:	430c      	orrs	r4, r1
 800149e:	801c      	strh	r4, [r3, #0]
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
    }
  }
  __HAL_UNLOCK(hpcd); 
 80014a0:	23f4      	movs	r3, #244	; 0xf4
 80014a2:	2000      	movs	r0, #0
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	54d0      	strb	r0, [r2, r3]
  
  return HAL_OK;
}
 80014a8:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 80014aa:	434b      	muls	r3, r1
 80014ac:	3309      	adds	r3, #9
 80014ae:	33ff      	adds	r3, #255	; 0xff
 80014b0:	e7e3      	b.n	800147a <HAL_PCD_EP_SetStall+0x26>
 80014b2:	0089      	lsls	r1, r1, #2
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL)
 80014b4:	1859      	adds	r1, r3, r1
 80014b6:	880b      	ldrh	r3, [r1, #0]
    if (ep->is_in)
 80014b8:	2800      	cmp	r0, #0
 80014ba:	da06      	bge.n	80014ca <HAL_PCD_EP_SetStall+0x76>
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL)
 80014bc:	4808      	ldr	r0, [pc, #32]	; (80014e0 <HAL_PCD_EP_SetStall+0x8c>)
 80014be:	4018      	ands	r0, r3
 80014c0:	2310      	movs	r3, #16
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
 80014c2:	4043      	eors	r3, r0
 80014c4:	431c      	orrs	r4, r3
 80014c6:	800c      	strh	r4, [r1, #0]
 80014c8:	e7ea      	b.n	80014a0 <HAL_PCD_EP_SetStall+0x4c>
 80014ca:	4806      	ldr	r0, [pc, #24]	; (80014e4 <HAL_PCD_EP_SetStall+0x90>)
 80014cc:	4018      	ands	r0, r3
 80014ce:	2380      	movs	r3, #128	; 0x80
 80014d0:	015b      	lsls	r3, r3, #5
 80014d2:	e7f6      	b.n	80014c2 <HAL_PCD_EP_SetStall+0x6e>
 80014d4:	ffff8080 	.word	0xffff8080
 80014d8:	ffffbfbf 	.word	0xffffbfbf
 80014dc:	00001010 	.word	0x00001010
 80014e0:	ffff8fbf 	.word	0xffff8fbf
 80014e4:	ffffbf8f 	.word	0xffffbf8f

080014e8 <HAL_PCD_EP_ClrStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 80014e8:	b24a      	sxtb	r2, r1
{
 80014ea:	b570      	push	{r4, r5, r6, lr}
 80014ec:	231c      	movs	r3, #28
 80014ee:	0004      	movs	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80014f0:	2a00      	cmp	r2, #0
 80014f2:	da32      	bge.n	800155a <HAL_PCD_EP_ClrStall+0x72>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80014f4:	207f      	movs	r0, #127	; 0x7f
 80014f6:	4008      	ands	r0, r1
 80014f8:	4343      	muls	r3, r0
 80014fa:	3328      	adds	r3, #40	; 0x28
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0U;
 80014fc:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80014fe:	18e3      	adds	r3, r4, r3
  ep->num   = ep_addr & 0x7FU;
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001500:	0fd2      	lsrs	r2, r2, #31
 8001502:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8001504:	22f4      	movs	r2, #244	; 0xf4
  ep->is_stall = 0U;
 8001506:	7098      	strb	r0, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8001508:	307f      	adds	r0, #127	; 0x7f
 800150a:	4001      	ands	r1, r0
 800150c:	7019      	strb	r1, [r3, #0]
  __HAL_LOCK(hpcd); 
 800150e:	0052      	lsls	r2, r2, #1
 8001510:	5ca1      	ldrb	r1, [r4, r2]
 8001512:	387d      	subs	r0, #125	; 0x7d
 8001514:	2901      	cmp	r1, #1
 8001516:	d01f      	beq.n	8001558 <HAL_PCD_EP_ClrStall+0x70>
 8001518:	2101      	movs	r1, #1
 800151a:	54a1      	strb	r1, [r4, r2]
 800151c:	781a      	ldrb	r2, [r3, #0]
 800151e:	6820      	ldr	r0, [r4, #0]
  
  if (ep->is_in)
 8001520:	785d      	ldrb	r5, [r3, #1]
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001522:	0092      	lsls	r2, r2, #2
 8001524:	4917      	ldr	r1, [pc, #92]	; (8001584 <HAL_PCD_EP_ClrStall+0x9c>)
 8001526:	1882      	adds	r2, r0, r2
  if (ep->is_in)
 8001528:	2d00      	cmp	r5, #0
 800152a:	d01a      	beq.n	8001562 <HAL_PCD_EP_ClrStall+0x7a>
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 800152c:	8815      	ldrh	r5, [r2, #0]
 800152e:	066e      	lsls	r6, r5, #25
 8001530:	d504      	bpl.n	800153c <HAL_PCD_EP_ClrStall+0x54>
 8001532:	4e15      	ldr	r6, [pc, #84]	; (8001588 <HAL_PCD_EP_ClrStall+0xa0>)
 8001534:	4035      	ands	r5, r6
 8001536:	4e15      	ldr	r6, [pc, #84]	; (800158c <HAL_PCD_EP_ClrStall+0xa4>)
 8001538:	4335      	orrs	r5, r6
 800153a:	8015      	strh	r5, [r2, #0]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	18c3      	adds	r3, r0, r3
 8001542:	881a      	ldrh	r2, [r3, #0]
 8001544:	4812      	ldr	r0, [pc, #72]	; (8001590 <HAL_PCD_EP_ClrStall+0xa8>)
 8001546:	4010      	ands	r0, r2
 8001548:	2230      	movs	r2, #48	; 0x30
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 800154a:	4042      	eors	r2, r0
 800154c:	4311      	orrs	r1, r2
 800154e:	8019      	strh	r1, [r3, #0]
  }
  __HAL_UNLOCK(hpcd); 
 8001550:	23f4      	movs	r3, #244	; 0xf4
 8001552:	2000      	movs	r0, #0
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	54e0      	strb	r0, [r4, r3]
    
  return HAL_OK;
}
 8001558:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 800155a:	434b      	muls	r3, r1
 800155c:	3309      	adds	r3, #9
 800155e:	33ff      	adds	r3, #255	; 0xff
 8001560:	e7cc      	b.n	80014fc <HAL_PCD_EP_ClrStall+0x14>
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001562:	8815      	ldrh	r5, [r2, #0]
 8001564:	046e      	lsls	r6, r5, #17
 8001566:	d504      	bpl.n	8001572 <HAL_PCD_EP_ClrStall+0x8a>
 8001568:	4e07      	ldr	r6, [pc, #28]	; (8001588 <HAL_PCD_EP_ClrStall+0xa0>)
 800156a:	4035      	ands	r5, r6
 800156c:	4e09      	ldr	r6, [pc, #36]	; (8001594 <HAL_PCD_EP_ClrStall+0xac>)
 800156e:	4335      	orrs	r5, r6
 8001570:	8015      	strh	r5, [r2, #0]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	18c3      	adds	r3, r0, r3
 8001578:	881a      	ldrh	r2, [r3, #0]
 800157a:	4807      	ldr	r0, [pc, #28]	; (8001598 <HAL_PCD_EP_ClrStall+0xb0>)
 800157c:	4010      	ands	r0, r2
 800157e:	22c0      	movs	r2, #192	; 0xc0
 8001580:	0192      	lsls	r2, r2, #6
 8001582:	e7e2      	b.n	800154a <HAL_PCD_EP_ClrStall+0x62>
 8001584:	ffff8080 	.word	0xffff8080
 8001588:	00000f0f 	.word	0x00000f0f
 800158c:	ffff80c0 	.word	0xffff80c0
 8001590:	ffff8fbf 	.word	0xffff8fbf
 8001594:	ffffc080 	.word	0xffffc080
 8001598:	ffffbf8f 	.word	0xffffbf8f

0800159c <PCD_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800159c:	b530      	push	{r4, r5, lr}
  uint32_t n =  ((uint32_t)((uint32_t)wNBytes + 1U)) >> 1U;
  uint32_t i;
  uint16_t temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr + (uint32_t)USBx + 0x400U));
 800159e:	2480      	movs	r4, #128	; 0x80
 80015a0:	00e4      	lsls	r4, r4, #3
 80015a2:	1900      	adds	r0, r0, r4
 80015a4:	1882      	adds	r2, r0, r2
  
  for (i = n; i != 0; i--)
 80015a6:	0008      	movs	r0, r1
  uint32_t n =  ((uint32_t)((uint32_t)wNBytes + 1U)) >> 1U;
 80015a8:	3301      	adds	r3, #1
 80015aa:	085b      	lsrs	r3, r3, #1
  for (i = n; i != 0; i--)
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d100      	bne.n	80015b2 <PCD_WritePMA+0x16>
    pbUsrBuf++;
    temp2 = temp1 | ((uint16_t)((uint16_t)  * pbUsrBuf << 8U)) ;
    *pdwVal++ = temp2;
    pbUsrBuf++;
  }
}
 80015b0:	bd30      	pop	{r4, r5, pc}
    temp2 = temp1 | ((uint16_t)((uint16_t)  * pbUsrBuf << 8U)) ;
 80015b2:	7844      	ldrb	r4, [r0, #1]
 80015b4:	7805      	ldrb	r5, [r0, #0]
 80015b6:	0224      	lsls	r4, r4, #8
 80015b8:	432c      	orrs	r4, r5
    *pdwVal++ = temp2;
 80015ba:	1a45      	subs	r5, r0, r1
 80015bc:	52ac      	strh	r4, [r5, r2]
 80015be:	3002      	adds	r0, #2
  for (i = n; i != 0; i--)
 80015c0:	3b01      	subs	r3, #1
 80015c2:	e7f3      	b.n	80015ac <PCD_WritePMA+0x10>

080015c4 <HAL_PCD_EP_Transmit>:
{
 80015c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015c6:	257f      	movs	r5, #127	; 0x7f
 80015c8:	400d      	ands	r5, r1
  ep->xfer_buff = pBuf;  
 80015ca:	211c      	movs	r1, #28
{
 80015cc:	0004      	movs	r4, r0
  ep->xfer_buff = pBuf;  
 80015ce:	0008      	movs	r0, r1
 80015d0:	4368      	muls	r0, r5
 80015d2:	1820      	adds	r0, r4, r0
 80015d4:	6382      	str	r2, [r0, #56]	; 0x38
  ep->is_in = 1U;
 80015d6:	0002      	movs	r2, r0
  ep->xfer_count = 0U;
 80015d8:	2600      	movs	r6, #0
  ep->is_in = 1U;
 80015da:	2701      	movs	r7, #1
 80015dc:	3229      	adds	r2, #41	; 0x29
  ep->xfer_len = len;
 80015de:	63c3      	str	r3, [r0, #60]	; 0x3c
  ep->xfer_count = 0U;
 80015e0:	6406      	str	r6, [r0, #64]	; 0x40
  ep->num = ep_addr & 0x7FU;
 80015e2:	3a01      	subs	r2, #1
  ep->is_in = 1U;
 80015e4:	7057      	strb	r7, [r2, #1]
  ep->num = ep_addr & 0x7FU;
 80015e6:	7015      	strb	r5, [r2, #0]
  if (ep->xfer_len > ep->maxpacket)
 80015e8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d92e      	bls.n	800164c <HAL_PCD_EP_Transmit+0x88>
    ep->xfer_len-=len; 
 80015ee:	1a9b      	subs	r3, r3, r2
 80015f0:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (ep->doublebuffer == 0U) 
 80015f2:	4369      	muls	r1, r5
 80015f4:	1861      	adds	r1, r4, r1
 80015f6:	000b      	movs	r3, r1
 80015f8:	000f      	movs	r7, r1
 80015fa:	3332      	adds	r3, #50	; 0x32
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	b296      	uxth	r6, r2
 8001600:	3728      	adds	r7, #40	; 0x28
 8001602:	2b00      	cmp	r3, #0
 8001604:	d125      	bne.n	8001652 <HAL_PCD_EP_Transmit+0x8e>
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 8001606:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8001608:	0033      	movs	r3, r6
 800160a:	6b89      	ldr	r1, [r1, #56]	; 0x38
 800160c:	6820      	ldr	r0, [r4, #0]
 800160e:	f7ff ffc5 	bl	800159c <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	001a      	movs	r2, r3
 8001616:	3250      	adds	r2, #80	; 0x50
 8001618:	8811      	ldrh	r1, [r2, #0]
 800161a:	783a      	ldrb	r2, [r7, #0]
 800161c:	00d2      	lsls	r2, r2, #3
 800161e:	189b      	adds	r3, r3, r2
 8001620:	4a50      	ldr	r2, [pc, #320]	; (8001764 <HAL_PCD_EP_Transmit+0x1a0>)
 8001622:	185b      	adds	r3, r3, r1
 8001624:	189b      	adds	r3, r3, r2
 8001626:	801e      	strh	r6, [r3, #0]
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 8001628:	211c      	movs	r1, #28
 800162a:	434d      	muls	r5, r1
 800162c:	1965      	adds	r5, r4, r5
 800162e:	3528      	adds	r5, #40	; 0x28
 8001630:	782a      	ldrb	r2, [r5, #0]
 8001632:	6823      	ldr	r3, [r4, #0]
 8001634:	0092      	lsls	r2, r2, #2
 8001636:	189b      	adds	r3, r3, r2
 8001638:	8819      	ldrh	r1, [r3, #0]
 800163a:	4a4b      	ldr	r2, [pc, #300]	; (8001768 <HAL_PCD_EP_Transmit+0x1a4>)
}
 800163c:	2000      	movs	r0, #0
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 800163e:	4011      	ands	r1, r2
 8001640:	2230      	movs	r2, #48	; 0x30
 8001642:	4051      	eors	r1, r2
 8001644:	4a49      	ldr	r2, [pc, #292]	; (800176c <HAL_PCD_EP_Transmit+0x1a8>)
 8001646:	430a      	orrs	r2, r1
 8001648:	801a      	strh	r2, [r3, #0]
}
 800164a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->xfer_len =0U;
 800164c:	63c6      	str	r6, [r0, #60]	; 0x3c
 800164e:	001a      	movs	r2, r3
 8001650:	e7cf      	b.n	80015f2 <HAL_PCD_EP_Transmit+0x2e>
    if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001652:	783b      	ldrb	r3, [r7, #0]
 8001654:	6820      	ldr	r0, [r4, #0]
 8001656:	009f      	lsls	r7, r3, #2
 8001658:	5a3f      	ldrh	r7, [r7, r0]
 800165a:	3129      	adds	r1, #41	; 0x29
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 800165c:	7809      	ldrb	r1, [r1, #0]
    if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 800165e:	067f      	lsls	r7, r7, #25
 8001660:	d545      	bpl.n	80016ee <HAL_PCD_EP_Transmit+0x12a>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001662:	2900      	cmp	r1, #0
 8001664:	d137      	bne.n	80016d6 <HAL_PCD_EP_Transmit+0x112>
 8001666:	0001      	movs	r1, r0
 8001668:	3150      	adds	r1, #80	; 0x50
 800166a:	8809      	ldrh	r1, [r1, #0]
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	185b      	adds	r3, r3, r1
 8001670:	493f      	ldr	r1, [pc, #252]	; (8001770 <HAL_PCD_EP_Transmit+0x1ac>)
 8001672:	1841      	adds	r1, r0, r1
 8001674:	185b      	adds	r3, r3, r1
 8001676:	2a3e      	cmp	r2, #62	; 0x3e
 8001678:	d925      	bls.n	80016c6 <HAL_PCD_EP_Transmit+0x102>
 800167a:	0951      	lsrs	r1, r2, #5
 800167c:	b289      	uxth	r1, r1
 800167e:	06d2      	lsls	r2, r2, #27
 8001680:	d101      	bne.n	8001686 <HAL_PCD_EP_Transmit+0xc2>
 8001682:	3901      	subs	r1, #1
 8001684:	b289      	uxth	r1, r1
 8001686:	4a3b      	ldr	r2, [pc, #236]	; (8001774 <HAL_PCD_EP_Transmit+0x1b0>)
 8001688:	0289      	lsls	r1, r1, #10
 800168a:	4311      	orrs	r1, r2
 800168c:	8019      	strh	r1, [r3, #0]
      pmabuffer = ep->pmaaddr1;
 800168e:	231c      	movs	r3, #28
 8001690:	436b      	muls	r3, r5
 8001692:	18e3      	adds	r3, r4, r3
 8001694:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 8001696:	271c      	movs	r7, #28
 8001698:	436f      	muls	r7, r5
 800169a:	19e7      	adds	r7, r4, r7
 800169c:	0033      	movs	r3, r6
 800169e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80016a0:	f7ff ff7c 	bl	800159c <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in)
 80016a4:	003b      	movs	r3, r7
 80016a6:	3329      	adds	r3, #41	; 0x29
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	6821      	ldr	r1, [r4, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d14d      	bne.n	800174c <HAL_PCD_EP_Transmit+0x188>
 80016b0:	3728      	adds	r7, #40	; 0x28
 80016b2:	783b      	ldrb	r3, [r7, #0]
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	18cb      	adds	r3, r1, r3
 80016b8:	881a      	ldrh	r2, [r3, #0]
 80016ba:	492f      	ldr	r1, [pc, #188]	; (8001778 <HAL_PCD_EP_Transmit+0x1b4>)
 80016bc:	4011      	ands	r1, r2
 80016be:	4a2f      	ldr	r2, [pc, #188]	; (800177c <HAL_PCD_EP_Transmit+0x1b8>)
 80016c0:	430a      	orrs	r2, r1
 80016c2:	801a      	strh	r2, [r3, #0]
 80016c4:	e7b0      	b.n	8001628 <HAL_PCD_EP_Transmit+0x64>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 80016c6:	0851      	lsrs	r1, r2, #1
 80016c8:	b289      	uxth	r1, r1
 80016ca:	07d2      	lsls	r2, r2, #31
 80016cc:	d501      	bpl.n	80016d2 <HAL_PCD_EP_Transmit+0x10e>
 80016ce:	3101      	adds	r1, #1
 80016d0:	b289      	uxth	r1, r1
 80016d2:	0289      	lsls	r1, r1, #10
 80016d4:	e7da      	b.n	800168c <HAL_PCD_EP_Transmit+0xc8>
 80016d6:	2901      	cmp	r1, #1
 80016d8:	d1d9      	bne.n	800168e <HAL_PCD_EP_Transmit+0xca>
 80016da:	0001      	movs	r1, r0
 80016dc:	3150      	adds	r1, #80	; 0x50
 80016de:	8809      	ldrh	r1, [r1, #0]
 80016e0:	00db      	lsls	r3, r3, #3
 80016e2:	18c3      	adds	r3, r0, r3
 80016e4:	185b      	adds	r3, r3, r1
 80016e6:	4922      	ldr	r1, [pc, #136]	; (8001770 <HAL_PCD_EP_Transmit+0x1ac>)
 80016e8:	185b      	adds	r3, r3, r1
 80016ea:	801a      	strh	r2, [r3, #0]
 80016ec:	e7cf      	b.n	800168e <HAL_PCD_EP_Transmit+0xca>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 80016ee:	2900      	cmp	r1, #0
 80016f0:	d120      	bne.n	8001734 <HAL_PCD_EP_Transmit+0x170>
 80016f2:	0001      	movs	r1, r0
 80016f4:	3150      	adds	r1, #80	; 0x50
 80016f6:	8809      	ldrh	r1, [r1, #0]
 80016f8:	00db      	lsls	r3, r3, #3
 80016fa:	185b      	adds	r3, r3, r1
 80016fc:	4919      	ldr	r1, [pc, #100]	; (8001764 <HAL_PCD_EP_Transmit+0x1a0>)
 80016fe:	1841      	adds	r1, r0, r1
 8001700:	185b      	adds	r3, r3, r1
 8001702:	2a3e      	cmp	r2, #62	; 0x3e
 8001704:	d90e      	bls.n	8001724 <HAL_PCD_EP_Transmit+0x160>
 8001706:	0951      	lsrs	r1, r2, #5
 8001708:	b289      	uxth	r1, r1
 800170a:	06d2      	lsls	r2, r2, #27
 800170c:	d101      	bne.n	8001712 <HAL_PCD_EP_Transmit+0x14e>
 800170e:	3901      	subs	r1, #1
 8001710:	b289      	uxth	r1, r1
 8001712:	4a18      	ldr	r2, [pc, #96]	; (8001774 <HAL_PCD_EP_Transmit+0x1b0>)
 8001714:	0289      	lsls	r1, r1, #10
 8001716:	4311      	orrs	r1, r2
 8001718:	8019      	strh	r1, [r3, #0]
      pmabuffer = ep->pmaaddr0;
 800171a:	231c      	movs	r3, #28
 800171c:	436b      	muls	r3, r5
 800171e:	18e3      	adds	r3, r4, r3
 8001720:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
 8001722:	e7b8      	b.n	8001696 <HAL_PCD_EP_Transmit+0xd2>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001724:	0851      	lsrs	r1, r2, #1
 8001726:	b289      	uxth	r1, r1
 8001728:	07d2      	lsls	r2, r2, #31
 800172a:	d501      	bpl.n	8001730 <HAL_PCD_EP_Transmit+0x16c>
 800172c:	3101      	adds	r1, #1
 800172e:	b289      	uxth	r1, r1
 8001730:	0289      	lsls	r1, r1, #10
 8001732:	e7f1      	b.n	8001718 <HAL_PCD_EP_Transmit+0x154>
 8001734:	2901      	cmp	r1, #1
 8001736:	d1f0      	bne.n	800171a <HAL_PCD_EP_Transmit+0x156>
 8001738:	0001      	movs	r1, r0
 800173a:	3150      	adds	r1, #80	; 0x50
 800173c:	8809      	ldrh	r1, [r1, #0]
 800173e:	00db      	lsls	r3, r3, #3
 8001740:	18c3      	adds	r3, r0, r3
 8001742:	185b      	adds	r3, r3, r1
 8001744:	4907      	ldr	r1, [pc, #28]	; (8001764 <HAL_PCD_EP_Transmit+0x1a0>)
 8001746:	185b      	adds	r3, r3, r1
 8001748:	801a      	strh	r2, [r3, #0]
 800174a:	e7e6      	b.n	800171a <HAL_PCD_EP_Transmit+0x156>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in)
 800174c:	2b01      	cmp	r3, #1
 800174e:	d000      	beq.n	8001752 <HAL_PCD_EP_Transmit+0x18e>
 8001750:	e76a      	b.n	8001628 <HAL_PCD_EP_Transmit+0x64>
 8001752:	3728      	adds	r7, #40	; 0x28
 8001754:	783a      	ldrb	r2, [r7, #0]
 8001756:	0092      	lsls	r2, r2, #2
 8001758:	188b      	adds	r3, r1, r2
 800175a:	881a      	ldrh	r2, [r3, #0]
 800175c:	4906      	ldr	r1, [pc, #24]	; (8001778 <HAL_PCD_EP_Transmit+0x1b4>)
 800175e:	4011      	ands	r1, r2
 8001760:	4a07      	ldr	r2, [pc, #28]	; (8001780 <HAL_PCD_EP_Transmit+0x1bc>)
 8001762:	e7ad      	b.n	80016c0 <HAL_PCD_EP_Transmit+0xfc>
 8001764:	00000402 	.word	0x00000402
 8001768:	ffff8fbf 	.word	0xffff8fbf
 800176c:	ffff8080 	.word	0xffff8080
 8001770:	00000406 	.word	0x00000406
 8001774:	ffff8000 	.word	0xffff8000
 8001778:	00000f0f 	.word	0x00000f0f
 800177c:	ffff80c0 	.word	0xffff80c0
 8001780:	ffffc080 	.word	0xffffc080

08001784 <PCD_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8001784:	b570      	push	{r4, r5, r6, lr}
  uint32_t n = (uint32_t)wNBytes >> 1U;
  uint32_t i;
  uint16_t *pdwVal;
  uint32_t temp;
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr + (uint32_t)USBx + 0x400U));
 8001786:	2580      	movs	r5, #128	; 0x80
 8001788:	00ed      	lsls	r5, r5, #3
 800178a:	1940      	adds	r0, r0, r5
  uint32_t n = (uint32_t)wNBytes >> 1U;
 800178c:	085c      	lsrs	r4, r3, #1
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr + (uint32_t)USBx + 0x400U));
 800178e:	1882      	adds	r2, r0, r2
  
  for (i = n; i != 0U; i--)
 8001790:	0026      	movs	r6, r4
 8001792:	0008      	movs	r0, r1
 8001794:	2e00      	cmp	r6, #0
 8001796:	d107      	bne.n	80017a8 <PCD_ReadPMA+0x24>
 8001798:	0064      	lsls	r4, r4, #1
 800179a:	1909      	adds	r1, r1, r4
 800179c:	1912      	adds	r2, r2, r4
    temp = *pdwVal++;
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
    *pbUsrBuf++ = ((temp >> 8) & 0xFF);
  }
  
  if (wNBytes % 2)
 800179e:	07db      	lsls	r3, r3, #31
 80017a0:	d501      	bpl.n	80017a6 <PCD_ReadPMA+0x22>
  {
    temp = *pdwVal++;
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
 80017a2:	8813      	ldrh	r3, [r2, #0]
 80017a4:	700b      	strb	r3, [r1, #0]
  }
}
 80017a6:	bd70      	pop	{r4, r5, r6, pc}
    temp = *pdwVal++;
 80017a8:	1a45      	subs	r5, r0, r1
 80017aa:	5aad      	ldrh	r5, [r5, r2]
  for (i = n; i != 0U; i--)
 80017ac:	3e01      	subs	r6, #1
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
 80017ae:	7005      	strb	r5, [r0, #0]
    *pbUsrBuf++ = ((temp >> 8) & 0xFF);
 80017b0:	0a2d      	lsrs	r5, r5, #8
 80017b2:	7045      	strb	r5, [r0, #1]
 80017b4:	3002      	adds	r0, #2
 80017b6:	e7ed      	b.n	8001794 <PCD_ReadPMA+0x10>

080017b8 <HAL_PCD_IRQHandler>:
{
 80017b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80017ba:	6803      	ldr	r3, [r0, #0]
{
 80017bc:	b085      	sub	sp, #20
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80017be:	3306      	adds	r3, #6
 80017c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
{
 80017c2:	0004      	movs	r4, r0
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	da00      	bge.n	80017cc <HAL_PCD_IRQHandler+0x14>
 80017ca:	e061      	b.n	8001890 <HAL_PCD_IRQHandler+0xd8>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 80017cc:	6823      	ldr	r3, [r4, #0]
 80017ce:	3306      	adds	r3, #6
 80017d0:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 80017d2:	0552      	lsls	r2, r2, #21
 80017d4:	d50a      	bpl.n	80017ec <HAL_PCD_IRQHandler+0x34>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80017d6:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 80017d8:	4986      	ldr	r1, [pc, #536]	; (80019f4 <HAL_PCD_IRQHandler+0x23c>)
    HAL_PCD_ResetCallback(hpcd);
 80017da:	0020      	movs	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80017dc:	400a      	ands	r2, r1
 80017de:	87da      	strh	r2, [r3, #62]	; 0x3e
    HAL_PCD_ResetCallback(hpcd);
 80017e0:	f002 fcc2 	bl	8004168 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 80017e4:	2100      	movs	r1, #0
 80017e6:	0020      	movs	r0, r4
 80017e8:	f7ff fb81 	bl	8000eee <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 80017ec:	6823      	ldr	r3, [r4, #0]
 80017ee:	1d99      	adds	r1, r3, #6
 80017f0:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 80017f2:	0452      	lsls	r2, r2, #17
 80017f4:	d503      	bpl.n	80017fe <HAL_PCD_IRQHandler+0x46>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 80017f6:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 80017f8:	487f      	ldr	r0, [pc, #508]	; (80019f8 <HAL_PCD_IRQHandler+0x240>)
 80017fa:	4002      	ands	r2, r0
 80017fc:	87ca      	strh	r2, [r1, #62]	; 0x3e
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 80017fe:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 8001800:	0492      	lsls	r2, r2, #18
 8001802:	d503      	bpl.n	800180c <HAL_PCD_IRQHandler+0x54>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8001804:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 8001806:	487d      	ldr	r0, [pc, #500]	; (80019fc <HAL_PCD_IRQHandler+0x244>)
 8001808:	4002      	ands	r2, r0
 800180a:	87ca      	strh	r2, [r1, #62]	; 0x3e
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 800180c:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 800180e:	04d2      	lsls	r2, r2, #19
 8001810:	d50f      	bpl.n	8001832 <HAL_PCD_IRQHandler+0x7a>
    hpcd->Instance->CNTR &= (uint16_t)(~(USB_CNTR_LPMODE));
 8001812:	2104      	movs	r1, #4
 8001814:	3302      	adds	r3, #2
 8001816:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
    HAL_PCD_ResumeCallback(hpcd);
 8001818:	0020      	movs	r0, r4
    hpcd->Instance->CNTR &= (uint16_t)(~(USB_CNTR_LPMODE));
 800181a:	438a      	bics	r2, r1
 800181c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hpcd->Instance->CNTR = wInterrupt_Mask;
 800181e:	4a78      	ldr	r2, [pc, #480]	; (8001a00 <HAL_PCD_IRQHandler+0x248>)
 8001820:	87da      	strh	r2, [r3, #62]	; 0x3e
    HAL_PCD_ResumeCallback(hpcd);
 8001822:	f002 fcc5 	bl	80041b0 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8001826:	6823      	ldr	r3, [r4, #0]
 8001828:	4976      	ldr	r1, [pc, #472]	; (8001a04 <HAL_PCD_IRQHandler+0x24c>)
 800182a:	3306      	adds	r3, #6
 800182c:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 800182e:	400a      	ands	r2, r1
 8001830:	87da      	strh	r2, [r3, #62]	; 0x3e
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8001832:	6823      	ldr	r3, [r4, #0]
 8001834:	1d9a      	adds	r2, r3, #6
 8001836:	8fd1      	ldrh	r1, [r2, #62]	; 0x3e
 8001838:	0509      	lsls	r1, r1, #20
 800183a:	d512      	bpl.n	8001862 <HAL_PCD_IRQHandler+0xaa>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 800183c:	8fd1      	ldrh	r1, [r2, #62]	; 0x3e
 800183e:	4872      	ldr	r0, [pc, #456]	; (8001a08 <HAL_PCD_IRQHandler+0x250>)
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001840:	3302      	adds	r3, #2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8001842:	4001      	ands	r1, r0
 8001844:	87d1      	strh	r1, [r2, #62]	; 0x3e
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001846:	2108      	movs	r1, #8
 8001848:	8fd8      	ldrh	r0, [r3, #62]	; 0x3e
 800184a:	4301      	orrs	r1, r0
 800184c:	87d9      	strh	r1, [r3, #62]	; 0x3e
    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 800184e:	2104      	movs	r1, #4
 8001850:	8fd8      	ldrh	r0, [r3, #62]	; 0x3e
 8001852:	4301      	orrs	r1, r0
 8001854:	87d9      	strh	r1, [r3, #62]	; 0x3e
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8001856:	8fd3      	ldrh	r3, [r2, #62]	; 0x3e
 8001858:	04db      	lsls	r3, r3, #19
 800185a:	d402      	bmi.n	8001862 <HAL_PCD_IRQHandler+0xaa>
      HAL_PCD_SuspendCallback(hpcd);
 800185c:	0020      	movs	r0, r4
 800185e:	f002 fc95 	bl	800418c <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8001862:	6823      	ldr	r3, [r4, #0]
 8001864:	3306      	adds	r3, #6
 8001866:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8001868:	0592      	lsls	r2, r2, #22
 800186a:	d506      	bpl.n	800187a <HAL_PCD_IRQHandler+0xc2>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 800186c:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 800186e:	4967      	ldr	r1, [pc, #412]	; (8001a0c <HAL_PCD_IRQHandler+0x254>)
    HAL_PCD_SOFCallback(hpcd);
 8001870:	0020      	movs	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8001872:	400a      	ands	r2, r1
 8001874:	87da      	strh	r2, [r3, #62]	; 0x3e
    HAL_PCD_SOFCallback(hpcd);
 8001876:	f002 fc70 	bl	800415a <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 800187a:	6823      	ldr	r3, [r4, #0]
 800187c:	3306      	adds	r3, #6
 800187e:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8001880:	05d2      	lsls	r2, r2, #23
 8001882:	d503      	bpl.n	800188c <HAL_PCD_IRQHandler+0xd4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8001884:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8001886:	4962      	ldr	r1, [pc, #392]	; (8001a10 <HAL_PCD_IRQHandler+0x258>)
 8001888:	400a      	ands	r2, r1
 800188a:	87da      	strh	r2, [r3, #62]	; 0x3e
}
 800188c:	b005      	add	sp, #20
 800188e:	bdf0      	pop	{r4, r5, r6, r7, pc}
{
  PCD_EPTypeDef *ep;
  uint16_t count=0U;
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0U;
 8001890:	ab02      	add	r3, sp, #8
 8001892:	1d9f      	adds	r7, r3, #6
 8001894:	2300      	movs	r3, #0
 8001896:	803b      	strh	r3, [r7, #0]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0U)
 8001898:	6820      	ldr	r0, [r4, #0]
 800189a:	aa03      	add	r2, sp, #12
 800189c:	1d83      	adds	r3, r0, #6
 800189e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	8013      	strh	r3, [r2, #0]
 80018a4:	b21b      	sxth	r3, r3
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	db00      	blt.n	80018ac <HAL_PCD_IRQHandler+0xf4>
 80018aa:	e78f      	b.n	80017cc <HAL_PCD_IRQHandler+0x14>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80018ac:	230f      	movs	r3, #15
 80018ae:	8816      	ldrh	r6, [r2, #0]
 80018b0:	401e      	ands	r6, r3
    
    if (EPindex == 0U)
 80018b2:	d000      	beq.n	80018b6 <HAL_PCD_IRQHandler+0xfe>
 80018b4:	e0bc      	b.n	8001a30 <HAL_PCD_IRQHandler+0x278>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80018b6:	2110      	movs	r1, #16
 80018b8:	8813      	ldrh	r3, [r2, #0]
 80018ba:	4019      	ands	r1, r3
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80018bc:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80018be:	2900      	cmp	r1, #0
 80018c0:	d126      	bne.n	8001910 <HAL_PCD_IRQHandler+0x158>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80018c2:	4a54      	ldr	r2, [pc, #336]	; (8001a14 <HAL_PCD_IRQHandler+0x25c>)
 80018c4:	4013      	ands	r3, r2
 80018c6:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80018c8:	0003      	movs	r3, r0
 80018ca:	3350      	adds	r3, #80	; 0x50
 80018cc:	881a      	ldrh	r2, [r3, #0]
 80018ce:	0023      	movs	r3, r4
 80018d0:	3328      	adds	r3, #40	; 0x28
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	18c0      	adds	r0, r0, r3
 80018d8:	4b4f      	ldr	r3, [pc, #316]	; (8001a18 <HAL_PCD_IRQHandler+0x260>)
 80018da:	1880      	adds	r0, r0, r2
 80018dc:	18c0      	adds	r0, r0, r3
 80018de:	8803      	ldrh	r3, [r0, #0]
        ep->xfer_buff += ep->xfer_count;
 80018e0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80018e2:	059b      	lsls	r3, r3, #22
 80018e4:	0d9b      	lsrs	r3, r3, #22
 80018e6:	6423      	str	r3, [r4, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 80018e8:	18d3      	adds	r3, r2, r3
 80018ea:	63a3      	str	r3, [r4, #56]	; 0x38
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80018ec:	0020      	movs	r0, r4
 80018ee:	f002 fc29 	bl	8004144 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 80018f2:	1d63      	adds	r3, r4, #5
 80018f4:	7fda      	ldrb	r2, [r3, #31]
 80018f6:	2a00      	cmp	r2, #0
 80018f8:	d0ce      	beq.n	8001898 <HAL_PCD_IRQHandler+0xe0>
 80018fa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80018fc:	2800      	cmp	r0, #0
 80018fe:	d1cb      	bne.n	8001898 <HAL_PCD_IRQHandler+0xe0>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8001900:	2280      	movs	r2, #128	; 0x80
 8001902:	7fd9      	ldrb	r1, [r3, #31]
 8001904:	4311      	orrs	r1, r2
 8001906:	6822      	ldr	r2, [r4, #0]
 8001908:	324c      	adds	r2, #76	; 0x4c
 800190a:	8011      	strh	r1, [r2, #0]
          hpcd->USB_Address = 0U;
 800190c:	77d8      	strb	r0, [r3, #31]
 800190e:	e7c3      	b.n	8001898 <HAL_PCD_IRQHandler+0xe0>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001910:	803b      	strh	r3, [r7, #0]
        
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001912:	883a      	ldrh	r2, [r7, #0]
 8001914:	0512      	lsls	r2, r2, #20
 8001916:	d520      	bpl.n	800195a <HAL_PCD_IRQHandler+0x1a2>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001918:	0003      	movs	r3, r0
 800191a:	3350      	adds	r3, #80	; 0x50
 800191c:	881a      	ldrh	r2, [r3, #0]
 800191e:	2384      	movs	r3, #132	; 0x84
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	5ce3      	ldrb	r3, [r4, r3]
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)(void*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);
 8001924:	0021      	movs	r1, r4
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	18c3      	adds	r3, r0, r3
 800192a:	189b      	adds	r3, r3, r2
 800192c:	4a3b      	ldr	r2, [pc, #236]	; (8001a1c <HAL_PCD_IRQHandler+0x264>)
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)(void*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);
 800192e:	31ed      	adds	r1, #237	; 0xed
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001930:	189b      	adds	r3, r3, r2
 8001932:	0022      	movs	r2, r4
 8001934:	881b      	ldrh	r3, [r3, #0]
 8001936:	3209      	adds	r2, #9
 8001938:	059b      	lsls	r3, r3, #22
 800193a:	0d9b      	lsrs	r3, r3, #22
 800193c:	32ff      	adds	r2, #255	; 0xff
 800193e:	6193      	str	r3, [r2, #24]
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)(void*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);
 8001940:	31ff      	adds	r1, #255	; 0xff
 8001942:	8892      	ldrh	r2, [r2, #4]
 8001944:	f7ff ff1e 	bl	8001784 <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001948:	6822      	ldr	r2, [r4, #0]
 800194a:	4935      	ldr	r1, [pc, #212]	; (8001a20 <HAL_PCD_IRQHandler+0x268>)
 800194c:	8813      	ldrh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 800194e:	0020      	movs	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001950:	400b      	ands	r3, r1
 8001952:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8001954:	f002 fbe0 	bl	8004118 <HAL_PCD_SetupStageCallback>
 8001958:	e79e      	b.n	8001898 <HAL_PCD_IRQHandler+0xe0>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800195a:	883a      	ldrh	r2, [r7, #0]
 800195c:	b212      	sxth	r2, r2
 800195e:	2a00      	cmp	r2, #0
 8001960:	da9a      	bge.n	8001898 <HAL_PCD_IRQHandler+0xe0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001962:	4a2f      	ldr	r2, [pc, #188]	; (8001a20 <HAL_PCD_IRQHandler+0x268>)
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001964:	0025      	movs	r5, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001966:	4013      	ands	r3, r2
 8001968:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800196a:	0003      	movs	r3, r0
 800196c:	3350      	adds	r3, #80	; 0x50
 800196e:	881a      	ldrh	r2, [r3, #0]
 8001970:	2384      	movs	r3, #132	; 0x84
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	5ce3      	ldrb	r3, [r4, r3]
 8001976:	3509      	adds	r5, #9
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	18c3      	adds	r3, r0, r3
 800197c:	189b      	adds	r3, r3, r2
 800197e:	4a27      	ldr	r2, [pc, #156]	; (8001a1c <HAL_PCD_IRQHandler+0x264>)
 8001980:	35ff      	adds	r5, #255	; 0xff
 8001982:	189b      	adds	r3, r3, r2
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	059b      	lsls	r3, r3, #22
 8001988:	0d9b      	lsrs	r3, r3, #22
 800198a:	61ab      	str	r3, [r5, #24]
          
          if (ep->xfer_count != 0U)
 800198c:	d007      	beq.n	800199e <HAL_PCD_IRQHandler+0x1e6>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 800198e:	88aa      	ldrh	r2, [r5, #4]
 8001990:	6929      	ldr	r1, [r5, #16]
 8001992:	f7ff fef7 	bl	8001784 <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8001996:	692b      	ldr	r3, [r5, #16]
 8001998:	69aa      	ldr	r2, [r5, #24]
 800199a:	189b      	adds	r3, r3, r2
 800199c:	612b      	str	r3, [r5, #16]
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800199e:	2100      	movs	r1, #0
 80019a0:	0020      	movs	r0, r4
 80019a2:	f002 fbc3 	bl	800412c <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket)
 80019a6:	6822      	ldr	r2, [r4, #0]
 80019a8:	491c      	ldr	r1, [pc, #112]	; (8001a1c <HAL_PCD_IRQHandler+0x264>)
 80019aa:	0013      	movs	r3, r2
 80019ac:	3350      	adds	r3, #80	; 0x50
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	68e8      	ldr	r0, [r5, #12]
 80019b2:	1851      	adds	r1, r2, r1
 80019b4:	18c9      	adds	r1, r1, r3
 80019b6:	283e      	cmp	r0, #62	; 0x3e
 80019b8:	d913      	bls.n	80019e2 <HAL_PCD_IRQHandler+0x22a>
 80019ba:	0943      	lsrs	r3, r0, #5
 80019bc:	b29b      	uxth	r3, r3
 80019be:	06c0      	lsls	r0, r0, #27
 80019c0:	d101      	bne.n	80019c6 <HAL_PCD_IRQHandler+0x20e>
 80019c2:	3b01      	subs	r3, #1
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	4817      	ldr	r0, [pc, #92]	; (8001a24 <HAL_PCD_IRQHandler+0x26c>)
 80019c8:	029b      	lsls	r3, r3, #10
 80019ca:	4303      	orrs	r3, r0
 80019cc:	800b      	strh	r3, [r1, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID)
 80019ce:	8811      	ldrh	r1, [r2, #0]
 80019d0:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <HAL_PCD_IRQHandler+0x270>)
 80019d2:	4019      	ands	r1, r3
 80019d4:	23c0      	movs	r3, #192	; 0xc0
 80019d6:	019b      	lsls	r3, r3, #6
 80019d8:	4059      	eors	r1, r3
 80019da:	4b14      	ldr	r3, [pc, #80]	; (8001a2c <HAL_PCD_IRQHandler+0x274>)
 80019dc:	430b      	orrs	r3, r1
 80019de:	8013      	strh	r3, [r2, #0]
 80019e0:	e75a      	b.n	8001898 <HAL_PCD_IRQHandler+0xe0>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket)
 80019e2:	0843      	lsrs	r3, r0, #1
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	07c0      	lsls	r0, r0, #31
 80019e8:	d501      	bpl.n	80019ee <HAL_PCD_IRQHandler+0x236>
 80019ea:	3301      	adds	r3, #1
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	029b      	lsls	r3, r3, #10
 80019f0:	e7ec      	b.n	80019cc <HAL_PCD_IRQHandler+0x214>
 80019f2:	46c0      	nop			; (mov r8, r8)
 80019f4:	fffffbff 	.word	0xfffffbff
 80019f8:	ffffbfff 	.word	0xffffbfff
 80019fc:	ffffdfff 	.word	0xffffdfff
 8001a00:	ffffbd00 	.word	0xffffbd00
 8001a04:	ffffefff 	.word	0xffffefff
 8001a08:	fffff7ff 	.word	0xfffff7ff
 8001a0c:	fffffdff 	.word	0xfffffdff
 8001a10:	fffffeff 	.word	0xfffffeff
 8001a14:	ffff8f0f 	.word	0xffff8f0f
 8001a18:	00000402 	.word	0x00000402
 8001a1c:	00000406 	.word	0x00000406
 8001a20:	00000f8f 	.word	0x00000f8f
 8001a24:	ffff8000 	.word	0xffff8000
 8001a28:	ffffbf8f 	.word	0xffffbf8f
 8001a2c:	ffff8080 	.word	0xffff8080
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 8001a30:	00b3      	lsls	r3, r6, #2
 8001a32:	18c1      	adds	r1, r0, r3
 8001a34:	9301      	str	r3, [sp, #4]
 8001a36:	880b      	ldrh	r3, [r1, #0]
 8001a38:	803b      	strh	r3, [r7, #0]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001a3a:	883a      	ldrh	r2, [r7, #0]
 8001a3c:	b212      	sxth	r2, r2
 8001a3e:	2a00      	cmp	r2, #0
 8001a40:	da3c      	bge.n	8001abc <HAL_PCD_IRQHandler+0x304>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8001a42:	4a73      	ldr	r2, [pc, #460]	; (8001c10 <HAL_PCD_IRQHandler+0x458>)
 8001a44:	4013      	ands	r3, r2
 8001a46:	800b      	strh	r3, [r1, #0]
        ep = &hpcd->OUT_ep[EPindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8001a48:	211c      	movs	r1, #28
 8001a4a:	4371      	muls	r1, r6
 8001a4c:	1861      	adds	r1, r4, r1
 8001a4e:	000b      	movs	r3, r1
 8001a50:	0002      	movs	r2, r0
 8001a52:	33ff      	adds	r3, #255	; 0xff
 8001a54:	7cdd      	ldrb	r5, [r3, #19]
 8001a56:	3250      	adds	r2, #80	; 0x50
 8001a58:	7a5b      	ldrb	r3, [r3, #9]
 8001a5a:	2d00      	cmp	r5, #0
 8001a5c:	d173      	bne.n	8001b46 <HAL_PCD_IRQHandler+0x38e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001a5e:	8812      	ldrh	r2, [r2, #0]
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	18c3      	adds	r3, r0, r3
 8001a64:	189b      	adds	r3, r3, r2
 8001a66:	4a6b      	ldr	r2, [pc, #428]	; (8001c14 <HAL_PCD_IRQHandler+0x45c>)
 8001a68:	189b      	adds	r3, r3, r2
 8001a6a:	881d      	ldrh	r5, [r3, #0]
 8001a6c:	05ad      	lsls	r5, r5, #22
 8001a6e:	0dad      	lsrs	r5, r5, #22
          if (count != 0U)
 8001a70:	d007      	beq.n	8001a82 <HAL_PCD_IRQHandler+0x2ca>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001a72:	000b      	movs	r3, r1
 8001a74:	31fc      	adds	r1, #252	; 0xfc
 8001a76:	33fe      	adds	r3, #254	; 0xfe
 8001a78:	89da      	ldrh	r2, [r3, #14]
 8001a7a:	69c9      	ldr	r1, [r1, #28]
 8001a7c:	002b      	movs	r3, r5
 8001a7e:	f7ff fe81 	bl	8001784 <PCD_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT)  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8001a82:	211c      	movs	r1, #28
 8001a84:	0008      	movs	r0, r1
 8001a86:	4370      	muls	r0, r6
 8001a88:	1820      	adds	r0, r4, r0
 8001a8a:	0002      	movs	r2, r0
 8001a8c:	32fc      	adds	r2, #252	; 0xfc
 8001a8e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001a90:	195b      	adds	r3, r3, r5
 8001a92:	6253      	str	r3, [r2, #36]	; 0x24
        ep->xfer_buff+=count;
 8001a94:	69d3      	ldr	r3, [r2, #28]
 8001a96:	469c      	mov	ip, r3
 8001a98:	44ac      	add	ip, r5
 8001a9a:	4663      	mov	r3, ip
 8001a9c:	61d3      	str	r3, [r2, #28]
       
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001a9e:	6a13      	ldr	r3, [r2, #32]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <HAL_PCD_IRQHandler+0x2f4>
 8001aa4:	6992      	ldr	r2, [r2, #24]
 8001aa6:	4295      	cmp	r5, r2
 8001aa8:	d300      	bcc.n	8001aac <HAL_PCD_IRQHandler+0x2f4>
 8001aaa:	e07b      	b.n	8001ba4 <HAL_PCD_IRQHandler+0x3ec>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001aac:	000b      	movs	r3, r1
 8001aae:	4373      	muls	r3, r6
 8001ab0:	18e3      	adds	r3, r4, r3
 8001ab2:	33ff      	adds	r3, #255	; 0xff
 8001ab4:	7a59      	ldrb	r1, [r3, #9]
 8001ab6:	0020      	movs	r0, r4
 8001ab8:	f002 fb38 	bl	800412c <HAL_PCD_DataOutStageCallback>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001abc:	2280      	movs	r2, #128	; 0x80
 8001abe:	883b      	ldrh	r3, [r7, #0]
 8001ac0:	4213      	tst	r3, r2
 8001ac2:	d100      	bne.n	8001ac6 <HAL_PCD_IRQHandler+0x30e>
 8001ac4:	e6e8      	b.n	8001898 <HAL_PCD_IRQHandler+0xe0>
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8001ac6:	6820      	ldr	r0, [r4, #0]
 8001ac8:	00b3      	lsls	r3, r6, #2
 8001aca:	18c3      	adds	r3, r0, r3
 8001acc:	881a      	ldrh	r2, [r3, #0]
 8001ace:	4952      	ldr	r1, [pc, #328]	; (8001c18 <HAL_PCD_IRQHandler+0x460>)
 8001ad0:	400a      	ands	r2, r1
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 8001ad2:	211c      	movs	r1, #28
 8001ad4:	4371      	muls	r1, r6
 8001ad6:	1861      	adds	r1, r4, r1
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8001ad8:	801a      	strh	r2, [r3, #0]
        if (ep->doublebuffer == 0U)
 8001ada:	000b      	movs	r3, r1
 8001adc:	0002      	movs	r2, r0
 8001ade:	3332      	adds	r3, #50	; 0x32
 8001ae0:	781d      	ldrb	r5, [r3, #0]
 8001ae2:	3250      	adds	r2, #80	; 0x50
 8001ae4:	3b0a      	subs	r3, #10
 8001ae6:	2d00      	cmp	r5, #0
 8001ae8:	d163      	bne.n	8001bb2 <HAL_PCD_IRQHandler+0x3fa>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	8812      	ldrh	r2, [r2, #0]
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	18c3      	adds	r3, r0, r3
 8001af2:	189b      	adds	r3, r3, r2
 8001af4:	4a49      	ldr	r2, [pc, #292]	; (8001c1c <HAL_PCD_IRQHandler+0x464>)
 8001af6:	189b      	adds	r3, r3, r2
 8001af8:	881b      	ldrh	r3, [r3, #0]
 8001afa:	059b      	lsls	r3, r3, #22
 8001afc:	0d9b      	lsrs	r3, r3, #22
 8001afe:	640b      	str	r3, [r1, #64]	; 0x40
          if (ep->xfer_count != 0)
 8001b00:	d003      	beq.n	8001b0a <HAL_PCD_IRQHandler+0x352>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001b02:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8001b04:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001b06:	f7ff fd49 	bl	800159c <PCD_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN) 
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b0a:	6822      	ldr	r2, [r4, #0]
 8001b0c:	0013      	movs	r3, r2
 8001b0e:	3350      	adds	r3, #80	; 0x50
 8001b10:	8818      	ldrh	r0, [r3, #0]
 8001b12:	231c      	movs	r3, #28
 8001b14:	435e      	muls	r6, r3
 8001b16:	19a6      	adds	r6, r4, r6
 8001b18:	0031      	movs	r1, r6
 8001b1a:	3128      	adds	r1, #40	; 0x28
 8001b1c:	780b      	ldrb	r3, [r1, #0]
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	18d3      	adds	r3, r2, r3
 8001b22:	4a3e      	ldr	r2, [pc, #248]	; (8001c1c <HAL_PCD_IRQHandler+0x464>)
 8001b24:	181b      	adds	r3, r3, r0
 8001b26:	189b      	adds	r3, r3, r2
 8001b28:	881a      	ldrh	r2, [r3, #0]
        ep->xfer_buff+=ep->xfer_count;
 8001b2a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b2c:	0592      	lsls	r2, r2, #22
 8001b2e:	0d92      	lsrs	r2, r2, #22
 8001b30:	6432      	str	r2, [r6, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 8001b32:	189a      	adds	r2, r3, r2
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8001b34:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_buff+=ep->xfer_count;
 8001b36:	63b2      	str	r2, [r6, #56]	; 0x38
 8001b38:	7809      	ldrb	r1, [r1, #0]
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001b3a:	0020      	movs	r0, r4
        if (ep->xfer_len == 0U)
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d164      	bne.n	8001c0a <HAL_PCD_IRQHandler+0x452>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001b40:	f002 fb00 	bl	8004144 <HAL_PCD_DataInStageCallback>
 8001b44:	e6a8      	b.n	8001898 <HAL_PCD_IRQHandler+0xe0>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 8001b46:	009d      	lsls	r5, r3, #2
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001b48:	8812      	ldrh	r2, [r2, #0]
 8001b4a:	00db      	lsls	r3, r3, #3
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 8001b4c:	5a2d      	ldrh	r5, [r5, r0]
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001b4e:	18c3      	adds	r3, r0, r3
 8001b50:	189b      	adds	r3, r3, r2
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 8001b52:	046d      	lsls	r5, r5, #17
 8001b54:	d51c      	bpl.n	8001b90 <HAL_PCD_IRQHandler+0x3d8>
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001b56:	4a31      	ldr	r2, [pc, #196]	; (8001c1c <HAL_PCD_IRQHandler+0x464>)
 8001b58:	189b      	adds	r3, r3, r2
 8001b5a:	881d      	ldrh	r5, [r3, #0]
 8001b5c:	05ad      	lsls	r5, r5, #22
 8001b5e:	0dad      	lsrs	r5, r5, #22
            if (count != 0U)
 8001b60:	d007      	beq.n	8001b72 <HAL_PCD_IRQHandler+0x3ba>
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001b62:	000b      	movs	r3, r1
 8001b64:	33fe      	adds	r3, #254	; 0xfe
 8001b66:	8a1a      	ldrh	r2, [r3, #16]
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001b68:	31fc      	adds	r1, #252	; 0xfc
 8001b6a:	002b      	movs	r3, r5
 8001b6c:	69c9      	ldr	r1, [r1, #28]
 8001b6e:	f7ff fe09 	bl	8001784 <PCD_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT)  
 8001b72:	231c      	movs	r3, #28
 8001b74:	4373      	muls	r3, r6
 8001b76:	18e3      	adds	r3, r4, r3
 8001b78:	33ff      	adds	r3, #255	; 0xff
 8001b7a:	7a5b      	ldrb	r3, [r3, #9]
 8001b7c:	6822      	ldr	r2, [r4, #0]
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	18d3      	adds	r3, r2, r3
 8001b82:	881a      	ldrh	r2, [r3, #0]
 8001b84:	4926      	ldr	r1, [pc, #152]	; (8001c20 <HAL_PCD_IRQHandler+0x468>)
 8001b86:	4011      	ands	r1, r2
 8001b88:	4a26      	ldr	r2, [pc, #152]	; (8001c24 <HAL_PCD_IRQHandler+0x46c>)
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	801a      	strh	r2, [r3, #0]
 8001b8e:	e778      	b.n	8001a82 <HAL_PCD_IRQHandler+0x2ca>
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001b90:	4a20      	ldr	r2, [pc, #128]	; (8001c14 <HAL_PCD_IRQHandler+0x45c>)
 8001b92:	189b      	adds	r3, r3, r2
 8001b94:	881d      	ldrh	r5, [r3, #0]
 8001b96:	05ad      	lsls	r5, r5, #22
 8001b98:	0dad      	lsrs	r5, r5, #22
            if (count != 0U)
 8001b9a:	d0ea      	beq.n	8001b72 <HAL_PCD_IRQHandler+0x3ba>
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001b9c:	000b      	movs	r3, r1
 8001b9e:	33fe      	adds	r3, #254	; 0xfe
 8001ba0:	8a5a      	ldrh	r2, [r3, #18]
 8001ba2:	e7e1      	b.n	8001b68 <HAL_PCD_IRQHandler+0x3b0>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001ba4:	30ff      	adds	r0, #255	; 0xff
 8001ba6:	7a41      	ldrb	r1, [r0, #9]
 8001ba8:	4662      	mov	r2, ip
 8001baa:	0020      	movs	r0, r4
 8001bac:	f7ff fba8 	bl	8001300 <HAL_PCD_EP_Receive>
 8001bb0:	e784      	b.n	8001abc <HAL_PCD_IRQHandler+0x304>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bb4:	8812      	ldrh	r2, [r2, #0]
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001bb6:	009d      	lsls	r5, r3, #2
 8001bb8:	5a2d      	ldrh	r5, [r5, r0]
 8001bba:	00db      	lsls	r3, r3, #3
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bbc:	18c3      	adds	r3, r0, r3
 8001bbe:	189b      	adds	r3, r3, r2
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001bc0:	066d      	lsls	r5, r5, #25
 8001bc2:	d519      	bpl.n	8001bf8 <HAL_PCD_IRQHandler+0x440>
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bc4:	4a15      	ldr	r2, [pc, #84]	; (8001c1c <HAL_PCD_IRQHandler+0x464>)
 8001bc6:	189b      	adds	r3, r3, r2
 8001bc8:	881b      	ldrh	r3, [r3, #0]
 8001bca:	059b      	lsls	r3, r3, #22
 8001bcc:	0d9b      	lsrs	r3, r3, #22
 8001bce:	640b      	str	r3, [r1, #64]	; 0x40
            if (ep->xfer_count != 0U)
 8001bd0:	d003      	beq.n	8001bda <HAL_PCD_IRQHandler+0x422>
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8001bd2:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8001bd4:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001bd6:	f7ff fce1 	bl	800159c <PCD_WritePMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN) 
 8001bda:	231c      	movs	r3, #28
 8001bdc:	4373      	muls	r3, r6
 8001bde:	18e3      	adds	r3, r4, r3
 8001be0:	3328      	adds	r3, #40	; 0x28
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	6822      	ldr	r2, [r4, #0]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	18d1      	adds	r1, r2, r3
 8001bea:	880b      	ldrh	r3, [r1, #0]
 8001bec:	4a0c      	ldr	r2, [pc, #48]	; (8001c20 <HAL_PCD_IRQHandler+0x468>)
 8001bee:	401a      	ands	r2, r3
 8001bf0:	4b0d      	ldr	r3, [pc, #52]	; (8001c28 <HAL_PCD_IRQHandler+0x470>)
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	800b      	strh	r3, [r1, #0]
 8001bf6:	e788      	b.n	8001b0a <HAL_PCD_IRQHandler+0x352>
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <HAL_PCD_IRQHandler+0x45c>)
 8001bfa:	189b      	adds	r3, r3, r2
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	059b      	lsls	r3, r3, #22
 8001c00:	0d9b      	lsrs	r3, r3, #22
 8001c02:	640b      	str	r3, [r1, #64]	; 0x40
            if (ep->xfer_count != 0U)
 8001c04:	d0e9      	beq.n	8001bda <HAL_PCD_IRQHandler+0x422>
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8001c06:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 8001c08:	e7e4      	b.n	8001bd4 <HAL_PCD_IRQHandler+0x41c>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001c0a:	f7ff fcdb 	bl	80015c4 <HAL_PCD_EP_Transmit>
 8001c0e:	e643      	b.n	8001898 <HAL_PCD_IRQHandler+0xe0>
 8001c10:	00000f8f 	.word	0x00000f8f
 8001c14:	00000406 	.word	0x00000406
 8001c18:	ffff8f0f 	.word	0xffff8f0f
 8001c1c:	00000402 	.word	0x00000402
 8001c20:	00000f0f 	.word	0x00000f0f
 8001c24:	ffff80c0 	.word	0xffff80c0
 8001c28:	ffffc080 	.word	0xffffc080

08001c2c <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 8001c2c:	b530      	push	{r4, r5, lr}
 8001c2e:	241c      	movs	r4, #28
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8001c30:	060d      	lsls	r5, r1, #24
 8001c32:	d50a      	bpl.n	8001c4a <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001c34:	257f      	movs	r5, #127	; 0x7f
 8001c36:	4029      	ands	r1, r5
 8001c38:	4361      	muls	r1, r4
 8001c3a:	3128      	adds	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001c3c:	1841      	adds	r1, r0, r1
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8001c3e:	2a00      	cmp	r2, #0
 8001c40:	d107      	bne.n	8001c52 <HAL_PCDEx_PMAConfig+0x26>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0U;
 8001c42:	728a      	strb	r2, [r1, #10]
    /*Configure the PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8001c44:	808b      	strh	r3, [r1, #4]
    ep->pmaaddr0 =  pmaadress & 0xFFFFU;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
  }
  
  return HAL_OK;
}
 8001c46:	2000      	movs	r0, #0
 8001c48:	bd30      	pop	{r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8001c4a:	4361      	muls	r1, r4
 8001c4c:	3109      	adds	r1, #9
 8001c4e:	31ff      	adds	r1, #255	; 0xff
 8001c50:	e7f4      	b.n	8001c3c <HAL_PCDEx_PMAConfig+0x10>
    ep->doublebuffer = 1U;
 8001c52:	2201      	movs	r2, #1
    ep->pmaaddr0 =  pmaadress & 0xFFFFU;
 8001c54:	80cb      	strh	r3, [r1, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8001c56:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1U;
 8001c58:	728a      	strb	r2, [r1, #10]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8001c5a:	810b      	strh	r3, [r1, #8]
 8001c5c:	e7f3      	b.n	8001c46 <HAL_PCDEx_PMAConfig+0x1a>
	...

08001c60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c60:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c62:	6803      	ldr	r3, [r0, #0]
{
 8001c64:	b085      	sub	sp, #20
 8001c66:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c68:	07db      	lsls	r3, r3, #31
 8001c6a:	d42f      	bmi.n	8001ccc <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6c:	682b      	ldr	r3, [r5, #0]
 8001c6e:	079b      	lsls	r3, r3, #30
 8001c70:	d500      	bpl.n	8001c74 <HAL_RCC_OscConfig+0x14>
 8001c72:	e086      	b.n	8001d82 <HAL_RCC_OscConfig+0x122>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c74:	682b      	ldr	r3, [r5, #0]
 8001c76:	071b      	lsls	r3, r3, #28
 8001c78:	d500      	bpl.n	8001c7c <HAL_RCC_OscConfig+0x1c>
 8001c7a:	e0c6      	b.n	8001e0a <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c7c:	682b      	ldr	r3, [r5, #0]
 8001c7e:	075b      	lsls	r3, r3, #29
 8001c80:	d500      	bpl.n	8001c84 <HAL_RCC_OscConfig+0x24>
 8001c82:	e0e9      	b.n	8001e58 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001c84:	682b      	ldr	r3, [r5, #0]
 8001c86:	06db      	lsls	r3, r3, #27
 8001c88:	d51a      	bpl.n	8001cc0 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001c8a:	696a      	ldr	r2, [r5, #20]
 8001c8c:	4cba      	ldr	r4, [pc, #744]	; (8001f78 <HAL_RCC_OscConfig+0x318>)
 8001c8e:	2304      	movs	r3, #4
 8001c90:	2a01      	cmp	r2, #1
 8001c92:	d000      	beq.n	8001c96 <HAL_RCC_OscConfig+0x36>
 8001c94:	e155      	b.n	8001f42 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c96:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c98:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c9a:	430b      	orrs	r3, r1
 8001c9c:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8001c9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001ca4:	f7fe ff1a 	bl	8000adc <HAL_GetTick>
 8001ca8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001caa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001cac:	4233      	tst	r3, r6
 8001cae:	d100      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x52>
 8001cb0:	e140      	b.n	8001f34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001cb2:	21f8      	movs	r1, #248	; 0xf8
 8001cb4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001cb6:	69ab      	ldr	r3, [r5, #24]
 8001cb8:	438a      	bics	r2, r1
 8001cba:	00db      	lsls	r3, r3, #3
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cc0:	6a29      	ldr	r1, [r5, #32]
 8001cc2:	2900      	cmp	r1, #0
 8001cc4:	d000      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x68>
 8001cc6:	e163      	b.n	8001f90 <HAL_RCC_OscConfig+0x330>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001cc8:	2000      	movs	r0, #0
 8001cca:	e018      	b.n	8001cfe <HAL_RCC_OscConfig+0x9e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ccc:	210c      	movs	r1, #12
 8001cce:	4caa      	ldr	r4, [pc, #680]	; (8001f78 <HAL_RCC_OscConfig+0x318>)
 8001cd0:	6862      	ldr	r2, [r4, #4]
 8001cd2:	400a      	ands	r2, r1
 8001cd4:	2a04      	cmp	r2, #4
 8001cd6:	d00b      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cd8:	6863      	ldr	r3, [r4, #4]
 8001cda:	400b      	ands	r3, r1
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d110      	bne.n	8001d02 <HAL_RCC_OscConfig+0xa2>
 8001ce0:	22c0      	movs	r2, #192	; 0xc0
 8001ce2:	6863      	ldr	r3, [r4, #4]
 8001ce4:	0252      	lsls	r2, r2, #9
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	2280      	movs	r2, #128	; 0x80
 8001cea:	0252      	lsls	r2, r2, #9
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d108      	bne.n	8001d02 <HAL_RCC_OscConfig+0xa2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf0:	6823      	ldr	r3, [r4, #0]
 8001cf2:	039b      	lsls	r3, r3, #14
 8001cf4:	d5ba      	bpl.n	8001c6c <HAL_RCC_OscConfig+0xc>
 8001cf6:	686b      	ldr	r3, [r5, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1b7      	bne.n	8001c6c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001cfc:	2001      	movs	r0, #1
}
 8001cfe:	b005      	add	sp, #20
 8001d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d02:	686b      	ldr	r3, [r5, #4]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d113      	bne.n	8001d30 <HAL_RCC_OscConfig+0xd0>
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	6822      	ldr	r2, [r4, #0]
 8001d0c:	025b      	lsls	r3, r3, #9
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d12:	f7fe fee3 	bl	8000adc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d16:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8001d18:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d1a:	02b6      	lsls	r6, r6, #10
 8001d1c:	6823      	ldr	r3, [r4, #0]
 8001d1e:	4233      	tst	r3, r6
 8001d20:	d1a4      	bne.n	8001c6c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d22:	f7fe fedb 	bl	8000adc <HAL_GetTick>
 8001d26:	1bc0      	subs	r0, r0, r7
 8001d28:	2864      	cmp	r0, #100	; 0x64
 8001d2a:	d9f7      	bls.n	8001d1c <HAL_RCC_OscConfig+0xbc>
            return HAL_TIMEOUT;
 8001d2c:	2003      	movs	r0, #3
 8001d2e:	e7e6      	b.n	8001cfe <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d116      	bne.n	8001d62 <HAL_RCC_OscConfig+0x102>
 8001d34:	6823      	ldr	r3, [r4, #0]
 8001d36:	4a91      	ldr	r2, [pc, #580]	; (8001f7c <HAL_RCC_OscConfig+0x31c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d38:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	6023      	str	r3, [r4, #0]
 8001d3e:	6823      	ldr	r3, [r4, #0]
 8001d40:	4a8f      	ldr	r2, [pc, #572]	; (8001f80 <HAL_RCC_OscConfig+0x320>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d42:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d44:	4013      	ands	r3, r2
 8001d46:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d48:	f7fe fec8 	bl	8000adc <HAL_GetTick>
 8001d4c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d4e:	6823      	ldr	r3, [r4, #0]
 8001d50:	4233      	tst	r3, r6
 8001d52:	d100      	bne.n	8001d56 <HAL_RCC_OscConfig+0xf6>
 8001d54:	e78a      	b.n	8001c6c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d56:	f7fe fec1 	bl	8000adc <HAL_GetTick>
 8001d5a:	1bc0      	subs	r0, r0, r7
 8001d5c:	2864      	cmp	r0, #100	; 0x64
 8001d5e:	d9f6      	bls.n	8001d4e <HAL_RCC_OscConfig+0xee>
 8001d60:	e7e4      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d62:	2b05      	cmp	r3, #5
 8001d64:	d105      	bne.n	8001d72 <HAL_RCC_OscConfig+0x112>
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	6822      	ldr	r2, [r4, #0]
 8001d6a:	02db      	lsls	r3, r3, #11
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	6023      	str	r3, [r4, #0]
 8001d70:	e7ca      	b.n	8001d08 <HAL_RCC_OscConfig+0xa8>
 8001d72:	6823      	ldr	r3, [r4, #0]
 8001d74:	4a81      	ldr	r2, [pc, #516]	; (8001f7c <HAL_RCC_OscConfig+0x31c>)
 8001d76:	4013      	ands	r3, r2
 8001d78:	6023      	str	r3, [r4, #0]
 8001d7a:	6823      	ldr	r3, [r4, #0]
 8001d7c:	4a80      	ldr	r2, [pc, #512]	; (8001f80 <HAL_RCC_OscConfig+0x320>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	e7c6      	b.n	8001d10 <HAL_RCC_OscConfig+0xb0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d82:	220c      	movs	r2, #12
 8001d84:	4c7c      	ldr	r4, [pc, #496]	; (8001f78 <HAL_RCC_OscConfig+0x318>)
 8001d86:	6863      	ldr	r3, [r4, #4]
 8001d88:	4213      	tst	r3, r2
 8001d8a:	d00b      	beq.n	8001da4 <HAL_RCC_OscConfig+0x144>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d8c:	6863      	ldr	r3, [r4, #4]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d115      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x160>
 8001d94:	22c0      	movs	r2, #192	; 0xc0
 8001d96:	6863      	ldr	r3, [r4, #4]
 8001d98:	0252      	lsls	r2, r2, #9
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2280      	movs	r2, #128	; 0x80
 8001d9e:	0212      	lsls	r2, r2, #8
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d10d      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x160>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001da4:	6823      	ldr	r3, [r4, #0]
 8001da6:	079b      	lsls	r3, r3, #30
 8001da8:	d502      	bpl.n	8001db0 <HAL_RCC_OscConfig+0x150>
 8001daa:	68eb      	ldr	r3, [r5, #12]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d1a5      	bne.n	8001cfc <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db0:	21f8      	movs	r1, #248	; 0xf8
 8001db2:	6822      	ldr	r2, [r4, #0]
 8001db4:	692b      	ldr	r3, [r5, #16]
 8001db6:	438a      	bics	r2, r1
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	6023      	str	r3, [r4, #0]
 8001dbe:	e759      	b.n	8001c74 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dc0:	68ea      	ldr	r2, [r5, #12]
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	2a00      	cmp	r2, #0
 8001dc6:	d00f      	beq.n	8001de8 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_ENABLE();
 8001dc8:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dca:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001dd0:	f7fe fe84 	bl	8000adc <HAL_GetTick>
 8001dd4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd6:	6823      	ldr	r3, [r4, #0]
 8001dd8:	4233      	tst	r3, r6
 8001dda:	d1e9      	bne.n	8001db0 <HAL_RCC_OscConfig+0x150>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ddc:	f7fe fe7e 	bl	8000adc <HAL_GetTick>
 8001de0:	1bc0      	subs	r0, r0, r7
 8001de2:	2802      	cmp	r0, #2
 8001de4:	d9f7      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x176>
 8001de6:	e7a1      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
        __HAL_RCC_HSI_DISABLE();
 8001de8:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dea:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8001dec:	439a      	bics	r2, r3
 8001dee:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8001df0:	f7fe fe74 	bl	8000adc <HAL_GetTick>
 8001df4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df6:	6823      	ldr	r3, [r4, #0]
 8001df8:	4233      	tst	r3, r6
 8001dfa:	d100      	bne.n	8001dfe <HAL_RCC_OscConfig+0x19e>
 8001dfc:	e73a      	b.n	8001c74 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dfe:	f7fe fe6d 	bl	8000adc <HAL_GetTick>
 8001e02:	1bc0      	subs	r0, r0, r7
 8001e04:	2802      	cmp	r0, #2
 8001e06:	d9f6      	bls.n	8001df6 <HAL_RCC_OscConfig+0x196>
 8001e08:	e790      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e0a:	69ea      	ldr	r2, [r5, #28]
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	4c5a      	ldr	r4, [pc, #360]	; (8001f78 <HAL_RCC_OscConfig+0x318>)
 8001e10:	2a00      	cmp	r2, #0
 8001e12:	d010      	beq.n	8001e36 <HAL_RCC_OscConfig+0x1d6>
      __HAL_RCC_LSI_ENABLE();
 8001e14:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e16:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8001e1c:	f7fe fe5e 	bl	8000adc <HAL_GetTick>
 8001e20:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e24:	4233      	tst	r3, r6
 8001e26:	d000      	beq.n	8001e2a <HAL_RCC_OscConfig+0x1ca>
 8001e28:	e728      	b.n	8001c7c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e2a:	f7fe fe57 	bl	8000adc <HAL_GetTick>
 8001e2e:	1bc0      	subs	r0, r0, r7
 8001e30:	2802      	cmp	r0, #2
 8001e32:	d9f6      	bls.n	8001e22 <HAL_RCC_OscConfig+0x1c2>
 8001e34:	e77a      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_LSI_DISABLE();
 8001e36:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e38:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8001e3a:	439a      	bics	r2, r3
 8001e3c:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8001e3e:	f7fe fe4d 	bl	8000adc <HAL_GetTick>
 8001e42:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e46:	4233      	tst	r3, r6
 8001e48:	d100      	bne.n	8001e4c <HAL_RCC_OscConfig+0x1ec>
 8001e4a:	e717      	b.n	8001c7c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e4c:	f7fe fe46 	bl	8000adc <HAL_GetTick>
 8001e50:	1bc0      	subs	r0, r0, r7
 8001e52:	2802      	cmp	r0, #2
 8001e54:	d9f6      	bls.n	8001e44 <HAL_RCC_OscConfig+0x1e4>
 8001e56:	e769      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e58:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001e5a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e5c:	4c46      	ldr	r4, [pc, #280]	; (8001f78 <HAL_RCC_OscConfig+0x318>)
 8001e5e:	0552      	lsls	r2, r2, #21
 8001e60:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8001e62:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e64:	4213      	tst	r3, r2
 8001e66:	d108      	bne.n	8001e7a <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e68:	69e3      	ldr	r3, [r4, #28]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	61e3      	str	r3, [r4, #28]
 8001e6e:	69e3      	ldr	r3, [r4, #28]
 8001e70:	4013      	ands	r3, r2
 8001e72:	9303      	str	r3, [sp, #12]
 8001e74:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8001e76:	2301      	movs	r3, #1
 8001e78:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e7a:	2780      	movs	r7, #128	; 0x80
 8001e7c:	4e41      	ldr	r6, [pc, #260]	; (8001f84 <HAL_RCC_OscConfig+0x324>)
 8001e7e:	007f      	lsls	r7, r7, #1
 8001e80:	6833      	ldr	r3, [r6, #0]
 8001e82:	423b      	tst	r3, r7
 8001e84:	d006      	beq.n	8001e94 <HAL_RCC_OscConfig+0x234>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e86:	68ab      	ldr	r3, [r5, #8]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d113      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x254>
 8001e8c:	6a22      	ldr	r2, [r4, #32]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	6223      	str	r3, [r4, #32]
 8001e92:	e030      	b.n	8001ef6 <HAL_RCC_OscConfig+0x296>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e94:	6833      	ldr	r3, [r6, #0]
 8001e96:	433b      	orrs	r3, r7
 8001e98:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001e9a:	f7fe fe1f 	bl	8000adc <HAL_GetTick>
 8001e9e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea0:	6833      	ldr	r3, [r6, #0]
 8001ea2:	423b      	tst	r3, r7
 8001ea4:	d1ef      	bne.n	8001e86 <HAL_RCC_OscConfig+0x226>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ea6:	f7fe fe19 	bl	8000adc <HAL_GetTick>
 8001eaa:	9b01      	ldr	r3, [sp, #4]
 8001eac:	1ac0      	subs	r0, r0, r3
 8001eae:	2864      	cmp	r0, #100	; 0x64
 8001eb0:	d9f6      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x240>
 8001eb2:	e73b      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
 8001eb4:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d114      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x284>
 8001eba:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ebc:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ebe:	4393      	bics	r3, r2
 8001ec0:	6223      	str	r3, [r4, #32]
 8001ec2:	6a23      	ldr	r3, [r4, #32]
 8001ec4:	3203      	adds	r2, #3
 8001ec6:	4393      	bics	r3, r2
 8001ec8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001eca:	f7fe fe07 	bl	8000adc <HAL_GetTick>
 8001ece:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed0:	6a23      	ldr	r3, [r4, #32]
 8001ed2:	423b      	tst	r3, r7
 8001ed4:	d025      	beq.n	8001f22 <HAL_RCC_OscConfig+0x2c2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ed6:	f7fe fe01 	bl	8000adc <HAL_GetTick>
 8001eda:	4b2b      	ldr	r3, [pc, #172]	; (8001f88 <HAL_RCC_OscConfig+0x328>)
 8001edc:	1b80      	subs	r0, r0, r6
 8001ede:	4298      	cmp	r0, r3
 8001ee0:	d9f6      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x270>
 8001ee2:	e723      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ee4:	2b05      	cmp	r3, #5
 8001ee6:	d10b      	bne.n	8001f00 <HAL_RCC_OscConfig+0x2a0>
 8001ee8:	6a21      	ldr	r1, [r4, #32]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	430b      	orrs	r3, r1
 8001eee:	6223      	str	r3, [r4, #32]
 8001ef0:	6a23      	ldr	r3, [r4, #32]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8001ef6:	f7fe fdf1 	bl	8000adc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001efa:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8001efc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001efe:	e00d      	b.n	8001f1c <HAL_RCC_OscConfig+0x2bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f00:	6a23      	ldr	r3, [r4, #32]
 8001f02:	4393      	bics	r3, r2
 8001f04:	2204      	movs	r2, #4
 8001f06:	6223      	str	r3, [r4, #32]
 8001f08:	6a23      	ldr	r3, [r4, #32]
 8001f0a:	4393      	bics	r3, r2
 8001f0c:	e7c0      	b.n	8001e90 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f0e:	f7fe fde5 	bl	8000adc <HAL_GetTick>
 8001f12:	4b1d      	ldr	r3, [pc, #116]	; (8001f88 <HAL_RCC_OscConfig+0x328>)
 8001f14:	1b80      	subs	r0, r0, r6
 8001f16:	4298      	cmp	r0, r3
 8001f18:	d900      	bls.n	8001f1c <HAL_RCC_OscConfig+0x2bc>
 8001f1a:	e707      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f1c:	6a23      	ldr	r3, [r4, #32]
 8001f1e:	423b      	tst	r3, r7
 8001f20:	d0f5      	beq.n	8001f0e <HAL_RCC_OscConfig+0x2ae>
    if(pwrclkchanged == SET)
 8001f22:	9b00      	ldr	r3, [sp, #0]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d000      	beq.n	8001f2a <HAL_RCC_OscConfig+0x2ca>
 8001f28:	e6ac      	b.n	8001c84 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f2a:	69e3      	ldr	r3, [r4, #28]
 8001f2c:	4a17      	ldr	r2, [pc, #92]	; (8001f8c <HAL_RCC_OscConfig+0x32c>)
 8001f2e:	4013      	ands	r3, r2
 8001f30:	61e3      	str	r3, [r4, #28]
 8001f32:	e6a7      	b.n	8001c84 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f34:	f7fe fdd2 	bl	8000adc <HAL_GetTick>
 8001f38:	1bc0      	subs	r0, r0, r7
 8001f3a:	2802      	cmp	r0, #2
 8001f3c:	d800      	bhi.n	8001f40 <HAL_RCC_OscConfig+0x2e0>
 8001f3e:	e6b4      	b.n	8001caa <HAL_RCC_OscConfig+0x4a>
 8001f40:	e6f4      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001f42:	3205      	adds	r2, #5
 8001f44:	d103      	bne.n	8001f4e <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_HSI14ADC_ENABLE();
 8001f46:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001f48:	439a      	bics	r2, r3
 8001f4a:	6362      	str	r2, [r4, #52]	; 0x34
 8001f4c:	e6b1      	b.n	8001cb2 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f4e:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f50:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f52:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8001f54:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f56:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8001f58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001f5a:	4393      	bics	r3, r2
 8001f5c:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001f5e:	f7fe fdbd 	bl	8000adc <HAL_GetTick>
 8001f62:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f64:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001f66:	4233      	tst	r3, r6
 8001f68:	d100      	bne.n	8001f6c <HAL_RCC_OscConfig+0x30c>
 8001f6a:	e6a9      	b.n	8001cc0 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f6c:	f7fe fdb6 	bl	8000adc <HAL_GetTick>
 8001f70:	1bc0      	subs	r0, r0, r7
 8001f72:	2802      	cmp	r0, #2
 8001f74:	d9f6      	bls.n	8001f64 <HAL_RCC_OscConfig+0x304>
 8001f76:	e6d9      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	fffeffff 	.word	0xfffeffff
 8001f80:	fffbffff 	.word	0xfffbffff
 8001f84:	40007000 	.word	0x40007000
 8001f88:	00001388 	.word	0x00001388
 8001f8c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f90:	220c      	movs	r2, #12
 8001f92:	4c26      	ldr	r4, [pc, #152]	; (800202c <HAL_RCC_OscConfig+0x3cc>)
      return HAL_ERROR;
 8001f94:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f96:	6863      	ldr	r3, [r4, #4]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b08      	cmp	r3, #8
 8001f9c:	d100      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x340>
 8001f9e:	e6ae      	b.n	8001cfe <HAL_RCC_OscConfig+0x9e>
        __HAL_RCC_PLL_DISABLE();
 8001fa0:	6823      	ldr	r3, [r4, #0]
 8001fa2:	4a23      	ldr	r2, [pc, #140]	; (8002030 <HAL_RCC_OscConfig+0x3d0>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa8:	2902      	cmp	r1, #2
 8001faa:	d12f      	bne.n	800200c <HAL_RCC_OscConfig+0x3ac>
        tickstart = HAL_GetTick();
 8001fac:	f7fe fd96 	bl	8000adc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fb0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8001fb2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fb4:	04b6      	lsls	r6, r6, #18
 8001fb6:	6823      	ldr	r3, [r4, #0]
 8001fb8:	4233      	tst	r3, r6
 8001fba:	d121      	bne.n	8002000 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fbc:	220f      	movs	r2, #15
 8001fbe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001fc0:	4393      	bics	r3, r2
 8001fc2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001fc8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001fca:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001fcc:	6862      	ldr	r2, [r4, #4]
 8001fce:	430b      	orrs	r3, r1
 8001fd0:	4918      	ldr	r1, [pc, #96]	; (8002034 <HAL_RCC_OscConfig+0x3d4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fd2:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fd4:	400a      	ands	r2, r1
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001fda:	2380      	movs	r3, #128	; 0x80
 8001fdc:	6822      	ldr	r2, [r4, #0]
 8001fde:	045b      	lsls	r3, r3, #17
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fe4:	f7fe fd7a 	bl	8000adc <HAL_GetTick>
 8001fe8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fea:	04ad      	lsls	r5, r5, #18
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	422b      	tst	r3, r5
 8001ff0:	d000      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x394>
 8001ff2:	e669      	b.n	8001cc8 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ff4:	f7fe fd72 	bl	8000adc <HAL_GetTick>
 8001ff8:	1b80      	subs	r0, r0, r6
 8001ffa:	2802      	cmp	r0, #2
 8001ffc:	d9f6      	bls.n	8001fec <HAL_RCC_OscConfig+0x38c>
 8001ffe:	e695      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002000:	f7fe fd6c 	bl	8000adc <HAL_GetTick>
 8002004:	1bc0      	subs	r0, r0, r7
 8002006:	2802      	cmp	r0, #2
 8002008:	d9d5      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x356>
 800200a:	e68f      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 800200c:	f7fe fd66 	bl	8000adc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002010:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8002012:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002014:	04ad      	lsls	r5, r5, #18
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	422b      	tst	r3, r5
 800201a:	d100      	bne.n	800201e <HAL_RCC_OscConfig+0x3be>
 800201c:	e654      	b.n	8001cc8 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800201e:	f7fe fd5d 	bl	8000adc <HAL_GetTick>
 8002022:	1b80      	subs	r0, r0, r6
 8002024:	2802      	cmp	r0, #2
 8002026:	d9f6      	bls.n	8002016 <HAL_RCC_OscConfig+0x3b6>
 8002028:	e680      	b.n	8001d2c <HAL_RCC_OscConfig+0xcc>
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	40021000 	.word	0x40021000
 8002030:	feffffff 	.word	0xfeffffff
 8002034:	ffc27fff 	.word	0xffc27fff

08002038 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002038:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800203a:	4d12      	ldr	r5, [pc, #72]	; (8002084 <HAL_RCC_GetSysClockFreq+0x4c>)
{
 800203c:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800203e:	2210      	movs	r2, #16
 8002040:	0029      	movs	r1, r5
 8002042:	4668      	mov	r0, sp
 8002044:	f002 fa00 	bl	8004448 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002048:	0029      	movs	r1, r5
 800204a:	ac04      	add	r4, sp, #16
 800204c:	3110      	adds	r1, #16
 800204e:	2210      	movs	r2, #16
 8002050:	0020      	movs	r0, r4
 8002052:	f002 f9f9 	bl	8004448 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002056:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8002058:	490b      	ldr	r1, [pc, #44]	; (8002088 <HAL_RCC_GetSysClockFreq+0x50>)
 800205a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800205c:	401a      	ands	r2, r3
 800205e:	2a08      	cmp	r2, #8
 8002060:	d10d      	bne.n	800207e <HAL_RCC_GetSysClockFreq+0x46>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002062:	6aca      	ldr	r2, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002064:	210f      	movs	r1, #15
 8002066:	4668      	mov	r0, sp
 8002068:	0c9b      	lsrs	r3, r3, #18
 800206a:	400b      	ands	r3, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800206c:	400a      	ands	r2, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800206e:	5cc5      	ldrb	r5, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002070:	5ca1      	ldrb	r1, [r4, r2]
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8002072:	4806      	ldr	r0, [pc, #24]	; (800208c <HAL_RCC_GetSysClockFreq+0x54>)
 8002074:	f7fe f85c 	bl	8000130 <__udivsi3>
 8002078:	4368      	muls	r0, r5
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800207a:	b009      	add	sp, #36	; 0x24
 800207c:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 800207e:	4803      	ldr	r0, [pc, #12]	; (800208c <HAL_RCC_GetSysClockFreq+0x54>)
  return sysclockfreq;
 8002080:	e7fb      	b.n	800207a <HAL_RCC_GetSysClockFreq+0x42>
 8002082:	46c0      	nop			; (mov r8, r8)
 8002084:	08004d0c 	.word	0x08004d0c
 8002088:	40021000 	.word	0x40021000
 800208c:	007a1200 	.word	0x007a1200

08002090 <HAL_RCC_ClockConfig>:
{
 8002090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002092:	2201      	movs	r2, #1
 8002094:	4c43      	ldr	r4, [pc, #268]	; (80021a4 <HAL_RCC_ClockConfig+0x114>)
{
 8002096:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002098:	6823      	ldr	r3, [r4, #0]
{
 800209a:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800209c:	4013      	ands	r3, r2
 800209e:	428b      	cmp	r3, r1
 80020a0:	d31c      	bcc.n	80020dc <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a2:	6832      	ldr	r2, [r6, #0]
 80020a4:	0793      	lsls	r3, r2, #30
 80020a6:	d423      	bmi.n	80020f0 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a8:	07d3      	lsls	r3, r2, #31
 80020aa:	d429      	bmi.n	8002100 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80020ac:	2301      	movs	r3, #1
 80020ae:	6822      	ldr	r2, [r4, #0]
 80020b0:	401a      	ands	r2, r3
 80020b2:	4297      	cmp	r7, r2
 80020b4:	d367      	bcc.n	8002186 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b6:	6833      	ldr	r3, [r6, #0]
 80020b8:	4c3b      	ldr	r4, [pc, #236]	; (80021a8 <HAL_RCC_ClockConfig+0x118>)
 80020ba:	075b      	lsls	r3, r3, #29
 80020bc:	d46a      	bmi.n	8002194 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80020be:	f7ff ffbb 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 80020c2:	6863      	ldr	r3, [r4, #4]
 80020c4:	4a39      	ldr	r2, [pc, #228]	; (80021ac <HAL_RCC_ClockConfig+0x11c>)
 80020c6:	061b      	lsls	r3, r3, #24
 80020c8:	0f1b      	lsrs	r3, r3, #28
 80020ca:	5cd3      	ldrb	r3, [r2, r3]
 80020cc:	40d8      	lsrs	r0, r3
 80020ce:	4b38      	ldr	r3, [pc, #224]	; (80021b0 <HAL_RCC_ClockConfig+0x120>)
 80020d0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80020d2:	2000      	movs	r0, #0
 80020d4:	f7fe fba0 	bl	8000818 <HAL_InitTick>
  return HAL_OK;
 80020d8:	2000      	movs	r0, #0
 80020da:	e008      	b.n	80020ee <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	4393      	bics	r3, r2
 80020e0:	430b      	orrs	r3, r1
 80020e2:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	4013      	ands	r3, r2
 80020e8:	4299      	cmp	r1, r3
 80020ea:	d0da      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 80020ec:	2001      	movs	r0, #1
}
 80020ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020f0:	20f0      	movs	r0, #240	; 0xf0
 80020f2:	492d      	ldr	r1, [pc, #180]	; (80021a8 <HAL_RCC_ClockConfig+0x118>)
 80020f4:	684b      	ldr	r3, [r1, #4]
 80020f6:	4383      	bics	r3, r0
 80020f8:	68b0      	ldr	r0, [r6, #8]
 80020fa:	4303      	orrs	r3, r0
 80020fc:	604b      	str	r3, [r1, #4]
 80020fe:	e7d3      	b.n	80020a8 <HAL_RCC_ClockConfig+0x18>
 8002100:	4d29      	ldr	r5, [pc, #164]	; (80021a8 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002102:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002104:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002106:	2a01      	cmp	r2, #1
 8002108:	d11a      	bne.n	8002140 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210a:	039b      	lsls	r3, r3, #14
 800210c:	d5ee      	bpl.n	80020ec <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800210e:	2103      	movs	r1, #3
 8002110:	686b      	ldr	r3, [r5, #4]
 8002112:	438b      	bics	r3, r1
 8002114:	4313      	orrs	r3, r2
 8002116:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002118:	f7fe fce0 	bl	8000adc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800211e:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002120:	2b01      	cmp	r3, #1
 8002122:	d115      	bne.n	8002150 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002124:	220c      	movs	r2, #12
 8002126:	686b      	ldr	r3, [r5, #4]
 8002128:	4013      	ands	r3, r2
 800212a:	2b04      	cmp	r3, #4
 800212c:	d0be      	beq.n	80020ac <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800212e:	f7fe fcd5 	bl	8000adc <HAL_GetTick>
 8002132:	9b01      	ldr	r3, [sp, #4]
 8002134:	1ac0      	subs	r0, r0, r3
 8002136:	4b1f      	ldr	r3, [pc, #124]	; (80021b4 <HAL_RCC_ClockConfig+0x124>)
 8002138:	4298      	cmp	r0, r3
 800213a:	d9f3      	bls.n	8002124 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 800213c:	2003      	movs	r0, #3
 800213e:	e7d6      	b.n	80020ee <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002140:	2a02      	cmp	r2, #2
 8002142:	d102      	bne.n	800214a <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002144:	019b      	lsls	r3, r3, #6
 8002146:	d4e2      	bmi.n	800210e <HAL_RCC_ClockConfig+0x7e>
 8002148:	e7d0      	b.n	80020ec <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214a:	079b      	lsls	r3, r3, #30
 800214c:	d4df      	bmi.n	800210e <HAL_RCC_ClockConfig+0x7e>
 800214e:	e7cd      	b.n	80020ec <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002150:	2b02      	cmp	r3, #2
 8002152:	d012      	beq.n	800217a <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002154:	220c      	movs	r2, #12
 8002156:	686b      	ldr	r3, [r5, #4]
 8002158:	4213      	tst	r3, r2
 800215a:	d0a7      	beq.n	80020ac <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800215c:	f7fe fcbe 	bl	8000adc <HAL_GetTick>
 8002160:	9b01      	ldr	r3, [sp, #4]
 8002162:	1ac0      	subs	r0, r0, r3
 8002164:	4b13      	ldr	r3, [pc, #76]	; (80021b4 <HAL_RCC_ClockConfig+0x124>)
 8002166:	4298      	cmp	r0, r3
 8002168:	d9f4      	bls.n	8002154 <HAL_RCC_ClockConfig+0xc4>
 800216a:	e7e7      	b.n	800213c <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800216c:	f7fe fcb6 	bl	8000adc <HAL_GetTick>
 8002170:	9b01      	ldr	r3, [sp, #4]
 8002172:	1ac0      	subs	r0, r0, r3
 8002174:	4b0f      	ldr	r3, [pc, #60]	; (80021b4 <HAL_RCC_ClockConfig+0x124>)
 8002176:	4298      	cmp	r0, r3
 8002178:	d8e0      	bhi.n	800213c <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800217a:	220c      	movs	r2, #12
 800217c:	686b      	ldr	r3, [r5, #4]
 800217e:	4013      	ands	r3, r2
 8002180:	2b08      	cmp	r3, #8
 8002182:	d1f3      	bne.n	800216c <HAL_RCC_ClockConfig+0xdc>
 8002184:	e792      	b.n	80020ac <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002186:	6822      	ldr	r2, [r4, #0]
 8002188:	439a      	bics	r2, r3
 800218a:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800218c:	6822      	ldr	r2, [r4, #0]
 800218e:	421a      	tst	r2, r3
 8002190:	d1ac      	bne.n	80020ec <HAL_RCC_ClockConfig+0x5c>
 8002192:	e790      	b.n	80020b6 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002194:	6863      	ldr	r3, [r4, #4]
 8002196:	4a08      	ldr	r2, [pc, #32]	; (80021b8 <HAL_RCC_ClockConfig+0x128>)
 8002198:	4013      	ands	r3, r2
 800219a:	68f2      	ldr	r2, [r6, #12]
 800219c:	4313      	orrs	r3, r2
 800219e:	6063      	str	r3, [r4, #4]
 80021a0:	e78d      	b.n	80020be <HAL_RCC_ClockConfig+0x2e>
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	40022000 	.word	0x40022000
 80021a8:	40021000 	.word	0x40021000
 80021ac:	08004e70 	.word	0x08004e70
 80021b0:	2000000c 	.word	0x2000000c
 80021b4:	00001388 	.word	0x00001388
 80021b8:	fffff8ff 	.word	0xfffff8ff

080021bc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80021bc:	4b04      	ldr	r3, [pc, #16]	; (80021d0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80021be:	4a05      	ldr	r2, [pc, #20]	; (80021d4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	055b      	lsls	r3, r3, #21
 80021c4:	0f5b      	lsrs	r3, r3, #29
 80021c6:	5cd3      	ldrb	r3, [r2, r3]
 80021c8:	4a03      	ldr	r2, [pc, #12]	; (80021d8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80021ca:	6810      	ldr	r0, [r2, #0]
 80021cc:	40d8      	lsrs	r0, r3
}    
 80021ce:	4770      	bx	lr
 80021d0:	40021000 	.word	0x40021000
 80021d4:	08004e80 	.word	0x08004e80
 80021d8:	2000000c 	.word	0x2000000c

080021dc <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80021dc:	2307      	movs	r3, #7
{
 80021de:	b510      	push	{r4, lr}
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021e0:	2403      	movs	r4, #3
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80021e2:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <HAL_RCC_GetClockConfig+0x30>)
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	4022      	ands	r2, r4
 80021ea:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	34ed      	adds	r4, #237	; 0xed
 80021f0:	4022      	ands	r2, r4
 80021f2:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 80021f4:	22e0      	movs	r2, #224	; 0xe0
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	00d2      	lsls	r2, r2, #3
 80021fa:	4013      	ands	r3, r2
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80021fc:	2201      	movs	r2, #1
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 80021fe:	60c3      	str	r3, [r0, #12]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002200:	4b03      	ldr	r3, [pc, #12]	; (8002210 <HAL_RCC_GetClockConfig+0x34>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4013      	ands	r3, r2
 8002206:	600b      	str	r3, [r1, #0]
}
 8002208:	bd10      	pop	{r4, pc}
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	40021000 	.word	0x40021000
 8002210:	40022000 	.word	0x40022000

08002214 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002214:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002216:	6803      	ldr	r3, [r0, #0]
{
 8002218:	b085      	sub	sp, #20
 800221a:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800221c:	03db      	lsls	r3, r3, #15
 800221e:	d528      	bpl.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002220:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002222:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002224:	4c3b      	ldr	r4, [pc, #236]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8002226:	0552      	lsls	r2, r2, #21
 8002228:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800222a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800222c:	4213      	tst	r3, r2
 800222e:	d108      	bne.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002230:	69e3      	ldr	r3, [r4, #28]
 8002232:	4313      	orrs	r3, r2
 8002234:	61e3      	str	r3, [r4, #28]
 8002236:	69e3      	ldr	r3, [r4, #28]
 8002238:	4013      	ands	r3, r2
 800223a:	9303      	str	r3, [sp, #12]
 800223c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800223e:	2301      	movs	r3, #1
 8002240:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002242:	2780      	movs	r7, #128	; 0x80
 8002244:	4e34      	ldr	r6, [pc, #208]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002246:	007f      	lsls	r7, r7, #1
 8002248:	6833      	ldr	r3, [r6, #0]
 800224a:	423b      	tst	r3, r7
 800224c:	d02f      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800224e:	22c0      	movs	r2, #192	; 0xc0
 8002250:	6a23      	ldr	r3, [r4, #32]
 8002252:	0092      	lsls	r2, r2, #2
 8002254:	4013      	ands	r3, r2
 8002256:	4e31      	ldr	r6, [pc, #196]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002258:	d13b      	bne.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800225a:	6a23      	ldr	r3, [r4, #32]
 800225c:	401e      	ands	r6, r3
 800225e:	686b      	ldr	r3, [r5, #4]
 8002260:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002262:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002264:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8002266:	2b01      	cmp	r3, #1
 8002268:	d103      	bne.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800226a:	69e3      	ldr	r3, [r4, #28]
 800226c:	4a2c      	ldr	r2, [pc, #176]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800226e:	4013      	ands	r3, r2
 8002270:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002272:	682a      	ldr	r2, [r5, #0]
 8002274:	07d3      	lsls	r3, r2, #31
 8002276:	d506      	bpl.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002278:	2003      	movs	r0, #3
 800227a:	4926      	ldr	r1, [pc, #152]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800227c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800227e:	4383      	bics	r3, r0
 8002280:	68a8      	ldr	r0, [r5, #8]
 8002282:	4303      	orrs	r3, r0
 8002284:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002286:	0693      	lsls	r3, r2, #26
 8002288:	d506      	bpl.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800228a:	2010      	movs	r0, #16
 800228c:	4921      	ldr	r1, [pc, #132]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800228e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002290:	4383      	bics	r3, r0
 8002292:	68e8      	ldr	r0, [r5, #12]
 8002294:	4303      	orrs	r3, r0
 8002296:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002298:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800229a:	0393      	lsls	r3, r2, #14
 800229c:	d517      	bpl.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800229e:	2180      	movs	r1, #128	; 0x80
 80022a0:	4a1c      	ldr	r2, [pc, #112]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80022a2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80022a4:	438b      	bics	r3, r1
 80022a6:	6929      	ldr	r1, [r5, #16]
 80022a8:	430b      	orrs	r3, r1
 80022aa:	6313      	str	r3, [r2, #48]	; 0x30
 80022ac:	e00f      	b.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ae:	6833      	ldr	r3, [r6, #0]
 80022b0:	433b      	orrs	r3, r7
 80022b2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80022b4:	f7fe fc12 	bl	8000adc <HAL_GetTick>
 80022b8:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ba:	6833      	ldr	r3, [r6, #0]
 80022bc:	423b      	tst	r3, r7
 80022be:	d1c6      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c0:	f7fe fc0c 	bl	8000adc <HAL_GetTick>
 80022c4:	9b01      	ldr	r3, [sp, #4]
 80022c6:	1ac0      	subs	r0, r0, r3
 80022c8:	2864      	cmp	r0, #100	; 0x64
 80022ca:	d9f6      	bls.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 80022cc:	2003      	movs	r0, #3
}
 80022ce:	b005      	add	sp, #20
 80022d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80022d2:	6869      	ldr	r1, [r5, #4]
 80022d4:	400a      	ands	r2, r1
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d0bf      	beq.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 80022da:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022dc:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80022de:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022e0:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 80022e2:	025b      	lsls	r3, r3, #9
 80022e4:	4303      	orrs	r3, r0
 80022e6:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022e8:	6a23      	ldr	r3, [r4, #32]
 80022ea:	480e      	ldr	r0, [pc, #56]	; (8002324 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022ec:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022ee:	4003      	ands	r3, r0
 80022f0:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 80022f2:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80022f4:	07d3      	lsls	r3, r2, #31
 80022f6:	d5b0      	bpl.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 80022f8:	f7fe fbf0 	bl	8000adc <HAL_GetTick>
 80022fc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fe:	2202      	movs	r2, #2
 8002300:	6a23      	ldr	r3, [r4, #32]
 8002302:	4213      	tst	r3, r2
 8002304:	d1a9      	bne.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002306:	f7fe fbe9 	bl	8000adc <HAL_GetTick>
 800230a:	4b07      	ldr	r3, [pc, #28]	; (8002328 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 800230c:	1bc0      	subs	r0, r0, r7
 800230e:	4298      	cmp	r0, r3
 8002310:	d9f5      	bls.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0xea>
 8002312:	e7db      	b.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8002314:	40021000 	.word	0x40021000
 8002318:	40007000 	.word	0x40007000
 800231c:	fffffcff 	.word	0xfffffcff
 8002320:	efffffff 	.word	0xefffffff
 8002324:	fffeffff 	.word	0xfffeffff
 8002328:	00001388 	.word	0x00001388

0800232c <HAL_TIM_Base_MspInit>:
 800232c:	4770      	bx	lr

0800232e <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800232e:	2201      	movs	r2, #1
 8002330:	6803      	ldr	r3, [r0, #0]
 8002332:	68d9      	ldr	r1, [r3, #12]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8002334:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002336:	4311      	orrs	r1, r2
 8002338:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800233a:	6819      	ldr	r1, [r3, #0]
 800233c:	430a      	orrs	r2, r1
 800233e:	601a      	str	r2, [r3, #0]
}
 8002340:	4770      	bx	lr

08002342 <HAL_TIM_OC_DelayElapsedCallback>:
 8002342:	4770      	bx	lr

08002344 <HAL_TIM_IC_CaptureCallback>:
 8002344:	4770      	bx	lr

08002346 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002346:	4770      	bx	lr

08002348 <HAL_TIM_TriggerCallback>:
 8002348:	4770      	bx	lr

0800234a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800234a:	2202      	movs	r2, #2
 800234c:	6803      	ldr	r3, [r0, #0]
{
 800234e:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002350:	6919      	ldr	r1, [r3, #16]
{
 8002352:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002354:	4211      	tst	r1, r2
 8002356:	d00e      	beq.n	8002376 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002358:	68d9      	ldr	r1, [r3, #12]
 800235a:	4211      	tst	r1, r2
 800235c:	d00b      	beq.n	8002376 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800235e:	3a05      	subs	r2, #5
 8002360:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002362:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002364:	3204      	adds	r2, #4
 8002366:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002368:	079b      	lsls	r3, r3, #30
 800236a:	d100      	bne.n	800236e <HAL_TIM_IRQHandler+0x24>
 800236c:	e079      	b.n	8002462 <HAL_TIM_IRQHandler+0x118>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800236e:	f7ff ffe9 	bl	8002344 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002372:	2300      	movs	r3, #0
 8002374:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002376:	2204      	movs	r2, #4
 8002378:	6823      	ldr	r3, [r4, #0]
 800237a:	6919      	ldr	r1, [r3, #16]
 800237c:	4211      	tst	r1, r2
 800237e:	d010      	beq.n	80023a2 <HAL_TIM_IRQHandler+0x58>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002380:	68d9      	ldr	r1, [r3, #12]
 8002382:	4211      	tst	r1, r2
 8002384:	d00d      	beq.n	80023a2 <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002386:	3a09      	subs	r2, #9
 8002388:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800238a:	3207      	adds	r2, #7
 800238c:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800238e:	699a      	ldr	r2, [r3, #24]
 8002390:	23c0      	movs	r3, #192	; 0xc0
 8002392:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002394:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002396:	421a      	tst	r2, r3
 8002398:	d069      	beq.n	800246e <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 800239a:	f7ff ffd3 	bl	8002344 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800239e:	2300      	movs	r3, #0
 80023a0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023a2:	2208      	movs	r2, #8
 80023a4:	6823      	ldr	r3, [r4, #0]
 80023a6:	6919      	ldr	r1, [r3, #16]
 80023a8:	4211      	tst	r1, r2
 80023aa:	d00e      	beq.n	80023ca <HAL_TIM_IRQHandler+0x80>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80023ac:	68d9      	ldr	r1, [r3, #12]
 80023ae:	4211      	tst	r1, r2
 80023b0:	d00b      	beq.n	80023ca <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023b2:	3a11      	subs	r2, #17
 80023b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023b6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023b8:	320d      	adds	r2, #13
 80023ba:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80023bc:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023be:	079b      	lsls	r3, r3, #30
 80023c0:	d05b      	beq.n	800247a <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 80023c2:	f7ff ffbf 	bl	8002344 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c6:	2300      	movs	r3, #0
 80023c8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023ca:	2210      	movs	r2, #16
 80023cc:	6823      	ldr	r3, [r4, #0]
 80023ce:	6919      	ldr	r1, [r3, #16]
 80023d0:	4211      	tst	r1, r2
 80023d2:	d010      	beq.n	80023f6 <HAL_TIM_IRQHandler+0xac>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80023d4:	68d9      	ldr	r1, [r3, #12]
 80023d6:	4211      	tst	r1, r2
 80023d8:	d00d      	beq.n	80023f6 <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023da:	3a21      	subs	r2, #33	; 0x21
 80023dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023de:	3219      	adds	r2, #25
 80023e0:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023e2:	69da      	ldr	r2, [r3, #28]
 80023e4:	23c0      	movs	r3, #192	; 0xc0
 80023e6:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80023e8:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023ea:	421a      	tst	r2, r3
 80023ec:	d04b      	beq.n	8002486 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 80023ee:	f7ff ffa9 	bl	8002344 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023f2:	2300      	movs	r3, #0
 80023f4:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80023f6:	2201      	movs	r2, #1
 80023f8:	6823      	ldr	r3, [r4, #0]
 80023fa:	6919      	ldr	r1, [r3, #16]
 80023fc:	4211      	tst	r1, r2
 80023fe:	d007      	beq.n	8002410 <HAL_TIM_IRQHandler+0xc6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002400:	68d9      	ldr	r1, [r3, #12]
 8002402:	4211      	tst	r1, r2
 8002404:	d004      	beq.n	8002410 <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002406:	3a03      	subs	r2, #3
 8002408:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800240a:	0020      	movs	r0, r4
 800240c:	f7fe f9d6 	bl	80007bc <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002410:	2280      	movs	r2, #128	; 0x80
 8002412:	6823      	ldr	r3, [r4, #0]
 8002414:	6919      	ldr	r1, [r3, #16]
 8002416:	4211      	tst	r1, r2
 8002418:	d008      	beq.n	800242c <HAL_TIM_IRQHandler+0xe2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800241a:	68d9      	ldr	r1, [r3, #12]
 800241c:	4211      	tst	r1, r2
 800241e:	d005      	beq.n	800242c <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002420:	3a02      	subs	r2, #2
 8002422:	3aff      	subs	r2, #255	; 0xff
 8002424:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002426:	0020      	movs	r0, r4
 8002428:	f000 f898 	bl	800255c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800242c:	2240      	movs	r2, #64	; 0x40
 800242e:	6823      	ldr	r3, [r4, #0]
 8002430:	6919      	ldr	r1, [r3, #16]
 8002432:	4211      	tst	r1, r2
 8002434:	d007      	beq.n	8002446 <HAL_TIM_IRQHandler+0xfc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002436:	68d9      	ldr	r1, [r3, #12]
 8002438:	4211      	tst	r1, r2
 800243a:	d004      	beq.n	8002446 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800243c:	3a81      	subs	r2, #129	; 0x81
 800243e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002440:	0020      	movs	r0, r4
 8002442:	f7ff ff81 	bl	8002348 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002446:	2220      	movs	r2, #32
 8002448:	6823      	ldr	r3, [r4, #0]
 800244a:	6919      	ldr	r1, [r3, #16]
 800244c:	4211      	tst	r1, r2
 800244e:	d007      	beq.n	8002460 <HAL_TIM_IRQHandler+0x116>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002450:	68d9      	ldr	r1, [r3, #12]
 8002452:	4211      	tst	r1, r2
 8002454:	d004      	beq.n	8002460 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002456:	3a41      	subs	r2, #65	; 0x41
 8002458:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800245a:	0020      	movs	r0, r4
 800245c:	f000 f87d 	bl	800255a <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8002460:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002462:	f7ff ff6e 	bl	8002342 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002466:	0020      	movs	r0, r4
 8002468:	f7ff ff6d 	bl	8002346 <HAL_TIM_PWM_PulseFinishedCallback>
 800246c:	e781      	b.n	8002372 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800246e:	f7ff ff68 	bl	8002342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002472:	0020      	movs	r0, r4
 8002474:	f7ff ff67 	bl	8002346 <HAL_TIM_PWM_PulseFinishedCallback>
 8002478:	e791      	b.n	800239e <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800247a:	f7ff ff62 	bl	8002342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800247e:	0020      	movs	r0, r4
 8002480:	f7ff ff61 	bl	8002346 <HAL_TIM_PWM_PulseFinishedCallback>
 8002484:	e79f      	b.n	80023c6 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002486:	f7ff ff5c 	bl	8002342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800248a:	0020      	movs	r0, r4
 800248c:	f7ff ff5b 	bl	8002346 <HAL_TIM_PWM_PulseFinishedCallback>
 8002490:	e7af      	b.n	80023f2 <HAL_TIM_IRQHandler+0xa8>
	...

08002494 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002494:	4a1c      	ldr	r2, [pc, #112]	; (8002508 <TIM_Base_SetConfig+0x74>)
{
 8002496:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8002498:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800249a:	4290      	cmp	r0, r2
 800249c:	d002      	beq.n	80024a4 <TIM_Base_SetConfig+0x10>
 800249e:	4c1b      	ldr	r4, [pc, #108]	; (800250c <TIM_Base_SetConfig+0x78>)
 80024a0:	42a0      	cmp	r0, r4
 80024a2:	d108      	bne.n	80024b6 <TIM_Base_SetConfig+0x22>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024a4:	2470      	movs	r4, #112	; 0x70
 80024a6:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80024a8:	684c      	ldr	r4, [r1, #4]
 80024aa:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024ac:	4290      	cmp	r0, r2
 80024ae:	d00e      	beq.n	80024ce <TIM_Base_SetConfig+0x3a>
 80024b0:	4c16      	ldr	r4, [pc, #88]	; (800250c <TIM_Base_SetConfig+0x78>)
 80024b2:	42a0      	cmp	r0, r4
 80024b4:	d00b      	beq.n	80024ce <TIM_Base_SetConfig+0x3a>
 80024b6:	4c16      	ldr	r4, [pc, #88]	; (8002510 <TIM_Base_SetConfig+0x7c>)
 80024b8:	42a0      	cmp	r0, r4
 80024ba:	d008      	beq.n	80024ce <TIM_Base_SetConfig+0x3a>
 80024bc:	4c15      	ldr	r4, [pc, #84]	; (8002514 <TIM_Base_SetConfig+0x80>)
 80024be:	42a0      	cmp	r0, r4
 80024c0:	d005      	beq.n	80024ce <TIM_Base_SetConfig+0x3a>
 80024c2:	4c15      	ldr	r4, [pc, #84]	; (8002518 <TIM_Base_SetConfig+0x84>)
 80024c4:	42a0      	cmp	r0, r4
 80024c6:	d002      	beq.n	80024ce <TIM_Base_SetConfig+0x3a>
 80024c8:	4c14      	ldr	r4, [pc, #80]	; (800251c <TIM_Base_SetConfig+0x88>)
 80024ca:	42a0      	cmp	r0, r4
 80024cc:	d103      	bne.n	80024d6 <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ce:	4c14      	ldr	r4, [pc, #80]	; (8002520 <TIM_Base_SetConfig+0x8c>)
 80024d0:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024d2:	68cc      	ldr	r4, [r1, #12]
 80024d4:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024d6:	2480      	movs	r4, #128	; 0x80
 80024d8:	43a3      	bics	r3, r4
 80024da:	694c      	ldr	r4, [r1, #20]
 80024dc:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 80024de:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024e0:	688b      	ldr	r3, [r1, #8]
 80024e2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80024e4:	680b      	ldr	r3, [r1, #0]
 80024e6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024e8:	4290      	cmp	r0, r2
 80024ea:	d008      	beq.n	80024fe <TIM_Base_SetConfig+0x6a>
 80024ec:	4b09      	ldr	r3, [pc, #36]	; (8002514 <TIM_Base_SetConfig+0x80>)
 80024ee:	4298      	cmp	r0, r3
 80024f0:	d005      	beq.n	80024fe <TIM_Base_SetConfig+0x6a>
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <TIM_Base_SetConfig+0x84>)
 80024f4:	4298      	cmp	r0, r3
 80024f6:	d002      	beq.n	80024fe <TIM_Base_SetConfig+0x6a>
 80024f8:	4b08      	ldr	r3, [pc, #32]	; (800251c <TIM_Base_SetConfig+0x88>)
 80024fa:	4298      	cmp	r0, r3
 80024fc:	d101      	bne.n	8002502 <TIM_Base_SetConfig+0x6e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024fe:	690b      	ldr	r3, [r1, #16]
 8002500:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002502:	2301      	movs	r3, #1
 8002504:	6143      	str	r3, [r0, #20]
}
 8002506:	bd10      	pop	{r4, pc}
 8002508:	40012c00 	.word	0x40012c00
 800250c:	40000400 	.word	0x40000400
 8002510:	40002000 	.word	0x40002000
 8002514:	40014000 	.word	0x40014000
 8002518:	40014400 	.word	0x40014400
 800251c:	40014800 	.word	0x40014800
 8002520:	fffffcff 	.word	0xfffffcff

08002524 <HAL_TIM_Base_Init>:
{
 8002524:	b570      	push	{r4, r5, r6, lr}
 8002526:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002528:	2001      	movs	r0, #1
  if(htim == NULL)
 800252a:	2c00      	cmp	r4, #0
 800252c:	d014      	beq.n	8002558 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 800252e:	0025      	movs	r5, r4
 8002530:	353d      	adds	r5, #61	; 0x3d
 8002532:	782b      	ldrb	r3, [r5, #0]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d105      	bne.n	8002546 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800253a:	0022      	movs	r2, r4
 800253c:	323c      	adds	r2, #60	; 0x3c
 800253e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8002540:	0020      	movs	r0, r4
 8002542:	f7ff fef3 	bl	800232c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002546:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002548:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800254a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800254c:	1d21      	adds	r1, r4, #4
 800254e:	f7ff ffa1 	bl	8002494 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002552:	2301      	movs	r3, #1
  return HAL_OK;
 8002554:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002556:	702b      	strb	r3, [r5, #0]
}
 8002558:	bd70      	pop	{r4, r5, r6, pc}

0800255a <HAL_TIMEx_CommutationCallback>:
 800255a:	4770      	bx	lr

0800255c <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800255c:	4770      	bx	lr
	...

08002560 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002560:	6803      	ldr	r3, [r0, #0]
 8002562:	4906      	ldr	r1, [pc, #24]	; (800257c <UART_EndRxTransfer+0x1c>)
 8002564:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002566:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002568:	400a      	ands	r2, r1
 800256a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	3123      	adds	r1, #35	; 0x23
 8002570:	31ff      	adds	r1, #255	; 0xff
 8002572:	438a      	bics	r2, r1
 8002574:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8002576:	2320      	movs	r3, #32
 8002578:	7003      	strb	r3, [r0, #0]
}
 800257a:	4770      	bx	lr
 800257c:	fffffedf 	.word	0xfffffedf

08002580 <HAL_UART_TxCpltCallback>:
 8002580:	4770      	bx	lr

08002582 <HAL_UART_ErrorCallback>:
 8002582:	4770      	bx	lr

08002584 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002584:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8002586:	2300      	movs	r3, #0
 8002588:	0002      	movs	r2, r0
{
 800258a:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 800258c:	325a      	adds	r2, #90	; 0x5a
 800258e:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002590:	3a08      	subs	r2, #8
 8002592:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8002594:	f7ff fff5 	bl	8002582 <HAL_UART_ErrorCallback>
}
 8002598:	bd10      	pop	{r4, pc}
	...

0800259c <UART_SetConfig>:
{
 800259c:	b570      	push	{r4, r5, r6, lr}
 800259e:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80025a0:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025a2:	69c2      	ldr	r2, [r0, #28]
 80025a4:	6883      	ldr	r3, [r0, #8]
 80025a6:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80025a8:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025aa:	4303      	orrs	r3, r0
 80025ac:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025ae:	4e42      	ldr	r6, [pc, #264]	; (80026b8 <UART_SetConfig+0x11c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025b0:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80025b2:	4842      	ldr	r0, [pc, #264]	; (80026bc <UART_SetConfig+0x120>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025b4:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80025b6:	4001      	ands	r1, r0
 80025b8:	430b      	orrs	r3, r1
 80025ba:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025bc:	686b      	ldr	r3, [r5, #4]
 80025be:	4940      	ldr	r1, [pc, #256]	; (80026c0 <UART_SetConfig+0x124>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80025c0:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025c2:	400b      	ands	r3, r1
 80025c4:	68e1      	ldr	r1, [r4, #12]
 80025c6:	430b      	orrs	r3, r1
 80025c8:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80025ca:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80025cc:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80025ce:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80025d0:	483c      	ldr	r0, [pc, #240]	; (80026c4 <UART_SetConfig+0x128>)
 80025d2:	4001      	ands	r1, r0
 80025d4:	430b      	orrs	r3, r1
 80025d6:	60ab      	str	r3, [r5, #8]
 80025d8:	2380      	movs	r3, #128	; 0x80
 80025da:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025dc:	42b5      	cmp	r5, r6
 80025de:	d110      	bne.n	8002602 <UART_SetConfig+0x66>
 80025e0:	2003      	movs	r0, #3
 80025e2:	4939      	ldr	r1, [pc, #228]	; (80026c8 <UART_SetConfig+0x12c>)
 80025e4:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80025e6:	4001      	ands	r1, r0
 80025e8:	4838      	ldr	r0, [pc, #224]	; (80026cc <UART_SetConfig+0x130>)
 80025ea:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d137      	bne.n	8002660 <UART_SetConfig+0xc4>
    switch (clocksource)
 80025f0:	2808      	cmp	r0, #8
 80025f2:	d832      	bhi.n	800265a <UART_SetConfig+0xbe>
 80025f4:	f7fd fd88 	bl	8000108 <__gnu_thumb1_case_uqi>
 80025f8:	31163110 	.word	0x31163110
 80025fc:	31313129 	.word	0x31313129
 8002600:	2c          	.byte	0x2c
 8002601:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002602:	4933      	ldr	r1, [pc, #204]	; (80026d0 <UART_SetConfig+0x134>)
 8002604:	428d      	cmp	r5, r1
 8002606:	d005      	beq.n	8002614 <UART_SetConfig+0x78>
 8002608:	4932      	ldr	r1, [pc, #200]	; (80026d4 <UART_SetConfig+0x138>)
 800260a:	428d      	cmp	r5, r1
 800260c:	d002      	beq.n	8002614 <UART_SetConfig+0x78>
 800260e:	4932      	ldr	r1, [pc, #200]	; (80026d8 <UART_SetConfig+0x13c>)
 8002610:	428d      	cmp	r5, r1
 8002612:	d14c      	bne.n	80026ae <UART_SetConfig+0x112>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002614:	429a      	cmp	r2, r3
 8002616:	d12c      	bne.n	8002672 <UART_SetConfig+0xd6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002618:	f7ff fdd0 	bl	80021bc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800261c:	6863      	ldr	r3, [r4, #4]
 800261e:	0040      	lsls	r0, r0, #1
 8002620:	085b      	lsrs	r3, r3, #1
 8002622:	e002      	b.n	800262a <UART_SetConfig+0x8e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002624:	6863      	ldr	r3, [r4, #4]
 8002626:	0858      	lsrs	r0, r3, #1
 8002628:	4b2c      	ldr	r3, [pc, #176]	; (80026dc <UART_SetConfig+0x140>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800262a:	18c0      	adds	r0, r0, r3
 800262c:	6861      	ldr	r1, [r4, #4]
 800262e:	f7fd fd7f 	bl	8000130 <__udivsi3>
 8002632:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8002634:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002636:	220f      	movs	r2, #15
 8002638:	0019      	movs	r1, r3
 800263a:	4391      	bics	r1, r2
 800263c:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800263e:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8002640:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002642:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8002644:	4313      	orrs	r3, r2
 8002646:	60cb      	str	r3, [r1, #12]
}
 8002648:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800264a:	f7ff fcf5 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 800264e:	e7e5      	b.n	800261c <UART_SetConfig+0x80>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002650:	6863      	ldr	r3, [r4, #4]
 8002652:	0858      	lsrs	r0, r3, #1
 8002654:	2380      	movs	r3, #128	; 0x80
 8002656:	025b      	lsls	r3, r3, #9
 8002658:	e7e7      	b.n	800262a <UART_SetConfig+0x8e>
        ret = HAL_ERROR;
 800265a:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800265c:	2300      	movs	r3, #0
 800265e:	e7ea      	b.n	8002636 <UART_SetConfig+0x9a>
    switch (clocksource)
 8002660:	2808      	cmp	r0, #8
 8002662:	d826      	bhi.n	80026b2 <UART_SetConfig+0x116>
 8002664:	f7fd fd50 	bl	8000108 <__gnu_thumb1_case_uqi>
 8002668:	25102505 	.word	0x25102505
 800266c:	25252519 	.word	0x25252519
 8002670:	1e          	.byte	0x1e
 8002671:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002672:	f7ff fda3 	bl	80021bc <HAL_RCC_GetPCLK1Freq>
 8002676:	6861      	ldr	r1, [r4, #4]
 8002678:	084b      	lsrs	r3, r1, #1
 800267a:	1818      	adds	r0, r3, r0
 800267c:	f7fd fd58 	bl	8000130 <__udivsi3>
 8002680:	b280      	uxth	r0, r0
 8002682:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002684:	2000      	movs	r0, #0
        break;
 8002686:	e7df      	b.n	8002648 <UART_SetConfig+0xac>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002688:	6861      	ldr	r1, [r4, #4]
 800268a:	4b15      	ldr	r3, [pc, #84]	; (80026e0 <UART_SetConfig+0x144>)
 800268c:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800268e:	18c0      	adds	r0, r0, r3
 8002690:	f7fd fd4e 	bl	8000130 <__udivsi3>
 8002694:	b280      	uxth	r0, r0
 8002696:	60f0      	str	r0, [r6, #12]
 8002698:	e7f4      	b.n	8002684 <UART_SetConfig+0xe8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800269a:	f7ff fccd 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 800269e:	6861      	ldr	r1, [r4, #4]
 80026a0:	084b      	lsrs	r3, r1, #1
 80026a2:	e7f4      	b.n	800268e <UART_SetConfig+0xf2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026a4:	2380      	movs	r3, #128	; 0x80
 80026a6:	6861      	ldr	r1, [r4, #4]
 80026a8:	021b      	lsls	r3, r3, #8
 80026aa:	0848      	lsrs	r0, r1, #1
 80026ac:	e7ef      	b.n	800268e <UART_SetConfig+0xf2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d0d3      	beq.n	800265a <UART_SetConfig+0xbe>
        ret = HAL_ERROR;
 80026b2:	2001      	movs	r0, #1
  return ret;
 80026b4:	e7c8      	b.n	8002648 <UART_SetConfig+0xac>
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	40013800 	.word	0x40013800
 80026bc:	efff69f3 	.word	0xefff69f3
 80026c0:	ffffcfff 	.word	0xffffcfff
 80026c4:	fffff4ff 	.word	0xfffff4ff
 80026c8:	40021000 	.word	0x40021000
 80026cc:	08004e88 	.word	0x08004e88
 80026d0:	40004400 	.word	0x40004400
 80026d4:	40004800 	.word	0x40004800
 80026d8:	40004c00 	.word	0x40004c00
 80026dc:	00f42400 	.word	0x00f42400
 80026e0:	007a1200 	.word	0x007a1200

080026e4 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80026e6:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026e8:	07da      	lsls	r2, r3, #31
 80026ea:	d506      	bpl.n	80026fa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026ec:	6801      	ldr	r1, [r0, #0]
 80026ee:	4c28      	ldr	r4, [pc, #160]	; (8002790 <UART_AdvFeatureConfig+0xac>)
 80026f0:	684a      	ldr	r2, [r1, #4]
 80026f2:	4022      	ands	r2, r4
 80026f4:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80026f6:	4322      	orrs	r2, r4
 80026f8:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80026fa:	079a      	lsls	r2, r3, #30
 80026fc:	d506      	bpl.n	800270c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80026fe:	6801      	ldr	r1, [r0, #0]
 8002700:	4c24      	ldr	r4, [pc, #144]	; (8002794 <UART_AdvFeatureConfig+0xb0>)
 8002702:	684a      	ldr	r2, [r1, #4]
 8002704:	4022      	ands	r2, r4
 8002706:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002708:	4322      	orrs	r2, r4
 800270a:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800270c:	075a      	lsls	r2, r3, #29
 800270e:	d506      	bpl.n	800271e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002710:	6801      	ldr	r1, [r0, #0]
 8002712:	4c21      	ldr	r4, [pc, #132]	; (8002798 <UART_AdvFeatureConfig+0xb4>)
 8002714:	684a      	ldr	r2, [r1, #4]
 8002716:	4022      	ands	r2, r4
 8002718:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800271a:	4322      	orrs	r2, r4
 800271c:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800271e:	071a      	lsls	r2, r3, #28
 8002720:	d506      	bpl.n	8002730 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002722:	6801      	ldr	r1, [r0, #0]
 8002724:	4c1d      	ldr	r4, [pc, #116]	; (800279c <UART_AdvFeatureConfig+0xb8>)
 8002726:	684a      	ldr	r2, [r1, #4]
 8002728:	4022      	ands	r2, r4
 800272a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800272c:	4322      	orrs	r2, r4
 800272e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002730:	06da      	lsls	r2, r3, #27
 8002732:	d506      	bpl.n	8002742 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002734:	6801      	ldr	r1, [r0, #0]
 8002736:	4c1a      	ldr	r4, [pc, #104]	; (80027a0 <UART_AdvFeatureConfig+0xbc>)
 8002738:	688a      	ldr	r2, [r1, #8]
 800273a:	4022      	ands	r2, r4
 800273c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800273e:	4322      	orrs	r2, r4
 8002740:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002742:	069a      	lsls	r2, r3, #26
 8002744:	d506      	bpl.n	8002754 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002746:	6801      	ldr	r1, [r0, #0]
 8002748:	4c16      	ldr	r4, [pc, #88]	; (80027a4 <UART_AdvFeatureConfig+0xc0>)
 800274a:	688a      	ldr	r2, [r1, #8]
 800274c:	4022      	ands	r2, r4
 800274e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002750:	4322      	orrs	r2, r4
 8002752:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002754:	065a      	lsls	r2, r3, #25
 8002756:	d510      	bpl.n	800277a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002758:	6801      	ldr	r1, [r0, #0]
 800275a:	4d13      	ldr	r5, [pc, #76]	; (80027a8 <UART_AdvFeatureConfig+0xc4>)
 800275c:	684a      	ldr	r2, [r1, #4]
 800275e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002760:	402a      	ands	r2, r5
 8002762:	4322      	orrs	r2, r4
 8002764:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002766:	2280      	movs	r2, #128	; 0x80
 8002768:	0352      	lsls	r2, r2, #13
 800276a:	4294      	cmp	r4, r2
 800276c:	d105      	bne.n	800277a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800276e:	684a      	ldr	r2, [r1, #4]
 8002770:	4c0e      	ldr	r4, [pc, #56]	; (80027ac <UART_AdvFeatureConfig+0xc8>)
 8002772:	4022      	ands	r2, r4
 8002774:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002776:	4322      	orrs	r2, r4
 8002778:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800277a:	061b      	lsls	r3, r3, #24
 800277c:	d506      	bpl.n	800278c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800277e:	6802      	ldr	r2, [r0, #0]
 8002780:	490b      	ldr	r1, [pc, #44]	; (80027b0 <UART_AdvFeatureConfig+0xcc>)
 8002782:	6853      	ldr	r3, [r2, #4]
 8002784:	400b      	ands	r3, r1
 8002786:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002788:	430b      	orrs	r3, r1
 800278a:	6053      	str	r3, [r2, #4]
}
 800278c:	bd30      	pop	{r4, r5, pc}
 800278e:	46c0      	nop			; (mov r8, r8)
 8002790:	fffdffff 	.word	0xfffdffff
 8002794:	fffeffff 	.word	0xfffeffff
 8002798:	fffbffff 	.word	0xfffbffff
 800279c:	ffff7fff 	.word	0xffff7fff
 80027a0:	ffffefff 	.word	0xffffefff
 80027a4:	ffffdfff 	.word	0xffffdfff
 80027a8:	ffefffff 	.word	0xffefffff
 80027ac:	ff9fffff 	.word	0xff9fffff
 80027b0:	fff7ffff 	.word	0xfff7ffff

080027b4 <HAL_UART_Init>:
{
 80027b4:	b570      	push	{r4, r5, r6, lr}
 80027b6:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80027b8:	d101      	bne.n	80027be <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80027ba:	2001      	movs	r0, #1
}
 80027bc:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80027be:	0005      	movs	r5, r0
 80027c0:	3569      	adds	r5, #105	; 0x69
 80027c2:	782b      	ldrb	r3, [r5, #0]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d104      	bne.n	80027d4 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80027ca:	0002      	movs	r2, r0
 80027cc:	3268      	adds	r2, #104	; 0x68
 80027ce:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80027d0:	f7fe f908 	bl	80009e4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80027d4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80027d6:	2101      	movs	r1, #1
 80027d8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80027da:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80027dc:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027de:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80027e0:	438b      	bics	r3, r1
 80027e2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027e4:	f7ff feda 	bl	800259c <UART_SetConfig>
 80027e8:	2801      	cmp	r0, #1
 80027ea:	d0e6      	beq.n	80027ba <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d002      	beq.n	80027f8 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80027f2:	0020      	movs	r0, r4
 80027f4:	f7ff ff76 	bl	80026e4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80027f8:	6823      	ldr	r3, [r4, #0]
 80027fa:	490b      	ldr	r1, [pc, #44]	; (8002828 <HAL_UART_Init+0x74>)
 80027fc:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fe:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002800:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002802:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002804:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	438a      	bics	r2, r1
 800280a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800280c:	2201      	movs	r2, #1
 800280e:	6819      	ldr	r1, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002814:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 8002816:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002818:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 800281a:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 800281c:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800281e:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002820:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8002822:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002824:	e7ca      	b.n	80027bc <HAL_UART_Init+0x8>
 8002826:	46c0      	nop			; (mov r8, r8)
 8002828:	fffff7ff 	.word	0xfffff7ff

0800282c <UART_WaitOnFlagUntilTimeout>:
{
 800282c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282e:	0004      	movs	r4, r0
 8002830:	000e      	movs	r6, r1
 8002832:	0015      	movs	r5, r2
 8002834:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002836:	6822      	ldr	r2, [r4, #0]
 8002838:	69d3      	ldr	r3, [r2, #28]
 800283a:	4033      	ands	r3, r6
 800283c:	1b9b      	subs	r3, r3, r6
 800283e:	4259      	negs	r1, r3
 8002840:	414b      	adcs	r3, r1
 8002842:	42ab      	cmp	r3, r5
 8002844:	d001      	beq.n	800284a <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8002846:	2000      	movs	r0, #0
 8002848:	e018      	b.n	800287c <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 800284a:	9b06      	ldr	r3, [sp, #24]
 800284c:	3301      	adds	r3, #1
 800284e:	d0f3      	beq.n	8002838 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002850:	9b06      	ldr	r3, [sp, #24]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d113      	bne.n	800287e <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	490c      	ldr	r1, [pc, #48]	; (800288c <UART_WaitOnFlagUntilTimeout+0x60>)
 800285a:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 800285c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800285e:	400a      	ands	r2, r1
 8002860:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	31a3      	adds	r1, #163	; 0xa3
 8002866:	31ff      	adds	r1, #255	; 0xff
 8002868:	438a      	bics	r2, r1
 800286a:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800286c:	0022      	movs	r2, r4
 800286e:	2320      	movs	r3, #32
 8002870:	3269      	adds	r2, #105	; 0x69
 8002872:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8002874:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8002876:	2300      	movs	r3, #0
 8002878:	3468      	adds	r4, #104	; 0x68
 800287a:	7023      	strb	r3, [r4, #0]
}
 800287c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800287e:	f7fe f92d 	bl	8000adc <HAL_GetTick>
 8002882:	9b06      	ldr	r3, [sp, #24]
 8002884:	1bc0      	subs	r0, r0, r7
 8002886:	4283      	cmp	r3, r0
 8002888:	d2d5      	bcs.n	8002836 <UART_WaitOnFlagUntilTimeout+0xa>
 800288a:	e7e4      	b.n	8002856 <UART_WaitOnFlagUntilTimeout+0x2a>
 800288c:	fffffe5f 	.word	0xfffffe5f

08002890 <HAL_UART_Transmit>:
{
 8002890:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8002892:	0007      	movs	r7, r0
{
 8002894:	b085      	sub	sp, #20
 8002896:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 8002898:	3769      	adds	r7, #105	; 0x69
 800289a:	783b      	ldrb	r3, [r7, #0]
{
 800289c:	0004      	movs	r4, r0
 800289e:	000d      	movs	r5, r1
 80028a0:	0016      	movs	r6, r2
    return HAL_BUSY;
 80028a2:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 80028a4:	2b20      	cmp	r3, #32
 80028a6:	d146      	bne.n	8002936 <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 80028a8:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 80028aa:	2900      	cmp	r1, #0
 80028ac:	d043      	beq.n	8002936 <HAL_UART_Transmit+0xa6>
 80028ae:	2a00      	cmp	r2, #0
 80028b0:	d041      	beq.n	8002936 <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028b2:	2380      	movs	r3, #128	; 0x80
 80028b4:	68a2      	ldr	r2, [r4, #8]
 80028b6:	015b      	lsls	r3, r3, #5
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d104      	bne.n	80028c6 <HAL_UART_Transmit+0x36>
 80028bc:	6923      	ldr	r3, [r4, #16]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 80028c2:	4201      	tst	r1, r0
 80028c4:	d137      	bne.n	8002936 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 80028c6:	0023      	movs	r3, r4
 80028c8:	3368      	adds	r3, #104	; 0x68
 80028ca:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 80028cc:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80028ce:	2a01      	cmp	r2, #1
 80028d0:	d031      	beq.n	8002936 <HAL_UART_Transmit+0xa6>
 80028d2:	2201      	movs	r2, #1
 80028d4:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d6:	2300      	movs	r3, #0
 80028d8:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028da:	3321      	adds	r3, #33	; 0x21
 80028dc:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80028de:	f7fe f8fd 	bl	8000adc <HAL_GetTick>
    huart->TxXferSize = Size;
 80028e2:	0023      	movs	r3, r4
 80028e4:	3350      	adds	r3, #80	; 0x50
 80028e6:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 80028e8:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028ea:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 80028ec:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028ee:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 80028f0:	0021      	movs	r1, r4
 80028f2:	3152      	adds	r1, #82	; 0x52
 80028f4:	880a      	ldrh	r2, [r1, #0]
 80028f6:	b292      	uxth	r2, r2
 80028f8:	2a00      	cmp	r2, #0
 80028fa:	d10d      	bne.n	8002918 <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028fc:	9b03      	ldr	r3, [sp, #12]
 80028fe:	2140      	movs	r1, #64	; 0x40
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	0020      	movs	r0, r4
 8002904:	9b02      	ldr	r3, [sp, #8]
 8002906:	f7ff ff91 	bl	800282c <UART_WaitOnFlagUntilTimeout>
 800290a:	2800      	cmp	r0, #0
 800290c:	d112      	bne.n	8002934 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 800290e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002910:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8002912:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 8002914:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002916:	e00e      	b.n	8002936 <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 8002918:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800291a:	2200      	movs	r2, #0
      huart->TxXferCount--;
 800291c:	3b01      	subs	r3, #1
 800291e:	b29b      	uxth	r3, r3
 8002920:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002922:	9b03      	ldr	r3, [sp, #12]
 8002924:	2180      	movs	r1, #128	; 0x80
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	0020      	movs	r0, r4
 800292a:	9b02      	ldr	r3, [sp, #8]
 800292c:	f7ff ff7e 	bl	800282c <UART_WaitOnFlagUntilTimeout>
 8002930:	2800      	cmp	r0, #0
 8002932:	d002      	beq.n	800293a <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 8002934:	2003      	movs	r0, #3
}
 8002936:	b005      	add	sp, #20
 8002938:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800293a:	68a3      	ldr	r3, [r4, #8]
 800293c:	6822      	ldr	r2, [r4, #0]
 800293e:	42b3      	cmp	r3, r6
 8002940:	d108      	bne.n	8002954 <HAL_UART_Transmit+0xc4>
 8002942:	6923      	ldr	r3, [r4, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d105      	bne.n	8002954 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002948:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 800294a:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800294c:	05db      	lsls	r3, r3, #23
 800294e:	0ddb      	lsrs	r3, r3, #23
 8002950:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 8002952:	e7cd      	b.n	80028f0 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002954:	782b      	ldrb	r3, [r5, #0]
 8002956:	3501      	adds	r5, #1
 8002958:	8513      	strh	r3, [r2, #40]	; 0x28
 800295a:	e7c9      	b.n	80028f0 <HAL_UART_Transmit+0x60>

0800295c <HAL_UART_Receive>:
{
 800295c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800295e:	001f      	movs	r7, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 8002960:	0003      	movs	r3, r0
 8002962:	336a      	adds	r3, #106	; 0x6a
{
 8002964:	0016      	movs	r6, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002966:	781a      	ldrb	r2, [r3, #0]
{
 8002968:	0004      	movs	r4, r0
 800296a:	b085      	sub	sp, #20
 800296c:	000d      	movs	r5, r1
    return HAL_BUSY;
 800296e:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002970:	2a20      	cmp	r2, #32
 8002972:	d139      	bne.n	80029e8 <HAL_UART_Receive+0x8c>
      return  HAL_ERROR;
 8002974:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8002976:	2900      	cmp	r1, #0
 8002978:	d036      	beq.n	80029e8 <HAL_UART_Receive+0x8c>
 800297a:	2e00      	cmp	r6, #0
 800297c:	d034      	beq.n	80029e8 <HAL_UART_Receive+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800297e:	2280      	movs	r2, #128	; 0x80
 8002980:	68a1      	ldr	r1, [r4, #8]
 8002982:	0152      	lsls	r2, r2, #5
 8002984:	4291      	cmp	r1, r2
 8002986:	d104      	bne.n	8002992 <HAL_UART_Receive+0x36>
 8002988:	6922      	ldr	r2, [r4, #16]
 800298a:	2a00      	cmp	r2, #0
 800298c:	d101      	bne.n	8002992 <HAL_UART_Receive+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 800298e:	4205      	tst	r5, r0
 8002990:	d12a      	bne.n	80029e8 <HAL_UART_Receive+0x8c>
    __HAL_LOCK(huart);
 8002992:	0022      	movs	r2, r4
 8002994:	3268      	adds	r2, #104	; 0x68
 8002996:	7811      	ldrb	r1, [r2, #0]
    return HAL_BUSY;
 8002998:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800299a:	2901      	cmp	r1, #1
 800299c:	d024      	beq.n	80029e8 <HAL_UART_Receive+0x8c>
 800299e:	2101      	movs	r1, #1
 80029a0:	7011      	strb	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029a2:	2200      	movs	r2, #0
 80029a4:	66e2      	str	r2, [r4, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029a6:	3222      	adds	r2, #34	; 0x22
 80029a8:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80029aa:	f7fe f897 	bl	8000adc <HAL_GetTick>
    huart->RxXferSize = Size;
 80029ae:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 80029b0:	2180      	movs	r1, #128	; 0x80
 80029b2:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize = Size;
 80029b4:	3358      	adds	r3, #88	; 0x58
 80029b6:	801e      	strh	r6, [r3, #0]
    huart->RxXferCount = Size;
 80029b8:	805e      	strh	r6, [r3, #2]
    tickstart = HAL_GetTick();
 80029ba:	9003      	str	r0, [sp, #12]
    UART_MASK_COMPUTATION(huart);
 80029bc:	0149      	lsls	r1, r1, #5
 80029be:	3304      	adds	r3, #4
 80029c0:	428a      	cmp	r2, r1
 80029c2:	d115      	bne.n	80029f0 <HAL_UART_Receive+0x94>
 80029c4:	6922      	ldr	r2, [r4, #16]
 80029c6:	2a00      	cmp	r2, #0
 80029c8:	d110      	bne.n	80029ec <HAL_UART_Receive+0x90>
 80029ca:	4a23      	ldr	r2, [pc, #140]	; (8002a58 <HAL_UART_Receive+0xfc>)
 80029cc:	801a      	strh	r2, [r3, #0]
    uhMask = huart->Mask;
 80029ce:	881e      	ldrh	r6, [r3, #0]
    while(huart->RxXferCount > 0U)
 80029d0:	0022      	movs	r2, r4
 80029d2:	325a      	adds	r2, #90	; 0x5a
 80029d4:	8810      	ldrh	r0, [r2, #0]
 80029d6:	b280      	uxth	r0, r0
 80029d8:	2800      	cmp	r0, #0
 80029da:	d119      	bne.n	8002a10 <HAL_UART_Receive+0xb4>
    huart->RxState = HAL_UART_STATE_READY;
 80029dc:	0023      	movs	r3, r4
 80029de:	2220      	movs	r2, #32
 80029e0:	336a      	adds	r3, #106	; 0x6a
    __HAL_UNLOCK(huart);
 80029e2:	3468      	adds	r4, #104	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 80029e4:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 80029e6:	7020      	strb	r0, [r4, #0]
}
 80029e8:	b005      	add	sp, #20
 80029ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 80029ec:	22ff      	movs	r2, #255	; 0xff
 80029ee:	e7ed      	b.n	80029cc <HAL_UART_Receive+0x70>
 80029f0:	2a00      	cmp	r2, #0
 80029f2:	d104      	bne.n	80029fe <HAL_UART_Receive+0xa2>
 80029f4:	6922      	ldr	r2, [r4, #16]
 80029f6:	2a00      	cmp	r2, #0
 80029f8:	d0f8      	beq.n	80029ec <HAL_UART_Receive+0x90>
 80029fa:	227f      	movs	r2, #127	; 0x7f
 80029fc:	e7e6      	b.n	80029cc <HAL_UART_Receive+0x70>
 80029fe:	2180      	movs	r1, #128	; 0x80
 8002a00:	0549      	lsls	r1, r1, #21
 8002a02:	428a      	cmp	r2, r1
 8002a04:	d1e3      	bne.n	80029ce <HAL_UART_Receive+0x72>
 8002a06:	6922      	ldr	r2, [r4, #16]
 8002a08:	2a00      	cmp	r2, #0
 8002a0a:	d0f6      	beq.n	80029fa <HAL_UART_Receive+0x9e>
 8002a0c:	223f      	movs	r2, #63	; 0x3f
 8002a0e:	e7dd      	b.n	80029cc <HAL_UART_Receive+0x70>
      huart->RxXferCount--;
 8002a10:	8813      	ldrh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a12:	2120      	movs	r1, #32
      huart->RxXferCount--;
 8002a14:	3b01      	subs	r3, #1
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	8013      	strh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a1a:	0020      	movs	r0, r4
 8002a1c:	9700      	str	r7, [sp, #0]
 8002a1e:	9b03      	ldr	r3, [sp, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f7ff ff03 	bl	800282c <UART_WaitOnFlagUntilTimeout>
 8002a26:	2800      	cmp	r0, #0
 8002a28:	d113      	bne.n	8002a52 <HAL_UART_Receive+0xf6>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a2a:	68a2      	ldr	r2, [r4, #8]
 8002a2c:	6823      	ldr	r3, [r4, #0]
 8002a2e:	0011      	movs	r1, r2
 8002a30:	2280      	movs	r2, #128	; 0x80
 8002a32:	0152      	lsls	r2, r2, #5
 8002a34:	4291      	cmp	r1, r2
 8002a36:	d107      	bne.n	8002a48 <HAL_UART_Receive+0xec>
 8002a38:	6922      	ldr	r2, [r4, #16]
 8002a3a:	2a00      	cmp	r2, #0
 8002a3c:	d104      	bne.n	8002a48 <HAL_UART_Receive+0xec>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002a3e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002a40:	4033      	ands	r3, r6
 8002a42:	802b      	strh	r3, [r5, #0]
        pData +=2U;
 8002a44:	3502      	adds	r5, #2
 8002a46:	e7c3      	b.n	80029d0 <HAL_UART_Receive+0x74>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002a48:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002a4a:	4033      	ands	r3, r6
 8002a4c:	702b      	strb	r3, [r5, #0]
 8002a4e:	3501      	adds	r5, #1
 8002a50:	e7be      	b.n	80029d0 <HAL_UART_Receive+0x74>
        return HAL_TIMEOUT;
 8002a52:	2003      	movs	r0, #3
 8002a54:	e7c8      	b.n	80029e8 <HAL_UART_Receive+0x8c>
 8002a56:	46c0      	nop			; (mov r8, r8)
 8002a58:	000001ff 	.word	0x000001ff

08002a5c <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a5c:	0003      	movs	r3, r0
{
 8002a5e:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a60:	3369      	adds	r3, #105	; 0x69
 8002a62:	781b      	ldrb	r3, [r3, #0]
{
 8002a64:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8002a66:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a68:	2b21      	cmp	r3, #33	; 0x21
 8002a6a:	d10f      	bne.n	8002a8c <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 8002a6c:	0014      	movs	r4, r2
 8002a6e:	3452      	adds	r4, #82	; 0x52
 8002a70:	8823      	ldrh	r3, [r4, #0]
 8002a72:	6811      	ldr	r1, [r2, #0]
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d109      	bne.n	8002a8e <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002a7a:	680a      	ldr	r2, [r1, #0]
 8002a7c:	307e      	adds	r0, #126	; 0x7e
 8002a7e:	4382      	bics	r2, r0
 8002a80:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002a82:	2240      	movs	r2, #64	; 0x40
 8002a84:	6808      	ldr	r0, [r1, #0]
 8002a86:	4302      	orrs	r2, r0
 8002a88:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 8002a8a:	2000      	movs	r0, #0
  }
}
 8002a8c:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a8e:	2080      	movs	r0, #128	; 0x80
 8002a90:	6895      	ldr	r5, [r2, #8]
 8002a92:	0140      	lsls	r0, r0, #5
 8002a94:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002a96:	4285      	cmp	r5, r0
 8002a98:	d10d      	bne.n	8002ab6 <UART_Transmit_IT+0x5a>
 8002a9a:	6910      	ldr	r0, [r2, #16]
 8002a9c:	2800      	cmp	r0, #0
 8002a9e:	d10a      	bne.n	8002ab6 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002aa0:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 8002aa2:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002aa4:	05c0      	lsls	r0, r0, #23
 8002aa6:	0dc0      	lsrs	r0, r0, #23
 8002aa8:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002aaa:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 8002aac:	8823      	ldrh	r3, [r4, #0]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	8023      	strh	r3, [r4, #0]
 8002ab4:	e7e9      	b.n	8002a8a <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002ab6:	1c58      	adds	r0, r3, #1
 8002ab8:	64d0      	str	r0, [r2, #76]	; 0x4c
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	850b      	strh	r3, [r1, #40]	; 0x28
 8002abe:	e7f5      	b.n	8002aac <UART_Transmit_IT+0x50>

08002ac0 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002ac0:	2140      	movs	r1, #64	; 0x40
 8002ac2:	6802      	ldr	r2, [r0, #0]
{
 8002ac4:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002ac6:	6813      	ldr	r3, [r2, #0]
 8002ac8:	438b      	bics	r3, r1
 8002aca:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002acc:	0003      	movs	r3, r0
 8002ace:	2220      	movs	r2, #32
 8002ad0:	3369      	adds	r3, #105	; 0x69
 8002ad2:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8002ad4:	f7ff fd54 	bl	8002580 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8002ad8:	2000      	movs	r0, #0
 8002ada:	bd10      	pop	{r4, pc}

08002adc <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002adc:	0002      	movs	r2, r0
{
 8002ade:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ae0:	326a      	adds	r2, #106	; 0x6a
 8002ae2:	7811      	ldrb	r1, [r2, #0]
 8002ae4:	6803      	ldr	r3, [r0, #0]
 8002ae6:	2922      	cmp	r1, #34	; 0x22
 8002ae8:	d12d      	bne.n	8002b46 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 8002aea:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aec:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 8002aee:	315c      	adds	r1, #92	; 0x5c
 8002af0:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002af2:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002af4:	0164      	lsls	r4, r4, #5
 8002af6:	4029      	ands	r1, r5
 8002af8:	6885      	ldr	r5, [r0, #8]
 8002afa:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002afc:	42a5      	cmp	r5, r4
 8002afe:	d11e      	bne.n	8002b3e <UART_Receive_IT+0x62>
 8002b00:	6904      	ldr	r4, [r0, #16]
 8002b02:	2c00      	cmp	r4, #0
 8002b04:	d11b      	bne.n	8002b3e <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8002b06:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8002b08:	3302      	adds	r3, #2
 8002b0a:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8002b0c:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 8002b0e:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 8002b10:	315a      	adds	r1, #90	; 0x5a
 8002b12:	880b      	ldrh	r3, [r1, #0]
 8002b14:	3b01      	subs	r3, #1
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	800b      	strh	r3, [r1, #0]
 8002b1a:	42a3      	cmp	r3, r4
 8002b1c:	d10d      	bne.n	8002b3a <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b1e:	6803      	ldr	r3, [r0, #0]
 8002b20:	4d0c      	ldr	r5, [pc, #48]	; (8002b54 <UART_Receive_IT+0x78>)
 8002b22:	6819      	ldr	r1, [r3, #0]
 8002b24:	4029      	ands	r1, r5
 8002b26:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b28:	6899      	ldr	r1, [r3, #8]
 8002b2a:	3523      	adds	r5, #35	; 0x23
 8002b2c:	35ff      	adds	r5, #255	; 0xff
 8002b2e:	43a9      	bics	r1, r5
 8002b30:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8002b32:	2320      	movs	r3, #32
 8002b34:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8002b36:	f7fd fe4b 	bl	80007d0 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8002b3a:	0020      	movs	r0, r4
 8002b3c:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002b3e:	1c5c      	adds	r4, r3, #1
 8002b40:	6544      	str	r4, [r0, #84]	; 0x54
 8002b42:	7019      	strb	r1, [r3, #0]
 8002b44:	e7e2      	b.n	8002b0c <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002b46:	2208      	movs	r2, #8
 8002b48:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8002b4a:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8002b50:	e7f3      	b.n	8002b3a <UART_Receive_IT+0x5e>
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	fffffedf 	.word	0xfffffedf

08002b58 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002b58:	220f      	movs	r2, #15
{
 8002b5a:	b570      	push	{r4, r5, r6, lr}
 8002b5c:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b5e:	6800      	ldr	r0, [r0, #0]
 8002b60:	69c3      	ldr	r3, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b62:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002b64:	401a      	ands	r2, r3
  if (errorflags == RESET)
 8002b66:	d108      	bne.n	8002b7a <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b68:	2520      	movs	r5, #32
 8002b6a:	422b      	tst	r3, r5
 8002b6c:	d005      	beq.n	8002b7a <HAL_UART_IRQHandler+0x22>
 8002b6e:	4229      	tst	r1, r5
 8002b70:	d003      	beq.n	8002b7a <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 8002b72:	0020      	movs	r0, r4
 8002b74:	f7ff ffb2 	bl	8002adc <UART_Receive_IT>
}
 8002b78:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8002b7a:	6885      	ldr	r5, [r0, #8]
  if(   (errorflags != RESET)
 8002b7c:	2a00      	cmp	r2, #0
 8002b7e:	d060      	beq.n	8002c42 <HAL_UART_IRQHandler+0xea>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8002b80:	2201      	movs	r2, #1
 8002b82:	4015      	ands	r5, r2
 8002b84:	d103      	bne.n	8002b8e <HAL_UART_IRQHandler+0x36>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002b86:	2690      	movs	r6, #144	; 0x90
 8002b88:	0076      	lsls	r6, r6, #1
 8002b8a:	4231      	tst	r1, r6
 8002b8c:	d059      	beq.n	8002c42 <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b8e:	4213      	tst	r3, r2
 8002b90:	d005      	beq.n	8002b9e <HAL_UART_IRQHandler+0x46>
 8002b92:	05ce      	lsls	r6, r1, #23
 8002b94:	d503      	bpl.n	8002b9e <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002b96:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b98:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8002b9a:	4332      	orrs	r2, r6
 8002b9c:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	4213      	tst	r3, r2
 8002ba2:	d006      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x5a>
 8002ba4:	2d00      	cmp	r5, #0
 8002ba6:	d004      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002ba8:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002baa:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8002bac:	1892      	adds	r2, r2, r2
 8002bae:	4332      	orrs	r2, r6
 8002bb0:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002bb2:	2204      	movs	r2, #4
 8002bb4:	4213      	tst	r3, r2
 8002bb6:	d006      	beq.n	8002bc6 <HAL_UART_IRQHandler+0x6e>
 8002bb8:	2d00      	cmp	r5, #0
 8002bba:	d004      	beq.n	8002bc6 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002bbc:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002bbe:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8002bc0:	3a02      	subs	r2, #2
 8002bc2:	4332      	orrs	r2, r6
 8002bc4:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002bc6:	071a      	lsls	r2, r3, #28
 8002bc8:	d508      	bpl.n	8002bdc <HAL_UART_IRQHandler+0x84>
 8002bca:	068a      	lsls	r2, r1, #26
 8002bcc:	d401      	bmi.n	8002bd2 <HAL_UART_IRQHandler+0x7a>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002bce:	2d00      	cmp	r5, #0
 8002bd0:	d004      	beq.n	8002bdc <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002bd2:	2208      	movs	r2, #8
 8002bd4:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002bd6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002bd8:	4302      	orrs	r2, r0
 8002bda:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bdc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002bde:	2a00      	cmp	r2, #0
 8002be0:	d0ca      	beq.n	8002b78 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002be2:	2220      	movs	r2, #32
 8002be4:	4213      	tst	r3, r2
 8002be6:	d004      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x9a>
 8002be8:	4211      	tst	r1, r2
 8002bea:	d002      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x9a>
        UART_Receive_IT(huart);
 8002bec:	0020      	movs	r0, r4
 8002bee:	f7ff ff75 	bl	8002adc <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002bf2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8002bf4:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002bf6:	071b      	lsls	r3, r3, #28
 8002bf8:	d404      	bmi.n	8002c04 <HAL_UART_IRQHandler+0xac>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002bfa:	6823      	ldr	r3, [r4, #0]
 8002bfc:	689d      	ldr	r5, [r3, #8]
 8002bfe:	2340      	movs	r3, #64	; 0x40
 8002c00:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002c02:	d01a      	beq.n	8002c3a <HAL_UART_IRQHandler+0xe2>
        UART_EndRxTransfer(huart);
 8002c04:	f7ff fcac 	bl	8002560 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c08:	2140      	movs	r1, #64	; 0x40
 8002c0a:	6823      	ldr	r3, [r4, #0]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	420a      	tst	r2, r1
 8002c10:	d00f      	beq.n	8002c32 <HAL_UART_IRQHandler+0xda>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c12:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002c14:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c16:	438a      	bics	r2, r1
 8002c18:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002c1a:	2800      	cmp	r0, #0
 8002c1c:	d009      	beq.n	8002c32 <HAL_UART_IRQHandler+0xda>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c1e:	4b13      	ldr	r3, [pc, #76]	; (8002c6c <HAL_UART_IRQHandler+0x114>)
 8002c20:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c22:	f7fd ff9b 	bl	8000b5c <HAL_DMA_Abort_IT>
 8002c26:	2800      	cmp	r0, #0
 8002c28:	d0a6      	beq.n	8002b78 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c2a:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002c2c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002c2e:	4798      	blx	r3
 8002c30:	e7a2      	b.n	8002b78 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8002c32:	0020      	movs	r0, r4
 8002c34:	f7ff fca5 	bl	8002582 <HAL_UART_ErrorCallback>
 8002c38:	e79e      	b.n	8002b78 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 8002c3a:	f7ff fca2 	bl	8002582 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c3e:	66e5      	str	r5, [r4, #108]	; 0x6c
 8002c40:	e79a      	b.n	8002b78 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c42:	2280      	movs	r2, #128	; 0x80
 8002c44:	4213      	tst	r3, r2
 8002c46:	d005      	beq.n	8002c54 <HAL_UART_IRQHandler+0xfc>
 8002c48:	4211      	tst	r1, r2
 8002c4a:	d003      	beq.n	8002c54 <HAL_UART_IRQHandler+0xfc>
    UART_Transmit_IT(huart);
 8002c4c:	0020      	movs	r0, r4
 8002c4e:	f7ff ff05 	bl	8002a5c <UART_Transmit_IT>
    return;
 8002c52:	e791      	b.n	8002b78 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c54:	2240      	movs	r2, #64	; 0x40
 8002c56:	4213      	tst	r3, r2
 8002c58:	d100      	bne.n	8002c5c <HAL_UART_IRQHandler+0x104>
 8002c5a:	e78d      	b.n	8002b78 <HAL_UART_IRQHandler+0x20>
 8002c5c:	4211      	tst	r1, r2
 8002c5e:	d100      	bne.n	8002c62 <HAL_UART_IRQHandler+0x10a>
 8002c60:	e78a      	b.n	8002b78 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8002c62:	0020      	movs	r0, r4
 8002c64:	f7ff ff2c 	bl	8002ac0 <UART_EndTransmit_IT>
    return;
 8002c68:	e786      	b.n	8002b78 <HAL_UART_IRQHandler+0x20>
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	08002585 	.word	0x08002585

08002c70 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002c70:	2386      	movs	r3, #134	; 0x86
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	58c3      	ldr	r3, [r0, r3]

    return USBD_OK;
  }
  else
  {
    return USBD_FAIL;
 8002c76:	2002      	movs	r0, #2
  if(pdev->pClassData != NULL)
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <USBD_CDC_DataIn+0x14>
    hcdc->TxState = 0;
 8002c7c:	2285      	movs	r2, #133	; 0x85
 8002c7e:	2000      	movs	r0, #0
 8002c80:	0092      	lsls	r2, r2, #2
 8002c82:	5098      	str	r0, [r3, r2]
  }
}
 8002c84:	4770      	bx	lr
	...

08002c88 <USBD_CDC_EP0_RxReady>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002c88:	2386      	movs	r3, #134	; 0x86
 8002c8a:	009b      	lsls	r3, r3, #2
{ 
 8002c8c:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002c8e:	58c4      	ldr	r4, [r0, r3]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002c90:	3304      	adds	r3, #4
 8002c92:	58c3      	ldr	r3, [r0, r3]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00b      	beq.n	8002cb0 <USBD_CDC_EP0_RxReady+0x28>
 8002c98:	2580      	movs	r5, #128	; 0x80
 8002c9a:	00ad      	lsls	r5, r5, #2
 8002c9c:	5d60      	ldrb	r0, [r4, r5]
 8002c9e:	28ff      	cmp	r0, #255	; 0xff
 8002ca0:	d006      	beq.n	8002cb0 <USBD_CDC_EP0_RxReady+0x28>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8002ca2:	4a04      	ldr	r2, [pc, #16]	; (8002cb4 <USBD_CDC_EP0_RxReady+0x2c>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	5ca2      	ldrb	r2, [r4, r2]
 8002ca8:	0021      	movs	r1, r4
 8002caa:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8002cac:	23ff      	movs	r3, #255	; 0xff
 8002cae:	5563      	strb	r3, [r4, r5]
      
  }
  return USBD_OK;
}
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	bd70      	pop	{r4, r5, r6, pc}
 8002cb4:	00000201 	.word	0x00000201

08002cb8 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8002cb8:	2343      	movs	r3, #67	; 0x43
 8002cba:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8002cbc:	4800      	ldr	r0, [pc, #0]	; (8002cc0 <USBD_CDC_GetFSCfgDesc+0x8>)
 8002cbe:	4770      	bx	lr
 8002cc0:	20000048 	.word	0x20000048

08002cc4 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8002cc4:	2343      	movs	r3, #67	; 0x43
 8002cc6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8002cc8:	4800      	ldr	r0, [pc, #0]	; (8002ccc <USBD_CDC_GetHSCfgDesc+0x8>)
 8002cca:	4770      	bx	lr
 8002ccc:	2000008c 	.word	0x2000008c

08002cd0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8002cd0:	2343      	movs	r3, #67	; 0x43
 8002cd2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8002cd4:	4800      	ldr	r0, [pc, #0]	; (8002cd8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8002cd6:	4770      	bx	lr
 8002cd8:	200000dc 	.word	0x200000dc

08002cdc <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8002cdc:	230a      	movs	r3, #10
 8002cde:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8002ce0:	4800      	ldr	r0, [pc, #0]	; (8002ce4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8002ce2:	4770      	bx	lr
 8002ce4:	200000d0 	.word	0x200000d0

08002ce8 <USBD_CDC_DataOut>:
{      
 8002ce8:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002cea:	2686      	movs	r6, #134	; 0x86
 8002cec:	00b6      	lsls	r6, r6, #2
{      
 8002cee:	0004      	movs	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002cf0:	5985      	ldr	r5, [r0, r6]
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8002cf2:	f001 fb47 	bl	8004384 <USBD_LL_GetRxDataSize>
 8002cf6:	2383      	movs	r3, #131	; 0x83
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	50e8      	str	r0, [r5, r3]
  if(pdev->pClassData != NULL)
 8002cfc:	59a3      	ldr	r3, [r4, r6]
    return USBD_FAIL;
 8002cfe:	2002      	movs	r0, #2
  if(pdev->pClassData != NULL)
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00a      	beq.n	8002d1a <USBD_CDC_DataOut+0x32>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8002d04:	2383      	movs	r3, #131	; 0x83
 8002d06:	2281      	movs	r2, #129	; 0x81
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	18e9      	adds	r1, r5, r3
 8002d0c:	3310      	adds	r3, #16
 8002d0e:	58e3      	ldr	r3, [r4, r3]
 8002d10:	0092      	lsls	r2, r2, #2
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	58a8      	ldr	r0, [r5, r2]
 8002d16:	4798      	blx	r3
    return USBD_OK;
 8002d18:	2000      	movs	r0, #0
}
 8002d1a:	bd70      	pop	{r4, r5, r6, pc}

08002d1c <USBD_CDC_Setup>:
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d1c:	2260      	movs	r2, #96	; 0x60
 8002d1e:	780b      	ldrb	r3, [r1, #0]
{
 8002d20:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d22:	401a      	ands	r2, r3
{
 8002d24:	0004      	movs	r4, r0
 8002d26:	000d      	movs	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d28:	2a00      	cmp	r2, #0
 8002d2a:	d028      	beq.n	8002d7e <USBD_CDC_Setup+0x62>
 8002d2c:	2a20      	cmp	r2, #32
 8002d2e:	d11e      	bne.n	8002d6e <USBD_CDC_Setup+0x52>
    if (req->wLength)
 8002d30:	88ca      	ldrh	r2, [r1, #6]
 8002d32:	7848      	ldrb	r0, [r1, #1]
 8002d34:	2a00      	cmp	r2, #0
 8002d36:	d01c      	beq.n	8002d72 <USBD_CDC_Setup+0x56>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002d38:	2186      	movs	r1, #134	; 0x86
      if (req->bmRequest & 0x80)
 8002d3a:	b25b      	sxtb	r3, r3
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002d3c:	0089      	lsls	r1, r1, #2
 8002d3e:	5866      	ldr	r6, [r4, r1]
      if (req->bmRequest & 0x80)
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	da0b      	bge.n	8002d5c <USBD_CDC_Setup+0x40>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002d44:	2387      	movs	r3, #135	; 0x87
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	58e3      	ldr	r3, [r4, r3]
 8002d4a:	0031      	movs	r1, r6
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	4798      	blx	r3
          USBD_CtlSendData (pdev, 
 8002d50:	0031      	movs	r1, r6
 8002d52:	88ea      	ldrh	r2, [r5, #6]
      USBD_CtlSendData (pdev,
 8002d54:	0020      	movs	r0, r4
 8002d56:	f000 fbf4 	bl	8003542 <USBD_CtlSendData>
      break;
 8002d5a:	e008      	b.n	8002d6e <USBD_CDC_Setup+0x52>
        hcdc->CmdOpCode = req->bRequest;
 8002d5c:	2380      	movs	r3, #128	; 0x80
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	54f0      	strb	r0, [r6, r3]
        hcdc->CmdLength = req->wLength;
 8002d62:	4b0a      	ldr	r3, [pc, #40]	; (8002d8c <USBD_CDC_Setup+0x70>)
        USBD_CtlPrepareRx (pdev, 
 8002d64:	0031      	movs	r1, r6
        hcdc->CmdLength = req->wLength;
 8002d66:	54f2      	strb	r2, [r6, r3]
        USBD_CtlPrepareRx (pdev, 
 8002d68:	0020      	movs	r0, r4
 8002d6a:	f000 fc00 	bl	800356e <USBD_CtlPrepareRx>
}
 8002d6e:	2000      	movs	r0, #0
 8002d70:	bd70      	pop	{r4, r5, r6, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002d72:	2387      	movs	r3, #135	; 0x87
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	58e3      	ldr	r3, [r4, r3]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	4798      	blx	r3
 8002d7c:	e7f7      	b.n	8002d6e <USBD_CDC_Setup+0x52>
    switch (req->bRequest)
 8002d7e:	784b      	ldrb	r3, [r1, #1]
 8002d80:	2b0a      	cmp	r3, #10
 8002d82:	d1f4      	bne.n	8002d6e <USBD_CDC_Setup+0x52>
      USBD_CtlSendData (pdev,
 8002d84:	2201      	movs	r2, #1
 8002d86:	4902      	ldr	r1, [pc, #8]	; (8002d90 <USBD_CDC_Setup+0x74>)
 8002d88:	e7e4      	b.n	8002d54 <USBD_CDC_Setup+0x38>
 8002d8a:	46c0      	nop			; (mov r8, r8)
 8002d8c:	00000201 	.word	0x00000201
 8002d90:	20000208 	.word	0x20000208

08002d94 <USBD_CDC_DeInit>:
{
 8002d94:	b570      	push	{r4, r5, r6, lr}
 8002d96:	0004      	movs	r4, r0
  if(pdev->pClassData != NULL)
 8002d98:	2586      	movs	r5, #134	; 0x86
  USBD_LL_CloseEP(pdev,
 8002d9a:	2181      	movs	r1, #129	; 0x81
 8002d9c:	f001 fa7e 	bl	800429c <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8002da0:	2101      	movs	r1, #1
 8002da2:	0020      	movs	r0, r4
 8002da4:	f001 fa7a 	bl	800429c <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8002da8:	00ad      	lsls	r5, r5, #2
  USBD_LL_CloseEP(pdev,
 8002daa:	2182      	movs	r1, #130	; 0x82
 8002dac:	0020      	movs	r0, r4
 8002dae:	f001 fa75 	bl	800429c <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8002db2:	5963      	ldr	r3, [r4, r5]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d009      	beq.n	8002dcc <USBD_CDC_DeInit+0x38>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8002db8:	2387      	movs	r3, #135	; 0x87
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	58e3      	ldr	r3, [r4, r3]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8002dc2:	5960      	ldr	r0, [r4, r5]
 8002dc4:	f001 faea 	bl	800439c <USBD_static_free>
    pdev->pClassData = NULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	5163      	str	r3, [r4, r5]
}
 8002dcc:	2000      	movs	r0, #0
 8002dce:	bd70      	pop	{r4, r5, r6, pc}

08002dd0 <USBD_CDC_Init>:
{
 8002dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002dd2:	7c03      	ldrb	r3, [r0, #16]
{
 8002dd4:	0004      	movs	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d133      	bne.n	8002e42 <USBD_CDC_Init+0x72>
    USBD_LL_OpenEP(pdev,
 8002dda:	2380      	movs	r3, #128	; 0x80
 8002ddc:	2202      	movs	r2, #2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	2181      	movs	r1, #129	; 0x81
 8002de2:	f001 fa49 	bl	8004278 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8002de6:	2380      	movs	r3, #128	; 0x80
 8002de8:	009b      	lsls	r3, r3, #2
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8002dea:	2587      	movs	r5, #135	; 0x87
    USBD_LL_OpenEP(pdev,
 8002dec:	2202      	movs	r2, #2
 8002dee:	2101      	movs	r1, #1
 8002df0:	0020      	movs	r0, r4
 8002df2:	f001 fa41 	bl	8004278 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8002df6:	00ad      	lsls	r5, r5, #2
  USBD_LL_OpenEP(pdev,
 8002df8:	2308      	movs	r3, #8
 8002dfa:	2203      	movs	r2, #3
 8002dfc:	2182      	movs	r1, #130	; 0x82
 8002dfe:	0020      	movs	r0, r4
 8002e00:	f001 fa3a 	bl	8004278 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8002e04:	2786      	movs	r7, #134	; 0x86
 8002e06:	0028      	movs	r0, r5
 8002e08:	f001 fac4 	bl	8004394 <USBD_static_malloc>
 8002e0c:	00bf      	lsls	r7, r7, #2
 8002e0e:	0006      	movs	r6, r0
 8002e10:	51e0      	str	r0, [r4, r7]
    ret = 1; 
 8002e12:	2001      	movs	r0, #1
  if(pdev->pClassData == NULL)
 8002e14:	2e00      	cmp	r6, #0
 8002e16:	d013      	beq.n	8002e40 <USBD_CDC_Init+0x70>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8002e18:	5963      	ldr	r3, [r4, r5]
    hcdc->TxState =0;
 8002e1a:	2500      	movs	r5, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4798      	blx	r3
    hcdc->TxState =0;
 8002e20:	2385      	movs	r3, #133	; 0x85
 8002e22:	2281      	movs	r2, #129	; 0x81
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	50f5      	str	r5, [r6, r3]
    hcdc->RxState =0;
 8002e28:	51f5      	str	r5, [r6, r7]
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002e2a:	7c27      	ldrb	r7, [r4, #16]
 8002e2c:	0092      	lsls	r2, r2, #2
 8002e2e:	42af      	cmp	r7, r5
 8002e30:	d10e      	bne.n	8002e50 <USBD_CDC_Init+0x80>
      USBD_LL_PrepareReceive(pdev,
 8002e32:	3b14      	subs	r3, #20
 8002e34:	58b2      	ldr	r2, [r6, r2]
 8002e36:	2101      	movs	r1, #1
 8002e38:	0020      	movs	r0, r4
 8002e3a:	f001 fa93 	bl	8004364 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8002e3e:	0038      	movs	r0, r7
}
 8002e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 8002e42:	2340      	movs	r3, #64	; 0x40
 8002e44:	2202      	movs	r2, #2
 8002e46:	2181      	movs	r1, #129	; 0x81
 8002e48:	f001 fa16 	bl	8004278 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8002e4c:	2340      	movs	r3, #64	; 0x40
 8002e4e:	e7cc      	b.n	8002dea <USBD_CDC_Init+0x1a>
      USBD_LL_PrepareReceive(pdev,
 8002e50:	2340      	movs	r3, #64	; 0x40
 8002e52:	58b2      	ldr	r2, [r6, r2]
 8002e54:	2101      	movs	r1, #1
 8002e56:	0020      	movs	r0, r4
 8002e58:	f001 fa84 	bl	8004364 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8002e5c:	0028      	movs	r0, r5
 8002e5e:	e7ef      	b.n	8002e40 <USBD_CDC_Init+0x70>

08002e60 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 8002e60:	2302      	movs	r3, #2
  
  if(fops != NULL)
 8002e62:	2900      	cmp	r1, #0
 8002e64:	d003      	beq.n	8002e6e <USBD_CDC_RegisterInterface+0xe>
  {
    pdev->pUserData= fops;
 8002e66:	2387      	movs	r3, #135	; 0x87
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	50c1      	str	r1, [r0, r3]
    ret = USBD_OK;    
 8002e6c:	2300      	movs	r3, #0
  }
  
  return ret;
}
 8002e6e:	0018      	movs	r0, r3
 8002e70:	4770      	bx	lr

08002e72 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002e72:	2386      	movs	r3, #134	; 0x86
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	58c3      	ldr	r3, [r0, r3]
  
  hcdc->TxBuffer = pbuff;
 8002e78:	2082      	movs	r0, #130	; 0x82
 8002e7a:	0080      	lsls	r0, r0, #2
 8002e7c:	5019      	str	r1, [r3, r0]
  hcdc->TxLength = length;  
 8002e7e:	2184      	movs	r1, #132	; 0x84
 8002e80:	0089      	lsls	r1, r1, #2
  
  return USBD_OK;  
}
 8002e82:	2000      	movs	r0, #0
  hcdc->TxLength = length;  
 8002e84:	505a      	str	r2, [r3, r1]
}
 8002e86:	4770      	bx	lr

08002e88 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8002e88:	2386      	movs	r3, #134	; 0x86
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	58c2      	ldr	r2, [r0, r3]
 8002e8e:	3b14      	subs	r3, #20
  
  return USBD_OK;
}
 8002e90:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8002e92:	50d1      	str	r1, [r2, r3]
}
 8002e94:	4770      	bx	lr

08002e96 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002e96:	2386      	movs	r3, #134	; 0x86
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	58c2      	ldr	r2, [r0, r3]
{      
 8002e9c:	b510      	push	{r4, lr}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8002e9e:	2302      	movs	r3, #2
  if(pdev->pClassData != NULL)
 8002ea0:	2a00      	cmp	r2, #0
 8002ea2:	d011      	beq.n	8002ec8 <USBD_CDC_TransmitPacket+0x32>
    if(hcdc->TxState == 0)
 8002ea4:	2185      	movs	r1, #133	; 0x85
 8002ea6:	0089      	lsls	r1, r1, #2
 8002ea8:	5854      	ldr	r4, [r2, r1]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	2c00      	cmp	r4, #0
 8002eae:	d10b      	bne.n	8002ec8 <USBD_CDC_TransmitPacket+0x32>
      hcdc->TxState = 1;
 8002eb0:	5053      	str	r3, [r2, r1]
                       hcdc->TxLength);
 8002eb2:	2384      	movs	r3, #132	; 0x84
 8002eb4:	009b      	lsls	r3, r3, #2
      USBD_LL_Transmit(pdev,
 8002eb6:	58d3      	ldr	r3, [r2, r3]
 8002eb8:	390c      	subs	r1, #12
 8002eba:	5852      	ldr	r2, [r2, r1]
 8002ebc:	3988      	subs	r1, #136	; 0x88
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	39ff      	subs	r1, #255	; 0xff
 8002ec2:	f001 fa3f 	bl	8004344 <USBD_LL_Transmit>
      return USBD_OK;
 8002ec6:	0023      	movs	r3, r4
  }
}
 8002ec8:	0018      	movs	r0, r3
 8002eca:	bd10      	pop	{r4, pc}

08002ecc <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002ecc:	2386      	movs	r3, #134	; 0x86
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	58c2      	ldr	r2, [r0, r3]
{      
 8002ed2:	b510      	push	{r4, lr}
    }
    return USBD_OK;
  }
  else
  {
    return USBD_FAIL;
 8002ed4:	2402      	movs	r4, #2
  if(pdev->pClassData != NULL)
 8002ed6:	2a00      	cmp	r2, #0
 8002ed8:	d009      	beq.n	8002eee <USBD_CDC_ReceivePacket+0x22>
 8002eda:	2181      	movs	r1, #129	; 0x81
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002edc:	7c04      	ldrb	r4, [r0, #16]
 8002ede:	0089      	lsls	r1, r1, #2
 8002ee0:	2c00      	cmp	r4, #0
 8002ee2:	d106      	bne.n	8002ef2 <USBD_CDC_ReceivePacket+0x26>
      USBD_LL_PrepareReceive(pdev,
 8002ee4:	5852      	ldr	r2, [r2, r1]
 8002ee6:	3b18      	subs	r3, #24
 8002ee8:	2101      	movs	r1, #1
 8002eea:	f001 fa3b 	bl	8004364 <USBD_LL_PrepareReceive>
  }
}
 8002eee:	0020      	movs	r0, r4
 8002ef0:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8002ef2:	5852      	ldr	r2, [r2, r1]
 8002ef4:	2340      	movs	r3, #64	; 0x40
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	f001 fa34 	bl	8004364 <USBD_LL_PrepareReceive>
    return USBD_OK;
 8002efc:	2400      	movs	r4, #0
 8002efe:	e7f6      	b.n	8002eee <USBD_CDC_ReceivePacket+0x22>

08002f00 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8002f00:	b510      	push	{r4, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8002f02:	2302      	movs	r3, #2
  if(pdev == NULL)
 8002f04:	2800      	cmp	r0, #0
 8002f06:	d013      	beq.n	8002f30 <USBD_Init+0x30>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8002f08:	2385      	movs	r3, #133	; 0x85
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	58c4      	ldr	r4, [r0, r3]
 8002f0e:	2c00      	cmp	r4, #0
 8002f10:	d001      	beq.n	8002f16 <USBD_Init+0x16>
  {
    pdev->pClass = NULL;
 8002f12:	2400      	movs	r4, #0
 8002f14:	50c4      	str	r4, [r0, r3]
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8002f16:	2900      	cmp	r1, #0
 8002f18:	d002      	beq.n	8002f20 <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 8002f1a:	2384      	movs	r3, #132	; 0x84
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	50c1      	str	r1, [r0, r3]
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002f20:	23fe      	movs	r3, #254	; 0xfe
 8002f22:	2101      	movs	r1, #1
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	54c1      	strb	r1, [r0, r3]
  pdev->id = id;
 8002f28:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8002f2a:	f001 f955 	bl	80041d8 <USBD_LL_Init>
  
  return USBD_OK; 
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	0018      	movs	r0, r3
 8002f32:	bd10      	pop	{r4, pc}

08002f34 <USBD_RegisterClass>:
    status = USBD_OK;
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8002f34:	2302      	movs	r3, #2
  if(pclass != 0)
 8002f36:	2900      	cmp	r1, #0
 8002f38:	d003      	beq.n	8002f42 <USBD_RegisterClass+0xe>
    pdev->pClass = pclass;
 8002f3a:	2385      	movs	r3, #133	; 0x85
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	50c1      	str	r1, [r0, r3]
    status = USBD_OK;
 8002f40:	2300      	movs	r3, #0
  }
  
  return status;
}
 8002f42:	0018      	movs	r0, r3
 8002f44:	4770      	bx	lr

08002f46 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8002f46:	b510      	push	{r4, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8002f48:	f001 f986 	bl	8004258 <USBD_LL_Start>
  
  return USBD_OK;  
}
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	bd10      	pop	{r4, pc}

08002f50 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8002f50:	2385      	movs	r3, #133	; 0x85
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	58c3      	ldr	r3, [r0, r3]
{
 8002f56:	b510      	push	{r4, lr}
  if(pdev->pClass != NULL)
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <USBD_SetClassConfig+0x10>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8002f5c:	2002      	movs	r0, #2
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8002f5e:	bd10      	pop	{r4, pc}
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4798      	blx	r3
 8002f64:	2800      	cmp	r0, #0
 8002f66:	d1f9      	bne.n	8002f5c <USBD_SetClassConfig+0xc>
 8002f68:	e7f9      	b.n	8002f5e <USBD_SetClassConfig+0xe>

08002f6a <USBD_ClrClassConfig>:
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8002f6a:	2385      	movs	r3, #133	; 0x85
{
 8002f6c:	b510      	push	{r4, lr}
  pdev->pClass->DeInit(pdev, cfgidx);  
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	58c3      	ldr	r3, [r0, r3]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	4798      	blx	r3
  return USBD_OK;
}
 8002f76:	2000      	movs	r0, #0
 8002f78:	bd10      	pop	{r4, pc}
	...

08002f7c <USBD_LL_SetupStage>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002f7c:	2382      	movs	r3, #130	; 0x82
 8002f7e:	009b      	lsls	r3, r3, #2
{
 8002f80:	b570      	push	{r4, r5, r6, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002f82:	18c5      	adds	r5, r0, r3
{
 8002f84:	0004      	movs	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002f86:	0028      	movs	r0, r5
 8002f88:	f000 faaa 	bl	80034e0 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8002f8c:	23fa      	movs	r3, #250	; 0xfa
 8002f8e:	2201      	movs	r2, #1
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	50e2      	str	r2, [r4, r3]
  pdev->ep0_data_len = pdev->request.wLength;
 8002f94:	4b12      	ldr	r3, [pc, #72]	; (8002fe0 <USBD_LL_SetupStage+0x64>)
 8002f96:	5ae2      	ldrh	r2, [r4, r3]
 8002f98:	3b16      	subs	r3, #22
 8002f9a:	50e2      	str	r2, [r4, r3]
  
  switch (pdev->request.bmRequest & 0x1F) 
 8002f9c:	3310      	adds	r3, #16
 8002f9e:	5ce1      	ldrb	r1, [r4, r3]
 8002fa0:	3bea      	subs	r3, #234	; 0xea
 8002fa2:	3bff      	subs	r3, #255	; 0xff
 8002fa4:	400b      	ands	r3, r1
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d00f      	beq.n	8002fca <USBD_LL_SetupStage+0x4e>
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d007      	beq.n	8002fbe <USBD_LL_SetupStage+0x42>
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d010      	beq.n	8002fd4 <USBD_LL_SetupStage+0x58>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8002fb2:	237f      	movs	r3, #127	; 0x7f
 8002fb4:	0020      	movs	r0, r4
 8002fb6:	4399      	bics	r1, r3
 8002fb8:	f001 f980 	bl	80042bc <USBD_LL_StallEP>
    break;
 8002fbc:	e003      	b.n	8002fc6 <USBD_LL_SetupStage+0x4a>
    USBD_StdDevReq (pdev, &pdev->request);
 8002fbe:	0029      	movs	r1, r5
 8002fc0:	0020      	movs	r0, r4
 8002fc2:	f000 f8f1 	bl	80031a8 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	bd70      	pop	{r4, r5, r6, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8002fca:	0029      	movs	r1, r5
 8002fcc:	0020      	movs	r0, r4
 8002fce:	f000 f9fd 	bl	80033cc <USBD_StdItfReq>
    break;
 8002fd2:	e7f8      	b.n	8002fc6 <USBD_LL_SetupStage+0x4a>
    USBD_StdEPReq(pdev, &pdev->request);   
 8002fd4:	0029      	movs	r1, r5
 8002fd6:	0020      	movs	r0, r4
 8002fd8:	f000 fa14 	bl	8003404 <USBD_StdEPReq>
    break;
 8002fdc:	e7f3      	b.n	8002fc6 <USBD_LL_SetupStage+0x4a>
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	0000020e 	.word	0x0000020e

08002fe4 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8002fe4:	b570      	push	{r4, r5, r6, lr}
 8002fe6:	0004      	movs	r4, r0
 8002fe8:	0015      	movs	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8002fea:	2900      	cmp	r1, #0
 8002fec:	d127      	bne.n	800303e <USBD_LL_DataOutStage+0x5a>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8002fee:	23fa      	movs	r3, #250	; 0xfa
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	58c3      	ldr	r3, [r0, r3]
 8002ff4:	2b03      	cmp	r3, #3
 8002ff6:	d10f      	bne.n	8003018 <USBD_LL_DataOutStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8002ff8:	3005      	adds	r0, #5
 8002ffa:	30ff      	adds	r0, #255	; 0xff
 8002ffc:	6883      	ldr	r3, [r0, #8]
 8002ffe:	68c2      	ldr	r2, [r0, #12]
 8003000:	4293      	cmp	r3, r2
 8003002:	d90b      	bls.n	800301c <USBD_LL_DataOutStage+0x38>
      {
        pep->rem_length -=  pep->maxpacket;
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	6083      	str	r3, [r0, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8003008:	429a      	cmp	r2, r3
 800300a:	d900      	bls.n	800300e <USBD_LL_DataOutStage+0x2a>
 800300c:	001a      	movs	r2, r3
        USBD_CtlContinueRx (pdev, 
 800300e:	b292      	uxth	r2, r2
 8003010:	0029      	movs	r1, r5
 8003012:	0020      	movs	r0, r4
 8003014:	f000 fabb 	bl	800358e <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8003018:	2000      	movs	r0, #0
 800301a:	bd70      	pop	{r4, r5, r6, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800301c:	2385      	movs	r3, #133	; 0x85
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	58e3      	ldr	r3, [r4, r3]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <USBD_LL_DataOutStage+0x52>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003028:	22fe      	movs	r2, #254	; 0xfe
 800302a:	0052      	lsls	r2, r2, #1
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800302c:	5ca2      	ldrb	r2, [r4, r2]
 800302e:	2a03      	cmp	r2, #3
 8003030:	d101      	bne.n	8003036 <USBD_LL_DataOutStage+0x52>
          pdev->pClass->EP0_RxReady(pdev); 
 8003032:	0020      	movs	r0, r4
 8003034:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003036:	0020      	movs	r0, r4
 8003038:	f000 fab1 	bl	800359e <USBD_CtlSendStatus>
 800303c:	e7ec      	b.n	8003018 <USBD_LL_DataOutStage+0x34>
  else if((pdev->pClass->DataOut != NULL)&&
 800303e:	2385      	movs	r3, #133	; 0x85
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	58c3      	ldr	r3, [r0, r3]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0e6      	beq.n	8003018 <USBD_LL_DataOutStage+0x34>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800304a:	22fe      	movs	r2, #254	; 0xfe
 800304c:	0052      	lsls	r2, r2, #1
  else if((pdev->pClass->DataOut != NULL)&&
 800304e:	5c82      	ldrb	r2, [r0, r2]
 8003050:	2a03      	cmp	r2, #3
 8003052:	d1e1      	bne.n	8003018 <USBD_LL_DataOutStage+0x34>
    pdev->pClass->DataOut(pdev, epnum); 
 8003054:	4798      	blx	r3
 8003056:	e7df      	b.n	8003018 <USBD_LL_DataOutStage+0x34>

08003058 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8003058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800305a:	000d      	movs	r5, r1
 800305c:	0004      	movs	r4, r0
 800305e:	0011      	movs	r1, r2
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003060:	2d00      	cmp	r5, #0
 8003062:	d141      	bne.n	80030e8 <USBD_LL_DataInStage+0x90>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8003064:	23fa      	movs	r3, #250	; 0xfa
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	58c3      	ldr	r3, [r0, r3]
 800306a:	2b02      	cmp	r3, #2
 800306c:	d10e      	bne.n	800308c <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 800306e:	69c2      	ldr	r2, [r0, #28]
 8003070:	6a06      	ldr	r6, [r0, #32]
 8003072:	42b2      	cmp	r2, r6
 8003074:	d913      	bls.n	800309e <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 8003076:	1b92      	subs	r2, r2, r6
 8003078:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 800307a:	b292      	uxth	r2, r2
 800307c:	f000 fa6f 	bl	800355e <USBD_CtlContinueSendData>
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003080:	002b      	movs	r3, r5
 8003082:	002a      	movs	r2, r5
 8003084:	0029      	movs	r1, r5
 8003086:	0020      	movs	r0, r4
 8003088:	f001 f96c 	bl	8004364 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 800308c:	2380      	movs	r3, #128	; 0x80
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	5ce2      	ldrb	r2, [r4, r3]
 8003092:	2a01      	cmp	r2, #1
 8003094:	d101      	bne.n	800309a <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8003096:	2200      	movs	r2, #0
 8003098:	54e2      	strb	r2, [r4, r3]
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 800309a:	2000      	movs	r0, #0
 800309c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 800309e:	6987      	ldr	r7, [r0, #24]
 80030a0:	0031      	movs	r1, r6
 80030a2:	0038      	movs	r0, r7
 80030a4:	f7fd f8ca 	bl	800023c <__aeabi_uidivmod>
 80030a8:	1e0d      	subs	r5, r1, #0
 80030aa:	d10c      	bne.n	80030c6 <USBD_LL_DataInStage+0x6e>
 80030ac:	42be      	cmp	r6, r7
 80030ae:	d80a      	bhi.n	80030c6 <USBD_LL_DataInStage+0x6e>
             (pep->total_length < pdev->ep0_data_len ))
 80030b0:	26fc      	movs	r6, #252	; 0xfc
 80030b2:	0076      	lsls	r6, r6, #1
           (pep->total_length >= pep->maxpacket) &&
 80030b4:	59a3      	ldr	r3, [r4, r6]
 80030b6:	429f      	cmp	r7, r3
 80030b8:	d205      	bcs.n	80030c6 <USBD_LL_DataInStage+0x6e>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80030ba:	000a      	movs	r2, r1
 80030bc:	0020      	movs	r0, r4
 80030be:	f000 fa4e 	bl	800355e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80030c2:	51a5      	str	r5, [r4, r6]
 80030c4:	e7dc      	b.n	8003080 <USBD_LL_DataInStage+0x28>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80030c6:	2385      	movs	r3, #133	; 0x85
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	58e3      	ldr	r3, [r4, r3]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d006      	beq.n	80030e0 <USBD_LL_DataInStage+0x88>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 80030d2:	22fe      	movs	r2, #254	; 0xfe
 80030d4:	0052      	lsls	r2, r2, #1
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80030d6:	5ca2      	ldrb	r2, [r4, r2]
 80030d8:	2a03      	cmp	r2, #3
 80030da:	d101      	bne.n	80030e0 <USBD_LL_DataInStage+0x88>
            pdev->pClass->EP0_TxSent(pdev); 
 80030dc:	0020      	movs	r0, r4
 80030de:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 80030e0:	0020      	movs	r0, r4
 80030e2:	f000 fa68 	bl	80035b6 <USBD_CtlReceiveStatus>
 80030e6:	e7d1      	b.n	800308c <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 80030e8:	2385      	movs	r3, #133	; 0x85
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	58c3      	ldr	r3, [r0, r3]
 80030ee:	695b      	ldr	r3, [r3, #20]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0d2      	beq.n	800309a <USBD_LL_DataInStage+0x42>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80030f4:	22fe      	movs	r2, #254	; 0xfe
 80030f6:	0052      	lsls	r2, r2, #1
  else if((pdev->pClass->DataIn != NULL)&& 
 80030f8:	5c82      	ldrb	r2, [r0, r2]
 80030fa:	2a03      	cmp	r2, #3
 80030fc:	d1cd      	bne.n	800309a <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 80030fe:	0029      	movs	r1, r5
 8003100:	4798      	blx	r3
 8003102:	e7ca      	b.n	800309a <USBD_LL_DataInStage+0x42>

08003104 <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003104:	2200      	movs	r2, #0
{
 8003106:	b570      	push	{r4, r5, r6, lr}
 8003108:	0004      	movs	r4, r0
  USBD_LL_OpenEP(pdev,
 800310a:	0011      	movs	r1, r2
 800310c:	2340      	movs	r3, #64	; 0x40
 800310e:	f001 f8b3 	bl	8004278 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003112:	0023      	movs	r3, r4
 8003114:	2540      	movs	r5, #64	; 0x40
 8003116:	33fc      	adds	r3, #252	; 0xfc
 8003118:	615d      	str	r5, [r3, #20]
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800311a:	2200      	movs	r2, #0
 800311c:	002b      	movs	r3, r5
 800311e:	2180      	movs	r1, #128	; 0x80
 8003120:	0020      	movs	r0, r4
 8003122:	f001 f8a9 	bl	8004278 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003126:	23fe      	movs	r3, #254	; 0xfe
 8003128:	2201      	movs	r2, #1
 800312a:	005b      	lsls	r3, r3, #1
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800312c:	6225      	str	r5, [r4, #32]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800312e:	54e2      	strb	r2, [r4, r3]
  
  if (pdev->pClassData) 
 8003130:	331c      	adds	r3, #28
 8003132:	58e3      	ldr	r3, [r4, r3]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d006      	beq.n	8003146 <USBD_LL_Reset+0x42>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003138:	2385      	movs	r3, #133	; 0x85
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	58e3      	ldr	r3, [r4, r3]
 800313e:	7921      	ldrb	r1, [r4, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	0020      	movs	r0, r4
 8003144:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003146:	2000      	movs	r0, #0
 8003148:	bd70      	pop	{r4, r5, r6, pc}

0800314a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800314a:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 800314c:	2000      	movs	r0, #0
 800314e:	4770      	bx	lr

08003150 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8003150:	23fe      	movs	r3, #254	; 0xfe
 8003152:	22fe      	movs	r2, #254	; 0xfe
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	5cc1      	ldrb	r1, [r0, r3]
 8003158:	32ff      	adds	r2, #255	; 0xff
 800315a:	5481      	strb	r1, [r0, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800315c:	3afa      	subs	r2, #250	; 0xfa
 800315e:	3aff      	subs	r2, #255	; 0xff
 8003160:	54c2      	strb	r2, [r0, r3]
  return USBD_OK;
}
 8003162:	2000      	movs	r0, #0
 8003164:	4770      	bx	lr

08003166 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8003166:	23fe      	movs	r3, #254	; 0xfe
 8003168:	33ff      	adds	r3, #255	; 0xff
 800316a:	5cc2      	ldrb	r2, [r0, r3]
 800316c:	3b01      	subs	r3, #1
 800316e:	54c2      	strb	r2, [r0, r3]
  return USBD_OK;
}
 8003170:	2000      	movs	r0, #0
 8003172:	4770      	bx	lr

08003174 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003174:	23fe      	movs	r3, #254	; 0xfe
{
 8003176:	b510      	push	{r4, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	5cc3      	ldrb	r3, [r0, r3]
 800317c:	2b03      	cmp	r3, #3
 800317e:	d106      	bne.n	800318e <USBD_LL_SOF+0x1a>
  {
    if(pdev->pClass->SOF != NULL)
 8003180:	2385      	movs	r3, #133	; 0x85
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	58c3      	ldr	r3, [r0, r3]
 8003186:	69db      	ldr	r3, [r3, #28]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d000      	beq.n	800318e <USBD_LL_SOF+0x1a>
    {
      pdev->pClass->SOF(pdev);
 800318c:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 800318e:	2000      	movs	r0, #0
 8003190:	bd10      	pop	{r4, pc}

08003192 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8003192:	b510      	push	{r4, lr}
 8003194:	0004      	movs	r4, r0
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8003196:	2180      	movs	r1, #128	; 0x80
 8003198:	f001 f890 	bl	80042bc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 800319c:	2100      	movs	r1, #0
 800319e:	0020      	movs	r0, r4
 80031a0:	f001 f88c 	bl	80042bc <USBD_LL_StallEP>
}
 80031a4:	bd10      	pop	{r4, pc}
	...

080031a8 <USBD_StdDevReq>:
{
 80031a8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80031aa:	0004      	movs	r4, r0
  switch (req->bRequest) 
 80031ac:	7848      	ldrb	r0, [r1, #1]
{
 80031ae:	000d      	movs	r5, r1
  switch (req->bRequest) 
 80031b0:	2809      	cmp	r0, #9
 80031b2:	d900      	bls.n	80031b6 <USBD_StdDevReq+0xe>
 80031b4:	e081      	b.n	80032ba <USBD_StdDevReq+0x112>
 80031b6:	f7fc ffb1 	bl	800011c <__gnu_thumb1_case_uhi>
 80031ba:	00d4      	.short	0x00d4
 80031bc:	008000f5 	.word	0x008000f5
 80031c0:	008000e7 	.word	0x008000e7
 80031c4:	000a0072 	.word	0x000a0072
 80031c8:	00c30080 	.word	0x00c30080
 80031cc:	0095      	.short	0x0095
  switch (req->wValue >> 8)
 80031ce:	884b      	ldrh	r3, [r1, #2]
 80031d0:	0a18      	lsrs	r0, r3, #8
 80031d2:	3801      	subs	r0, #1
 80031d4:	2806      	cmp	r0, #6
 80031d6:	d870      	bhi.n	80032ba <USBD_StdDevReq+0x112>
 80031d8:	f7fc ff96 	bl	8000108 <__gnu_thumb1_case_uqi>
 80031dc:	6f2e1f04 	.word	0x6f2e1f04
 80031e0:	4a6f      	.short	0x4a6f
 80031e2:	55          	.byte	0x55
 80031e3:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80031e4:	2384      	movs	r3, #132	; 0x84
 80031e6:	466a      	mov	r2, sp
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	58e3      	ldr	r3, [r4, r3]
 80031ec:	7c20      	ldrb	r0, [r4, #16]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	1d91      	adds	r1, r2, #6
 80031f2:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 80031f4:	466b      	mov	r3, sp
 80031f6:	1d9e      	adds	r6, r3, #6
 80031f8:	8831      	ldrh	r1, [r6, #0]
 80031fa:	2900      	cmp	r1, #0
 80031fc:	d070      	beq.n	80032e0 <USBD_StdDevReq+0x138>
 80031fe:	88ea      	ldrh	r2, [r5, #6]
 8003200:	2a00      	cmp	r2, #0
 8003202:	d06d      	beq.n	80032e0 <USBD_StdDevReq+0x138>
    len = MIN(len , req->wLength);
 8003204:	1c0b      	adds	r3, r1, #0
 8003206:	4291      	cmp	r1, r2
 8003208:	d900      	bls.n	800320c <USBD_StdDevReq+0x64>
 800320a:	1c13      	adds	r3, r2, #0
    USBD_CtlSendData (pdev, 
 800320c:	0001      	movs	r1, r0
    len = MIN(len , req->wLength);
 800320e:	b29a      	uxth	r2, r3
 8003210:	8033      	strh	r3, [r6, #0]
    USBD_CtlSendData (pdev, 
 8003212:	0020      	movs	r0, r4
 8003214:	f000 f995 	bl	8003542 <USBD_CtlSendData>
 8003218:	e062      	b.n	80032e0 <USBD_StdDevReq+0x138>
 800321a:	2385      	movs	r3, #133	; 0x85
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 800321c:	7c22      	ldrb	r2, [r4, #16]
 800321e:	009b      	lsls	r3, r3, #2
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003220:	58e3      	ldr	r3, [r4, r3]
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003222:	2a00      	cmp	r2, #0
 8003224:	d106      	bne.n	8003234 <USBD_StdDevReq+0x8c>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003228:	466a      	mov	r2, sp
 800322a:	1d90      	adds	r0, r2, #6
 800322c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800322e:	2302      	movs	r3, #2
 8003230:	7043      	strb	r3, [r0, #1]
 8003232:	e7df      	b.n	80031f4 <USBD_StdDevReq+0x4c>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003236:	e7f7      	b.n	8003228 <USBD_StdDevReq+0x80>
    switch ((uint8_t)(req->wValue))
 8003238:	b2d8      	uxtb	r0, r3
 800323a:	2805      	cmp	r0, #5
 800323c:	d83d      	bhi.n	80032ba <USBD_StdDevReq+0x112>
 800323e:	2284      	movs	r2, #132	; 0x84
 8003240:	0092      	lsls	r2, r2, #2
 8003242:	7c23      	ldrb	r3, [r4, #16]
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003244:	58a2      	ldr	r2, [r4, r2]
    switch ((uint8_t)(req->wValue))
 8003246:	f7fc ff5f 	bl	8000108 <__gnu_thumb1_case_uqi>
 800324a:	0903      	.short	0x0903
 800324c:	110f0d0b 	.word	0x110f0d0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003250:	6852      	ldr	r2, [r2, #4]
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003252:	4669      	mov	r1, sp
 8003254:	0018      	movs	r0, r3
 8003256:	3106      	adds	r1, #6
 8003258:	4790      	blx	r2
 800325a:	e7cb      	b.n	80031f4 <USBD_StdDevReq+0x4c>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800325c:	6892      	ldr	r2, [r2, #8]
 800325e:	e7f8      	b.n	8003252 <USBD_StdDevReq+0xaa>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003260:	68d2      	ldr	r2, [r2, #12]
 8003262:	e7f6      	b.n	8003252 <USBD_StdDevReq+0xaa>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003264:	6912      	ldr	r2, [r2, #16]
 8003266:	e7f4      	b.n	8003252 <USBD_StdDevReq+0xaa>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003268:	6952      	ldr	r2, [r2, #20]
 800326a:	e7f2      	b.n	8003252 <USBD_StdDevReq+0xaa>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800326c:	6992      	ldr	r2, [r2, #24]
 800326e:	e7f0      	b.n	8003252 <USBD_StdDevReq+0xaa>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003270:	7c23      	ldrb	r3, [r4, #16]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d121      	bne.n	80032ba <USBD_StdDevReq+0x112>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003276:	2385      	movs	r3, #133	; 0x85
 8003278:	466a      	mov	r2, sp
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	58e3      	ldr	r3, [r4, r3]
 800327e:	1d90      	adds	r0, r2, #6
 8003280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003282:	4798      	blx	r3
 8003284:	e7b6      	b.n	80031f4 <USBD_StdDevReq+0x4c>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003286:	7c23      	ldrb	r3, [r4, #16]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d116      	bne.n	80032ba <USBD_StdDevReq+0x112>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800328c:	2385      	movs	r3, #133	; 0x85
 800328e:	466a      	mov	r2, sp
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	58e3      	ldr	r3, [r4, r3]
 8003294:	1d90      	adds	r0, r2, #6
 8003296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003298:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800329a:	2307      	movs	r3, #7
 800329c:	e7c8      	b.n	8003230 <USBD_StdDevReq+0x88>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800329e:	888b      	ldrh	r3, [r1, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10a      	bne.n	80032ba <USBD_StdDevReq+0x112>
 80032a4:	88cb      	ldrh	r3, [r1, #6]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d107      	bne.n	80032ba <USBD_StdDevReq+0x112>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80032aa:	26fe      	movs	r6, #254	; 0xfe
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80032ac:	884d      	ldrh	r5, [r1, #2]
 80032ae:	337f      	adds	r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80032b0:	0076      	lsls	r6, r6, #1
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80032b2:	401d      	ands	r5, r3
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80032b4:	5da3      	ldrb	r3, [r4, r6]
 80032b6:	2b03      	cmp	r3, #3
 80032b8:	d103      	bne.n	80032c2 <USBD_StdDevReq+0x11a>
    USBD_CtlError(pdev , req);
 80032ba:	0020      	movs	r0, r4
 80032bc:	f7ff ff69 	bl	8003192 <USBD_CtlError.constprop.0>
    break;
 80032c0:	e00e      	b.n	80032e0 <USBD_StdDevReq+0x138>
      pdev->dev_address = dev_addr;
 80032c2:	23ff      	movs	r3, #255	; 0xff
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	54e5      	strb	r5, [r4, r3]
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 80032c8:	0029      	movs	r1, r5
 80032ca:	0020      	movs	r0, r4
 80032cc:	f001 f82a 	bl	8004324 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 80032d0:	0020      	movs	r0, r4
 80032d2:	f000 f964 	bl	800359e <USBD_CtlSendStatus>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 80032d6:	2302      	movs	r3, #2
      if (dev_addr != 0) 
 80032d8:	2d00      	cmp	r5, #0
 80032da:	d100      	bne.n	80032de <USBD_StdDevReq+0x136>
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80032dc:	2301      	movs	r3, #1
 80032de:	55a3      	strb	r3, [r4, r6]
}
 80032e0:	2000      	movs	r0, #0
 80032e2:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  cfgidx = (uint8_t)(req->wValue);                 
 80032e4:	7889      	ldrb	r1, [r1, #2]
 80032e6:	4d38      	ldr	r5, [pc, #224]	; (80033c8 <USBD_StdDevReq+0x220>)
 80032e8:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80032ea:	2901      	cmp	r1, #1
 80032ec:	d8e5      	bhi.n	80032ba <USBD_StdDevReq+0x112>
    switch (pdev->dev_state) 
 80032ee:	23fe      	movs	r3, #254	; 0xfe
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	5ce2      	ldrb	r2, [r4, r3]
 80032f4:	2a02      	cmp	r2, #2
 80032f6:	d00d      	beq.n	8003314 <USBD_StdDevReq+0x16c>
 80032f8:	2a03      	cmp	r2, #3
 80032fa:	d1de      	bne.n	80032ba <USBD_StdDevReq+0x112>
      if (cfgidx == 0) 
 80032fc:	2900      	cmp	r1, #0
 80032fe:	d115      	bne.n	800332c <USBD_StdDevReq+0x184>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003300:	2202      	movs	r2, #2
        USBD_ClrClassConfig(pdev , cfgidx);
 8003302:	0020      	movs	r0, r4
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003304:	54e2      	strb	r2, [r4, r3]
        pdev->dev_config = cfgidx;          
 8003306:	6061      	str	r1, [r4, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8003308:	f7ff fe2f 	bl	8002f6a <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 800330c:	0020      	movs	r0, r4
 800330e:	f000 f946 	bl	800359e <USBD_CtlSendStatus>
 8003312:	e7e5      	b.n	80032e0 <USBD_StdDevReq+0x138>
      if (cfgidx) 
 8003314:	2900      	cmp	r1, #0
 8003316:	d0f9      	beq.n	800330c <USBD_StdDevReq+0x164>
        pdev->dev_config = cfgidx;
 8003318:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800331a:	2203      	movs	r2, #3
        pdev->dev_config = cfgidx;
 800331c:	6061      	str	r1, [r4, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800331e:	54e2      	strb	r2, [r4, r3]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003320:	0020      	movs	r0, r4
 8003322:	f7ff fe15 	bl	8002f50 <USBD_SetClassConfig>
 8003326:	2802      	cmp	r0, #2
 8003328:	d1f0      	bne.n	800330c <USBD_StdDevReq+0x164>
 800332a:	e7c6      	b.n	80032ba <USBD_StdDevReq+0x112>
      else  if (cfgidx != pdev->dev_config) 
 800332c:	6861      	ldr	r1, [r4, #4]
 800332e:	2901      	cmp	r1, #1
 8003330:	d0ec      	beq.n	800330c <USBD_StdDevReq+0x164>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003332:	b2c9      	uxtb	r1, r1
 8003334:	0020      	movs	r0, r4
 8003336:	f7ff fe18 	bl	8002f6a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800333a:	7829      	ldrb	r1, [r5, #0]
 800333c:	6061      	str	r1, [r4, #4]
 800333e:	e7ef      	b.n	8003320 <USBD_StdDevReq+0x178>
  if (req->wLength != 1) 
 8003340:	88ca      	ldrh	r2, [r1, #6]
 8003342:	2a01      	cmp	r2, #1
 8003344:	d1b9      	bne.n	80032ba <USBD_StdDevReq+0x112>
    switch (pdev->dev_state )  
 8003346:	23fe      	movs	r3, #254	; 0xfe
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	5ce3      	ldrb	r3, [r4, r3]
 800334c:	2b02      	cmp	r3, #2
 800334e:	d003      	beq.n	8003358 <USBD_StdDevReq+0x1b0>
 8003350:	2b03      	cmp	r3, #3
 8003352:	d1b2      	bne.n	80032ba <USBD_StdDevReq+0x112>
                        (uint8_t *)&pdev->dev_config,
 8003354:	1d21      	adds	r1, r4, #4
 8003356:	e75c      	b.n	8003212 <USBD_StdDevReq+0x6a>
      pdev->dev_default_config = 0;
 8003358:	2300      	movs	r3, #0
                        (uint8_t *)&pdev->dev_default_config,
 800335a:	0021      	movs	r1, r4
      pdev->dev_default_config = 0;
 800335c:	60a3      	str	r3, [r4, #8]
                        (uint8_t *)&pdev->dev_default_config,
 800335e:	3108      	adds	r1, #8
 8003360:	e757      	b.n	8003212 <USBD_StdDevReq+0x6a>
  switch (pdev->dev_state) 
 8003362:	23fe      	movs	r3, #254	; 0xfe
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	5ce3      	ldrb	r3, [r4, r3]
 8003368:	3b02      	subs	r3, #2
 800336a:	2b01      	cmp	r3, #1
 800336c:	d8a5      	bhi.n	80032ba <USBD_StdDevReq+0x112>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 800336e:	2301      	movs	r3, #1
 8003370:	60e3      	str	r3, [r4, #12]
    if (pdev->dev_remote_wakeup) 
 8003372:	2381      	movs	r3, #129	; 0x81
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	58e3      	ldr	r3, [r4, r3]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <USBD_StdDevReq+0x1d8>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800337c:	2303      	movs	r3, #3
 800337e:	60e3      	str	r3, [r4, #12]
                      (uint8_t *)& pdev->dev_config_status,
 8003380:	0021      	movs	r1, r4
    USBD_CtlSendData (pdev, 
 8003382:	2202      	movs	r2, #2
                      (uint8_t *)& pdev->dev_config_status,
 8003384:	310c      	adds	r1, #12
 8003386:	e744      	b.n	8003212 <USBD_StdDevReq+0x6a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003388:	884b      	ldrh	r3, [r1, #2]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d1a8      	bne.n	80032e0 <USBD_StdDevReq+0x138>
    pdev->dev_remote_wakeup = 1;  
 800338e:	2281      	movs	r2, #129	; 0x81
 8003390:	0092      	lsls	r2, r2, #2
 8003392:	50a3      	str	r3, [r4, r2]
    pdev->pClass->Setup (pdev, req);   
 8003394:	2385      	movs	r3, #133	; 0x85
 8003396:	009b      	lsls	r3, r3, #2
      pdev->pClass->Setup (pdev, req);   
 8003398:	58e3      	ldr	r3, [r4, r3]
 800339a:	0029      	movs	r1, r5
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	0020      	movs	r0, r4
 80033a0:	4798      	blx	r3
 80033a2:	e7b3      	b.n	800330c <USBD_StdDevReq+0x164>
  switch (pdev->dev_state)
 80033a4:	23fe      	movs	r3, #254	; 0xfe
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	5ce3      	ldrb	r3, [r4, r3]
 80033aa:	3b02      	subs	r3, #2
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d900      	bls.n	80033b2 <USBD_StdDevReq+0x20a>
 80033b0:	e783      	b.n	80032ba <USBD_StdDevReq+0x112>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80033b2:	884b      	ldrh	r3, [r1, #2]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d000      	beq.n	80033ba <USBD_StdDevReq+0x212>
 80033b8:	e792      	b.n	80032e0 <USBD_StdDevReq+0x138>
      pdev->dev_remote_wakeup = 0; 
 80033ba:	2381      	movs	r3, #129	; 0x81
 80033bc:	2200      	movs	r2, #0
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	50e2      	str	r2, [r4, r3]
      pdev->pClass->Setup (pdev, req);   
 80033c2:	3310      	adds	r3, #16
 80033c4:	e7e8      	b.n	8003398 <USBD_StdDevReq+0x1f0>
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	20000209 	.word	0x20000209

080033cc <USBD_StdItfReq>:
  switch (pdev->dev_state) 
 80033cc:	23fe      	movs	r3, #254	; 0xfe
{
 80033ce:	b570      	push	{r4, r5, r6, lr}
  switch (pdev->dev_state) 
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	5cc3      	ldrb	r3, [r0, r3]
{
 80033d4:	0004      	movs	r4, r0
 80033d6:	000d      	movs	r5, r1
  switch (pdev->dev_state) 
 80033d8:	2b03      	cmp	r3, #3
 80033da:	d10f      	bne.n	80033fc <USBD_StdItfReq+0x30>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 80033dc:	790b      	ldrb	r3, [r1, #4]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d80c      	bhi.n	80033fc <USBD_StdItfReq+0x30>
      pdev->pClass->Setup (pdev, req); 
 80033e2:	2385      	movs	r3, #133	; 0x85
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	58c3      	ldr	r3, [r0, r3]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 80033ec:	88eb      	ldrh	r3, [r5, #6]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d102      	bne.n	80033f8 <USBD_StdItfReq+0x2c>
         USBD_CtlSendStatus(pdev);
 80033f2:	0020      	movs	r0, r4
 80033f4:	f000 f8d3 	bl	800359e <USBD_CtlSendStatus>
}
 80033f8:	2000      	movs	r0, #0
 80033fa:	bd70      	pop	{r4, r5, r6, pc}
     USBD_CtlError(pdev , req);
 80033fc:	0020      	movs	r0, r4
 80033fe:	f7ff fec8 	bl	8003192 <USBD_CtlError.constprop.0>
    break;
 8003402:	e7f9      	b.n	80033f8 <USBD_StdItfReq+0x2c>

08003404 <USBD_StdEPReq>:
{
 8003404:	b570      	push	{r4, r5, r6, lr}
 8003406:	000d      	movs	r5, r1
 8003408:	0004      	movs	r4, r0
  if ((req->bmRequest & 0x60) == 0x20)
 800340a:	2060      	movs	r0, #96	; 0x60
  ep_addr  = LOBYTE(req->wIndex);   
 800340c:	888a      	ldrh	r2, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 800340e:	782b      	ldrb	r3, [r5, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8003410:	b2d1      	uxtb	r1, r2
  if ((req->bmRequest & 0x60) == 0x20)
 8003412:	4003      	ands	r3, r0
 8003414:	2b20      	cmp	r3, #32
 8003416:	d108      	bne.n	800342a <USBD_StdEPReq+0x26>
    pdev->pClass->Setup (pdev, req);
 8003418:	33f5      	adds	r3, #245	; 0xf5
 800341a:	33ff      	adds	r3, #255	; 0xff
 800341c:	58e3      	ldr	r3, [r4, r3]
 800341e:	0029      	movs	r1, r5
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	0020      	movs	r0, r4
 8003424:	4798      	blx	r3
}
 8003426:	2000      	movs	r0, #0
 8003428:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 800342a:	786b      	ldrb	r3, [r5, #1]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d021      	beq.n	8003474 <USBD_StdEPReq+0x70>
 8003430:	2b00      	cmp	r3, #0
 8003432:	d02f      	beq.n	8003494 <USBD_StdEPReq+0x90>
 8003434:	2b03      	cmp	r3, #3
 8003436:	d1f6      	bne.n	8003426 <USBD_StdEPReq+0x22>
    switch (pdev->dev_state) 
 8003438:	33fa      	adds	r3, #250	; 0xfa
 800343a:	33ff      	adds	r3, #255	; 0xff
 800343c:	5ce3      	ldrb	r3, [r4, r3]
 800343e:	2b02      	cmp	r3, #2
 8003440:	d043      	beq.n	80034ca <USBD_StdEPReq+0xc6>
 8003442:	2b03      	cmp	r3, #3
 8003444:	d003      	beq.n	800344e <USBD_StdEPReq+0x4a>
      USBD_CtlError(pdev , req);
 8003446:	0020      	movs	r0, r4
 8003448:	f7ff fea3 	bl	8003192 <USBD_CtlError.constprop.0>
      break;
 800344c:	e7eb      	b.n	8003426 <USBD_StdEPReq+0x22>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800344e:	886b      	ldrh	r3, [r5, #2]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d104      	bne.n	800345e <USBD_StdEPReq+0x5a>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003454:	064b      	lsls	r3, r1, #25
 8003456:	d002      	beq.n	800345e <USBD_StdEPReq+0x5a>
          USBD_LL_StallEP(pdev , ep_addr);
 8003458:	0020      	movs	r0, r4
 800345a:	f000 ff2f 	bl	80042bc <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 800345e:	2385      	movs	r3, #133	; 0x85
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	58e3      	ldr	r3, [r4, r3]
 8003464:	0029      	movs	r1, r5
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	0020      	movs	r0, r4
 800346a:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800346c:	0020      	movs	r0, r4
 800346e:	f000 f896 	bl	800359e <USBD_CtlSendStatus>
 8003472:	e7d8      	b.n	8003426 <USBD_StdEPReq+0x22>
    switch (pdev->dev_state) 
 8003474:	23fe      	movs	r3, #254	; 0xfe
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	5ce3      	ldrb	r3, [r4, r3]
 800347a:	2b02      	cmp	r3, #2
 800347c:	d025      	beq.n	80034ca <USBD_StdEPReq+0xc6>
 800347e:	2b03      	cmp	r3, #3
 8003480:	d1e1      	bne.n	8003446 <USBD_StdEPReq+0x42>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003482:	886b      	ldrh	r3, [r5, #2]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1ce      	bne.n	8003426 <USBD_StdEPReq+0x22>
        if ((ep_addr & 0x7F) != 0x00) 
 8003488:	064b      	lsls	r3, r1, #25
 800348a:	d0ef      	beq.n	800346c <USBD_StdEPReq+0x68>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 800348c:	0020      	movs	r0, r4
 800348e:	f000 ff25 	bl	80042dc <USBD_LL_ClearStallEP>
 8003492:	e7e4      	b.n	800345e <USBD_StdEPReq+0x5a>
    switch (pdev->dev_state) 
 8003494:	23fe      	movs	r3, #254	; 0xfe
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	5ce3      	ldrb	r3, [r4, r3]
 800349a:	2b02      	cmp	r3, #2
 800349c:	d015      	beq.n	80034ca <USBD_StdEPReq+0xc6>
 800349e:	2b03      	cmp	r3, #3
 80034a0:	d1d1      	bne.n	8003446 <USBD_StdEPReq+0x42>
 80034a2:	257f      	movs	r5, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80034a4:	400d      	ands	r5, r1
 80034a6:	012d      	lsls	r5, r5, #4
 80034a8:	0613      	lsls	r3, r2, #24
 80034aa:	d514      	bpl.n	80034d6 <USBD_StdEPReq+0xd2>
 80034ac:	3514      	adds	r5, #20
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80034ae:	0020      	movs	r0, r4
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80034b0:	1965      	adds	r5, r4, r5
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80034b2:	f000 ff23 	bl	80042fc <USBD_LL_IsStallEP>
 80034b6:	2800      	cmp	r0, #0
 80034b8:	d010      	beq.n	80034dc <USBD_StdEPReq+0xd8>
        pep->status = 0x0001;     
 80034ba:	2301      	movs	r3, #1
 80034bc:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 80034be:	2202      	movs	r2, #2
 80034c0:	0029      	movs	r1, r5
 80034c2:	0020      	movs	r0, r4
 80034c4:	f000 f83d 	bl	8003542 <USBD_CtlSendData>
      break;
 80034c8:	e7ad      	b.n	8003426 <USBD_StdEPReq+0x22>
      if ((ep_addr & 0x7F) != 0x00) 
 80034ca:	064b      	lsls	r3, r1, #25
 80034cc:	d0ab      	beq.n	8003426 <USBD_StdEPReq+0x22>
        USBD_LL_StallEP(pdev , ep_addr);
 80034ce:	0020      	movs	r0, r4
 80034d0:	f000 fef4 	bl	80042bc <USBD_LL_StallEP>
 80034d4:	e7a7      	b.n	8003426 <USBD_StdEPReq+0x22>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80034d6:	3505      	adds	r5, #5
 80034d8:	35ff      	adds	r5, #255	; 0xff
 80034da:	e7e8      	b.n	80034ae <USBD_StdEPReq+0xaa>
        pep->status = 0x0000;  
 80034dc:	6028      	str	r0, [r5, #0]
 80034de:	e7ee      	b.n	80034be <USBD_StdEPReq+0xba>

080034e0 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 80034e0:	780b      	ldrb	r3, [r1, #0]
 80034e2:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80034e4:	784b      	ldrb	r3, [r1, #1]
 80034e6:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80034e8:	78ca      	ldrb	r2, [r1, #3]
 80034ea:	788b      	ldrb	r3, [r1, #2]
 80034ec:	0212      	lsls	r2, r2, #8
 80034ee:	189b      	adds	r3, r3, r2
 80034f0:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 80034f2:	794a      	ldrb	r2, [r1, #5]
 80034f4:	790b      	ldrb	r3, [r1, #4]
 80034f6:	0212      	lsls	r2, r2, #8
 80034f8:	189b      	adds	r3, r3, r2
 80034fa:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 80034fc:	79ca      	ldrb	r2, [r1, #7]
 80034fe:	798b      	ldrb	r3, [r1, #6]
 8003500:	0212      	lsls	r2, r2, #8
 8003502:	189b      	adds	r3, r3, r2
 8003504:	80c3      	strh	r3, [r0, #6]
}
 8003506:	4770      	bx	lr

08003508 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003508:	2300      	movs	r3, #0
 800350a:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 800350c:	4298      	cmp	r0, r3
 800350e:	d101      	bne.n	8003514 <USBD_GetString+0xc>
    {
      unicode[idx++] = *desc++;
      unicode[idx++] =  0x00;
    }
  } 
}
 8003510:	bd30      	pop	{r4, r5, pc}
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8003512:	002b      	movs	r3, r5
 8003514:	5cc4      	ldrb	r4, [r0, r3]
 8003516:	1c5d      	adds	r5, r3, #1
 8003518:	2c00      	cmp	r4, #0
 800351a:	d1fa      	bne.n	8003512 <USBD_GetString+0xa>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 800351c:	b2db      	uxtb	r3, r3
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	3302      	adds	r3, #2
 8003522:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8003524:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8003526:	2303      	movs	r3, #3
 8003528:	704b      	strb	r3, [r1, #1]
 800352a:	3b01      	subs	r3, #1
    while (*desc != '\0') 
 800352c:	7805      	ldrb	r5, [r0, #0]
 800352e:	2d00      	cmp	r5, #0
 8003530:	d0ee      	beq.n	8003510 <USBD_GetString+0x8>
      unicode[idx++] = *desc++;
 8003532:	1c5a      	adds	r2, r3, #1
 8003534:	54cd      	strb	r5, [r1, r3]
 8003536:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0x00;
 8003538:	3302      	adds	r3, #2
      unicode[idx++] = *desc++;
 800353a:	3001      	adds	r0, #1
      unicode[idx++] =  0x00;
 800353c:	b2db      	uxtb	r3, r3
 800353e:	548c      	strb	r4, [r1, r2]
 8003540:	e7f4      	b.n	800352c <USBD_GetString+0x24>

08003542 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003542:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003544:	22fa      	movs	r2, #250	; 0xfa
{
 8003546:	b510      	push	{r4, lr}
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003548:	2402      	movs	r4, #2
 800354a:	0052      	lsls	r2, r2, #1
 800354c:	5084      	str	r4, [r0, r2]
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800354e:	000a      	movs	r2, r1
  pdev->ep_in[0].total_length = len;
 8003550:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 8003552:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003554:	2100      	movs	r1, #0
 8003556:	f000 fef5 	bl	8004344 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800355a:	2000      	movs	r0, #0
 800355c:	bd10      	pop	{r4, pc}

0800355e <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800355e:	b510      	push	{r4, lr}
 8003560:	0013      	movs	r3, r2
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003562:	000a      	movs	r2, r1
 8003564:	2100      	movs	r1, #0
 8003566:	f000 feed 	bl	8004344 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800356a:	2000      	movs	r0, #0
 800356c:	bd10      	pop	{r4, pc}

0800356e <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800356e:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003570:	22fa      	movs	r2, #250	; 0xfa
{
 8003572:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003574:	2403      	movs	r4, #3
 8003576:	0052      	lsls	r2, r2, #1
 8003578:	5084      	str	r4, [r0, r2]
  pdev->ep_out[0].total_length = len;
 800357a:	0002      	movs	r2, r0
 800357c:	32fc      	adds	r2, #252	; 0xfc
 800357e:	60d3      	str	r3, [r2, #12]
  pdev->ep_out[0].rem_length   = len;
 8003580:	6113      	str	r3, [r2, #16]
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003582:	000a      	movs	r2, r1
 8003584:	2100      	movs	r1, #0
 8003586:	f000 feed 	bl	8004364 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 800358a:	2000      	movs	r0, #0
 800358c:	bd10      	pop	{r4, pc}

0800358e <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800358e:	b510      	push	{r4, lr}
 8003590:	0013      	movs	r3, r2

  USBD_LL_PrepareReceive (pdev,
 8003592:	000a      	movs	r2, r1
 8003594:	2100      	movs	r1, #0
 8003596:	f000 fee5 	bl	8004364 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 800359a:	2000      	movs	r0, #0
 800359c:	bd10      	pop	{r4, pc}

0800359e <USBD_CtlSendStatus>:
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800359e:	23fa      	movs	r3, #250	; 0xfa
 80035a0:	2204      	movs	r2, #4
 80035a2:	005b      	lsls	r3, r3, #1
{
 80035a4:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80035a6:	50c2      	str	r2, [r0, r3]
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 80035a8:	2300      	movs	r3, #0
 80035aa:	001a      	movs	r2, r3
 80035ac:	0019      	movs	r1, r3
 80035ae:	f000 fec9 	bl	8004344 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 80035b2:	2000      	movs	r0, #0
 80035b4:	bd10      	pop	{r4, pc}

080035b6 <USBD_CtlReceiveStatus>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80035b6:	23fa      	movs	r3, #250	; 0xfa
 80035b8:	2205      	movs	r2, #5
 80035ba:	005b      	lsls	r3, r3, #1
{
 80035bc:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80035be:	50c2      	str	r2, [r0, r3]
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80035c0:	2300      	movs	r3, #0
 80035c2:	001a      	movs	r2, r3
 80035c4:	0019      	movs	r1, r3
 80035c6:	f000 fecd 	bl	8004364 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 80035ca:	2000      	movs	r0, #0
 80035cc:	bd10      	pop	{r4, pc}

080035ce <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80035ce:	b510      	push	{r4, lr}
  vTaskStartScheduler();
 80035d0:	f000 fb0a 	bl	8003be8 <vTaskStartScheduler>
  
  return osOK;
}
 80035d4:	2000      	movs	r0, #0
 80035d6:	bd10      	pop	{r4, pc}

080035d8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80035d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80035da:	000b      	movs	r3, r1

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035dc:	6846      	ldr	r6, [r0, #4]
 80035de:	6801      	ldr	r1, [r0, #0]
 80035e0:	8a02      	ldrh	r2, [r0, #16]
 80035e2:	2508      	movs	r5, #8
 80035e4:	5f45      	ldrsh	r5, [r0, r5]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80035e6:	2400      	movs	r4, #0
  if (priority != osPriorityError) {
 80035e8:	2d84      	cmp	r5, #132	; 0x84
 80035ea:	d000      	beq.n	80035ee <osThreadCreate+0x16>
    fpriority += (priority - osPriorityIdle);
 80035ec:	1cec      	adds	r4, r5, #3
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035ee:	a803      	add	r0, sp, #12
 80035f0:	9001      	str	r0, [sp, #4]
 80035f2:	9400      	str	r4, [sp, #0]
 80035f4:	0030      	movs	r0, r6
 80035f6:	f000 fa33 	bl	8003a60 <xTaskCreate>
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
                   &handle) != pdPASS)  {
    return NULL;
 80035fa:	2300      	movs	r3, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035fc:	2801      	cmp	r0, #1
 80035fe:	d100      	bne.n	8003602 <osThreadCreate+0x2a>
  }     
#endif
  
  return handle;
 8003600:	9b03      	ldr	r3, [sp, #12]
}
 8003602:	0018      	movs	r0, r3
 8003604:	b004      	add	sp, #16
 8003606:	bd70      	pop	{r4, r5, r6, pc}

08003608 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003608:	b510      	push	{r4, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800360a:	2800      	cmp	r0, #0
 800360c:	d100      	bne.n	8003610 <osDelay+0x8>
 800360e:	3001      	adds	r0, #1
 8003610:	f000 fc02 	bl	8003e18 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003614:	2000      	movs	r0, #0
 8003616:	bd10      	pop	{r4, pc}

08003618 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003618:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800361a:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800361c:	3308      	adds	r3, #8
 800361e:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003620:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003622:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003624:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003626:	4252      	negs	r2, r2
 8003628:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800362a:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800362c:	4770      	bx	lr

0800362e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800362e:	2300      	movs	r3, #0
 8003630:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003632:	4770      	bx	lr

08003634 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003634:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003636:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8003638:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800363a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003640:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003642:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003644:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003646:	3301      	adds	r3, #1
 8003648:	6003      	str	r3, [r0, #0]
}
 800364a:	4770      	bx	lr

0800364c <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800364c:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800364e:	680a      	ldr	r2, [r1, #0]
{
 8003650:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003652:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 8003654:	1c54      	adds	r4, r2, #1
 8003656:	d10b      	bne.n	8003670 <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 8003658:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800365e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003660:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003662:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003664:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003666:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003668:	3301      	adds	r3, #1
 800366a:	6003      	str	r3, [r0, #0]
}
 800366c:	bd30      	pop	{r4, r5, pc}
 800366e:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003670:	685c      	ldr	r4, [r3, #4]
 8003672:	6825      	ldr	r5, [r4, #0]
 8003674:	42aa      	cmp	r2, r5
 8003676:	d2fa      	bcs.n	800366e <vListInsert+0x22>
 8003678:	e7ef      	b.n	800365a <vListInsert+0xe>

0800367a <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800367a:	6841      	ldr	r1, [r0, #4]
 800367c:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800367e:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003680:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003682:	6882      	ldr	r2, [r0, #8]
 8003684:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003686:	6859      	ldr	r1, [r3, #4]
 8003688:	4288      	cmp	r0, r1
 800368a:	d100      	bne.n	800368e <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800368c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800368e:	2200      	movs	r2, #0
 8003690:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	1e50      	subs	r0, r2, #1
 8003696:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8003698:	4770      	bx	lr
	...

0800369c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800369c:	4b03      	ldr	r3, [pc, #12]	; (80036ac <prvTaskExitError+0x10>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	3301      	adds	r3, #1
 80036a2:	d001      	beq.n	80036a8 <prvTaskExitError+0xc>
 80036a4:	b672      	cpsid	i
 80036a6:	e7fe      	b.n	80036a6 <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 80036a8:	b672      	cpsid	i
 80036aa:	e7fe      	b.n	80036aa <prvTaskExitError+0xe>
 80036ac:	20000120 	.word	0x20000120

080036b0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80036b0:	4a0b      	ldr	r2, [pc, #44]	; (80036e0 <pxCurrentTCBConst2>)
 80036b2:	6813      	ldr	r3, [r2, #0]
 80036b4:	6818      	ldr	r0, [r3, #0]
 80036b6:	3020      	adds	r0, #32
 80036b8:	f380 8809 	msr	PSP, r0
 80036bc:	2002      	movs	r0, #2
 80036be:	f380 8814 	msr	CONTROL, r0
 80036c2:	f3bf 8f6f 	isb	sy
 80036c6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80036c8:	46ae      	mov	lr, r5
 80036ca:	bc08      	pop	{r3}
 80036cc:	bc04      	pop	{r2}
 80036ce:	b662      	cpsie	i
 80036d0:	4718      	bx	r3
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	46c0      	nop			; (mov r8, r8)
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	46c0      	nop			; (mov r8, r8)
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	46c0      	nop			; (mov r8, r8)
 80036de:	46c0      	nop			; (mov r8, r8)

080036e0 <pxCurrentTCBConst2>:
 80036e0:	20000e24 	.word	0x20000e24

080036e4 <pxPortInitialiseStack>:
{
 80036e4:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80036e6:	2480      	movs	r4, #128	; 0x80
 80036e8:	1f03      	subs	r3, r0, #4
 80036ea:	0464      	lsls	r4, r4, #17
 80036ec:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80036ee:	3b04      	subs	r3, #4
 80036f0:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80036f2:	4903      	ldr	r1, [pc, #12]	; (8003700 <pxPortInitialiseStack+0x1c>)
 80036f4:	3b04      	subs	r3, #4
 80036f6:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80036f8:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 80036fa:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80036fc:	601a      	str	r2, [r3, #0]
}
 80036fe:	bd10      	pop	{r4, pc}
 8003700:	0800369d 	.word	0x0800369d

08003704 <SVC_Handler>:
}
 8003704:	4770      	bx	lr
	...

08003708 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8003708:	2280      	movs	r2, #128	; 0x80
 800370a:	4b04      	ldr	r3, [pc, #16]	; (800371c <vPortYield+0x14>)
 800370c:	0552      	lsls	r2, r2, #21
 800370e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8003710:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8003714:	f3bf 8f6f 	isb	sy
}
 8003718:	4770      	bx	lr
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	e000ed04 	.word	0xe000ed04

08003720 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 8003720:	b672      	cpsid	i
    uxCriticalNesting++;
 8003722:	4a04      	ldr	r2, [pc, #16]	; (8003734 <vPortEnterCritical+0x14>)
 8003724:	6813      	ldr	r3, [r2, #0]
 8003726:	3301      	adds	r3, #1
 8003728:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 800372a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800372e:	f3bf 8f6f 	isb	sy
}
 8003732:	4770      	bx	lr
 8003734:	20000120 	.word	0x20000120

08003738 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8003738:	4a05      	ldr	r2, [pc, #20]	; (8003750 <vPortExitCritical+0x18>)
 800373a:	6813      	ldr	r3, [r2, #0]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <vPortExitCritical+0xc>
 8003740:	b672      	cpsid	i
 8003742:	e7fe      	b.n	8003742 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8003744:	3b01      	subs	r3, #1
 8003746:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8003748:	2b00      	cmp	r3, #0
 800374a:	d100      	bne.n	800374e <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 800374c:	b662      	cpsie	i
    }
}
 800374e:	4770      	bx	lr
 8003750:	20000120 	.word	0x20000120

08003754 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8003754:	f3ef 8010 	mrs	r0, PRIMASK
 8003758:	b672      	cpsid	i
 800375a:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 800375c:	2000      	movs	r0, #0

0800375e <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 800375e:	f380 8810 	msr	PRIMASK, r0
 8003762:	4770      	bx	lr
	...

08003770 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003770:	f3ef 8009 	mrs	r0, PSP
 8003774:	4b0e      	ldr	r3, [pc, #56]	; (80037b0 <pxCurrentTCBConst>)
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	3820      	subs	r0, #32
 800377a:	6010      	str	r0, [r2, #0]
 800377c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800377e:	4644      	mov	r4, r8
 8003780:	464d      	mov	r5, r9
 8003782:	4656      	mov	r6, sl
 8003784:	465f      	mov	r7, fp
 8003786:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8003788:	b508      	push	{r3, lr}
 800378a:	b672      	cpsid	i
 800378c:	f000 fb92 	bl	8003eb4 <vTaskSwitchContext>
 8003790:	b662      	cpsie	i
 8003792:	bc0c      	pop	{r2, r3}
 8003794:	6811      	ldr	r1, [r2, #0]
 8003796:	6808      	ldr	r0, [r1, #0]
 8003798:	3010      	adds	r0, #16
 800379a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800379c:	46a0      	mov	r8, r4
 800379e:	46a9      	mov	r9, r5
 80037a0:	46b2      	mov	sl, r6
 80037a2:	46bb      	mov	fp, r7
 80037a4:	f380 8809 	msr	PSP, r0
 80037a8:	3820      	subs	r0, #32
 80037aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80037ac:	4718      	bx	r3
 80037ae:	46c0      	nop			; (mov r8, r8)

080037b0 <pxCurrentTCBConst>:
 80037b0:	20000e24 	.word	0x20000e24

080037b4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80037b4:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80037b6:	f7ff ffcd 	bl	8003754 <ulSetInterruptMaskFromISR>
 80037ba:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80037bc:	f000 fa46 	bl	8003c4c <xTaskIncrementTick>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	d003      	beq.n	80037cc <SysTick_Handler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80037c4:	2280      	movs	r2, #128	; 0x80
 80037c6:	4b03      	ldr	r3, [pc, #12]	; (80037d4 <SysTick_Handler+0x20>)
 80037c8:	0552      	lsls	r2, r2, #21
 80037ca:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80037cc:	0020      	movs	r0, r4
 80037ce:	f7ff ffc6 	bl	800375e <vClearInterruptMaskFromISR>
}
 80037d2:	bd10      	pop	{r4, pc}
 80037d4:	e000ed04 	.word	0xe000ed04

080037d8 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037d8:	21fa      	movs	r1, #250	; 0xfa
 80037da:	4b06      	ldr	r3, [pc, #24]	; (80037f4 <vPortSetupTimerInterrupt+0x1c>)
{
 80037dc:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037de:	6818      	ldr	r0, [r3, #0]
 80037e0:	0089      	lsls	r1, r1, #2
 80037e2:	f7fc fca5 	bl	8000130 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80037e6:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037e8:	4b03      	ldr	r3, [pc, #12]	; (80037f8 <vPortSetupTimerInterrupt+0x20>)
 80037ea:	3801      	subs	r0, #1
 80037ec:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80037ee:	4b03      	ldr	r3, [pc, #12]	; (80037fc <vPortSetupTimerInterrupt+0x24>)
 80037f0:	601a      	str	r2, [r3, #0]
}
 80037f2:	bd10      	pop	{r4, pc}
 80037f4:	2000000c 	.word	0x2000000c
 80037f8:	e000e014 	.word	0xe000e014
 80037fc:	e000e010 	.word	0xe000e010

08003800 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8003800:	22ff      	movs	r2, #255	; 0xff
 8003802:	4b0a      	ldr	r3, [pc, #40]	; (800382c <xPortStartScheduler+0x2c>)
 8003804:	0412      	lsls	r2, r2, #16
 8003806:	6819      	ldr	r1, [r3, #0]
{
 8003808:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800380a:	430a      	orrs	r2, r1
 800380c:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800380e:	22ff      	movs	r2, #255	; 0xff
 8003810:	6819      	ldr	r1, [r3, #0]
 8003812:	0612      	lsls	r2, r2, #24
 8003814:	430a      	orrs	r2, r1
 8003816:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8003818:	f7ff ffde 	bl	80037d8 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800381c:	2200      	movs	r2, #0
 800381e:	4b04      	ldr	r3, [pc, #16]	; (8003830 <xPortStartScheduler+0x30>)
 8003820:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 8003822:	f7ff ff45 	bl	80036b0 <vPortStartFirstTask>
	prvTaskExitError();
 8003826:	f7ff ff39 	bl	800369c <prvTaskExitError>
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	e000ed20 	.word	0xe000ed20
 8003830:	20000120 	.word	0x20000120

08003834 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003834:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003836:	4b0f      	ldr	r3, [pc, #60]	; (8003874 <prvInsertBlockIntoFreeList+0x40>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	4282      	cmp	r2, r0
 800383c:	d318      	bcc.n	8003870 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800383e:	685c      	ldr	r4, [r3, #4]
 8003840:	1919      	adds	r1, r3, r4
 8003842:	4288      	cmp	r0, r1
 8003844:	d103      	bne.n	800384e <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003846:	6841      	ldr	r1, [r0, #4]
 8003848:	0018      	movs	r0, r3
 800384a:	1909      	adds	r1, r1, r4
 800384c:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800384e:	6841      	ldr	r1, [r0, #4]
 8003850:	1844      	adds	r4, r0, r1
 8003852:	42a2      	cmp	r2, r4
 8003854:	d107      	bne.n	8003866 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003856:	4c08      	ldr	r4, [pc, #32]	; (8003878 <prvInsertBlockIntoFreeList+0x44>)
 8003858:	6824      	ldr	r4, [r4, #0]
 800385a:	42a2      	cmp	r2, r4
 800385c:	d003      	beq.n	8003866 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800385e:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003860:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003862:	1861      	adds	r1, r4, r1
 8003864:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003866:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003868:	4298      	cmp	r0, r3
 800386a:	d000      	beq.n	800386e <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800386c:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800386e:	bd10      	pop	{r4, pc}
 8003870:	0013      	movs	r3, r2
 8003872:	e7e1      	b.n	8003838 <prvInsertBlockIntoFreeList+0x4>
 8003874:	20000e1c 	.word	0x20000e1c
 8003878:	2000020c 	.word	0x2000020c

0800387c <pvPortMalloc>:
{
 800387c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387e:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8003880:	f000 f9dc 	bl	8003c3c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8003884:	4a38      	ldr	r2, [pc, #224]	; (8003968 <pvPortMalloc+0xec>)
 8003886:	4839      	ldr	r0, [pc, #228]	; (800396c <pvPortMalloc+0xf0>)
 8003888:	6813      	ldr	r3, [r2, #0]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d11e      	bne.n	80038cc <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 800388e:	4938      	ldr	r1, [pc, #224]	; (8003970 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003890:	3307      	adds	r3, #7
 8003892:	4219      	tst	r1, r3
 8003894:	d036      	beq.n	8003904 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003896:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003898:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800389a:	23c0      	movs	r3, #192	; 0xc0
 800389c:	011b      	lsls	r3, r3, #4
 800389e:	18c9      	adds	r1, r1, r3
 80038a0:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80038a2:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 80038a4:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80038a6:	4e33      	ldr	r6, [pc, #204]	; (8003974 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80038a8:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 80038aa:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80038ac:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80038ae:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 80038b0:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80038b2:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 80038b4:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 80038b6:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80038b8:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 80038ba:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80038bc:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80038be:	4b2e      	ldr	r3, [pc, #184]	; (8003978 <pvPortMalloc+0xfc>)
 80038c0:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80038c2:	4b2e      	ldr	r3, [pc, #184]	; (800397c <pvPortMalloc+0x100>)
 80038c4:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80038c6:	2380      	movs	r3, #128	; 0x80
 80038c8:	061b      	lsls	r3, r3, #24
 80038ca:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80038cc:	6806      	ldr	r6, [r0, #0]
 80038ce:	4234      	tst	r4, r6
 80038d0:	d116      	bne.n	8003900 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 80038d2:	2c00      	cmp	r4, #0
 80038d4:	d014      	beq.n	8003900 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 80038d6:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038d8:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 80038da:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038dc:	420b      	tst	r3, r1
 80038de:	d001      	beq.n	80038e4 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80038e0:	438b      	bics	r3, r1
 80038e2:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00b      	beq.n	8003900 <pvPortMalloc+0x84>
 80038e8:	4924      	ldr	r1, [pc, #144]	; (800397c <pvPortMalloc+0x100>)
 80038ea:	680d      	ldr	r5, [r1, #0]
 80038ec:	42ab      	cmp	r3, r5
 80038ee:	d807      	bhi.n	8003900 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 80038f0:	4920      	ldr	r1, [pc, #128]	; (8003974 <pvPortMalloc+0xf8>)
 80038f2:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038f4:	6860      	ldr	r0, [r4, #4]
 80038f6:	4283      	cmp	r3, r0
 80038f8:	d807      	bhi.n	800390a <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80038fa:	6812      	ldr	r2, [r2, #0]
 80038fc:	4294      	cmp	r4, r2
 80038fe:	d10b      	bne.n	8003918 <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 8003900:	2500      	movs	r5, #0
 8003902:	e028      	b.n	8003956 <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003904:	23c0      	movs	r3, #192	; 0xc0
 8003906:	011b      	lsls	r3, r3, #4
 8003908:	e7cc      	b.n	80038a4 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800390a:	6827      	ldr	r7, [r4, #0]
 800390c:	46bc      	mov	ip, r7
 800390e:	2f00      	cmp	r7, #0
 8003910:	d0f3      	beq.n	80038fa <pvPortMalloc+0x7e>
 8003912:	0021      	movs	r1, r4
 8003914:	4664      	mov	r4, ip
 8003916:	e7ed      	b.n	80038f4 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003918:	680a      	ldr	r2, [r1, #0]
 800391a:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800391c:	6822      	ldr	r2, [r4, #0]
 800391e:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003920:	1ac2      	subs	r2, r0, r3
 8003922:	2a10      	cmp	r2, #16
 8003924:	d908      	bls.n	8003938 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003926:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003928:	0741      	lsls	r1, r0, #29
 800392a:	d001      	beq.n	8003930 <pvPortMalloc+0xb4>
 800392c:	b672      	cpsid	i
 800392e:	e7fe      	b.n	800392e <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003930:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003932:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003934:	f7ff ff7e 	bl	8003834 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003938:	6863      	ldr	r3, [r4, #4]
 800393a:	4a10      	ldr	r2, [pc, #64]	; (800397c <pvPortMalloc+0x100>)
 800393c:	1aed      	subs	r5, r5, r3
 800393e:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003940:	4a0d      	ldr	r2, [pc, #52]	; (8003978 <pvPortMalloc+0xfc>)
 8003942:	6811      	ldr	r1, [r2, #0]
 8003944:	428d      	cmp	r5, r1
 8003946:	d200      	bcs.n	800394a <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003948:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800394a:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800394c:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 800394e:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003950:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003952:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003954:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8003956:	f000 f9f7 	bl	8003d48 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800395a:	076b      	lsls	r3, r5, #29
 800395c:	d001      	beq.n	8003962 <pvPortMalloc+0xe6>
 800395e:	b672      	cpsid	i
 8003960:	e7fe      	b.n	8003960 <pvPortMalloc+0xe4>
}
 8003962:	0028      	movs	r0, r5
 8003964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003966:	46c0      	nop			; (mov r8, r8)
 8003968:	2000020c 	.word	0x2000020c
 800396c:	20000e10 	.word	0x20000e10
 8003970:	20000210 	.word	0x20000210
 8003974:	20000e1c 	.word	0x20000e1c
 8003978:	20000e18 	.word	0x20000e18
 800397c:	20000e14 	.word	0x20000e14

08003980 <vPortFree>:
{
 8003980:	b510      	push	{r4, lr}
	if( pv != NULL )
 8003982:	2800      	cmp	r0, #0
 8003984:	d01b      	beq.n	80039be <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003986:	4a0e      	ldr	r2, [pc, #56]	; (80039c0 <vPortFree+0x40>)
 8003988:	3808      	subs	r0, #8
 800398a:	6843      	ldr	r3, [r0, #4]
 800398c:	6812      	ldr	r2, [r2, #0]
 800398e:	0004      	movs	r4, r0
 8003990:	421a      	tst	r2, r3
 8003992:	d101      	bne.n	8003998 <vPortFree+0x18>
 8003994:	b672      	cpsid	i
 8003996:	e7fe      	b.n	8003996 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003998:	6801      	ldr	r1, [r0, #0]
 800399a:	2900      	cmp	r1, #0
 800399c:	d001      	beq.n	80039a2 <vPortFree+0x22>
 800399e:	b672      	cpsid	i
 80039a0:	e7fe      	b.n	80039a0 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80039a2:	4393      	bics	r3, r2
 80039a4:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 80039a6:	f000 f949 	bl	8003c3c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80039aa:	4a06      	ldr	r2, [pc, #24]	; (80039c4 <vPortFree+0x44>)
 80039ac:	6863      	ldr	r3, [r4, #4]
 80039ae:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80039b0:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 80039b2:	185b      	adds	r3, r3, r1
 80039b4:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80039b6:	f7ff ff3d 	bl	8003834 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 80039ba:	f000 f9c5 	bl	8003d48 <xTaskResumeAll>
}
 80039be:	bd10      	pop	{r4, pc}
 80039c0:	20000e10 	.word	0x20000e10
 80039c4:	20000e14 	.word	0x20000e14

080039c8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039c8:	4a07      	ldr	r2, [pc, #28]	; (80039e8 <prvResetNextTaskUnblockTime+0x20>)
 80039ca:	6813      	ldr	r3, [r2, #0]
 80039cc:	6819      	ldr	r1, [r3, #0]
 80039ce:	4b07      	ldr	r3, [pc, #28]	; (80039ec <prvResetNextTaskUnblockTime+0x24>)
 80039d0:	2900      	cmp	r1, #0
 80039d2:	d103      	bne.n	80039dc <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80039d4:	2201      	movs	r2, #1
 80039d6:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80039d8:	601a      	str	r2, [r3, #0]
	}
}
 80039da:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80039dc:	6812      	ldr	r2, [r2, #0]
 80039de:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80039e0:	68d2      	ldr	r2, [r2, #12]
 80039e2:	6852      	ldr	r2, [r2, #4]
 80039e4:	e7f8      	b.n	80039d8 <prvResetNextTaskUnblockTime+0x10>
 80039e6:	46c0      	nop			; (mov r8, r8)
 80039e8:	20000e28 	.word	0x20000e28
 80039ec:	20000f00 	.word	0x20000f00

080039f0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80039f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039f2:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80039f4:	4b14      	ldr	r3, [pc, #80]	; (8003a48 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039f6:	4d15      	ldr	r5, [pc, #84]	; (8003a4c <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 80039f8:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039fa:	6828      	ldr	r0, [r5, #0]
{
 80039fc:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039fe:	3004      	adds	r0, #4
 8003a00:	f7ff fe3b 	bl	800367a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a04:	1c63      	adds	r3, r4, #1
 8003a06:	d107      	bne.n	8003a18 <prvAddCurrentTaskToDelayedList+0x28>
 8003a08:	2f00      	cmp	r7, #0
 8003a0a:	d005      	beq.n	8003a18 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a0c:	6829      	ldr	r1, [r5, #0]
 8003a0e:	4810      	ldr	r0, [pc, #64]	; (8003a50 <prvAddCurrentTaskToDelayedList+0x60>)
 8003a10:	3104      	adds	r1, #4
 8003a12:	f7ff fe0f 	bl	8003634 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a18:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003a1a:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a1c:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003a1e:	42a6      	cmp	r6, r4
 8003a20:	d906      	bls.n	8003a30 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a22:	4b0c      	ldr	r3, [pc, #48]	; (8003a54 <prvAddCurrentTaskToDelayedList+0x64>)
 8003a24:	6818      	ldr	r0, [r3, #0]
 8003a26:	6829      	ldr	r1, [r5, #0]
 8003a28:	3104      	adds	r1, #4
 8003a2a:	f7ff fe0f 	bl	800364c <vListInsert>
 8003a2e:	e7f2      	b.n	8003a16 <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a30:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <prvAddCurrentTaskToDelayedList+0x68>)
 8003a32:	6818      	ldr	r0, [r3, #0]
 8003a34:	6829      	ldr	r1, [r5, #0]
 8003a36:	3104      	adds	r1, #4
 8003a38:	f7ff fe08 	bl	800364c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003a3c:	4b07      	ldr	r3, [pc, #28]	; (8003a5c <prvAddCurrentTaskToDelayedList+0x6c>)
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	4294      	cmp	r4, r2
 8003a42:	d2e8      	bcs.n	8003a16 <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8003a44:	601c      	str	r4, [r3, #0]
}
 8003a46:	e7e6      	b.n	8003a16 <prvAddCurrentTaskToDelayedList+0x26>
 8003a48:	20000f48 	.word	0x20000f48
 8003a4c:	20000e24 	.word	0x20000e24
 8003a50:	20000f20 	.word	0x20000f20
 8003a54:	20000e2c 	.word	0x20000e2c
 8003a58:	20000e28 	.word	0x20000e28
 8003a5c:	20000f00 	.word	0x20000f00

08003a60 <xTaskCreate>:
	{
 8003a60:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a62:	0095      	lsls	r5, r2, #2
	{
 8003a64:	b085      	sub	sp, #20
 8003a66:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a68:	0028      	movs	r0, r5
	{
 8003a6a:	000f      	movs	r7, r1
 8003a6c:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a6e:	f7ff ff05 	bl	800387c <pvPortMalloc>
 8003a72:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8003a74:	d100      	bne.n	8003a78 <xTaskCreate+0x18>
 8003a76:	e08e      	b.n	8003b96 <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003a78:	2054      	movs	r0, #84	; 0x54
 8003a7a:	f7ff feff 	bl	800387c <pvPortMalloc>
 8003a7e:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8003a80:	d100      	bne.n	8003a84 <xTaskCreate+0x24>
 8003a82:	e085      	b.n	8003b90 <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003a84:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003a86:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 8003a88:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003a8a:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003a8c:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a8e:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003a90:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a92:	001a      	movs	r2, r3
 8003a94:	5cf9      	ldrb	r1, [r7, r3]
 8003a96:	3234      	adds	r2, #52	; 0x34
 8003a98:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 8003a9a:	5cfa      	ldrb	r2, [r7, r3]
 8003a9c:	2a00      	cmp	r2, #0
 8003a9e:	d002      	beq.n	8003aa6 <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	2b10      	cmp	r3, #16
 8003aa4:	d1f5      	bne.n	8003a92 <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003aa6:	0023      	movs	r3, r4
 8003aa8:	2500      	movs	r5, #0
 8003aaa:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8003aac:	3343      	adds	r3, #67	; 0x43
 8003aae:	701d      	strb	r5, [r3, #0]
 8003ab0:	2e06      	cmp	r6, #6
 8003ab2:	d900      	bls.n	8003ab6 <xTaskCreate+0x56>
 8003ab4:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003ab6:	1d23      	adds	r3, r4, #4
 8003ab8:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 8003aba:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003abc:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003abe:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003ac0:	9301      	str	r3, [sp, #4]
 8003ac2:	f7ff fdb4 	bl	800362e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ac6:	0020      	movs	r0, r4
 8003ac8:	3018      	adds	r0, #24
 8003aca:	f7ff fdb0 	bl	800362e <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ace:	2307      	movs	r3, #7
 8003ad0:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ad2:	0023      	movs	r3, r4
 8003ad4:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ad6:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ad8:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ada:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8003adc:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ade:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ae0:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ae2:	9902      	ldr	r1, [sp, #8]
 8003ae4:	9800      	ldr	r0, [sp, #0]
 8003ae6:	f7ff fdfd 	bl	80036e4 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8003aea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003aec:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d000      	beq.n	8003af4 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003af2:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8003af4:	f7ff fe14 	bl	8003720 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8003af8:	4b2e      	ldr	r3, [pc, #184]	; (8003bb4 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8003afa:	4d2f      	ldr	r5, [pc, #188]	; (8003bb8 <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	3201      	adds	r2, #1
 8003b00:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003b02:	682a      	ldr	r2, [r5, #0]
 8003b04:	2a00      	cmp	r2, #0
 8003b06:	d149      	bne.n	8003b9c <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 8003b08:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d11d      	bne.n	8003b4c <xTaskCreate+0xec>
 8003b10:	4e2a      	ldr	r6, [pc, #168]	; (8003bbc <xTaskCreate+0x15c>)
 8003b12:	0037      	movs	r7, r6
 8003b14:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b16:	0030      	movs	r0, r6
 8003b18:	3614      	adds	r6, #20
 8003b1a:	f7ff fd7d 	bl	8003618 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b1e:	42b7      	cmp	r7, r6
 8003b20:	d1f9      	bne.n	8003b16 <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 8003b22:	4e27      	ldr	r6, [pc, #156]	; (8003bc0 <xTaskCreate+0x160>)
 8003b24:	0030      	movs	r0, r6
 8003b26:	f7ff fd77 	bl	8003618 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003b2a:	4f26      	ldr	r7, [pc, #152]	; (8003bc4 <xTaskCreate+0x164>)
 8003b2c:	0038      	movs	r0, r7
 8003b2e:	f7ff fd73 	bl	8003618 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003b32:	4825      	ldr	r0, [pc, #148]	; (8003bc8 <xTaskCreate+0x168>)
 8003b34:	f7ff fd70 	bl	8003618 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8003b38:	4824      	ldr	r0, [pc, #144]	; (8003bcc <xTaskCreate+0x16c>)
 8003b3a:	f7ff fd6d 	bl	8003618 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8003b3e:	4824      	ldr	r0, [pc, #144]	; (8003bd0 <xTaskCreate+0x170>)
 8003b40:	f7ff fd6a 	bl	8003618 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8003b44:	4b23      	ldr	r3, [pc, #140]	; (8003bd4 <xTaskCreate+0x174>)
 8003b46:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b48:	4b23      	ldr	r3, [pc, #140]	; (8003bd8 <xTaskCreate+0x178>)
 8003b4a:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8003b4c:	4a23      	ldr	r2, [pc, #140]	; (8003bdc <xTaskCreate+0x17c>)
 8003b4e:	6813      	ldr	r3, [r2, #0]
 8003b50:	3301      	adds	r3, #1
 8003b52:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003b54:	4a22      	ldr	r2, [pc, #136]	; (8003be0 <xTaskCreate+0x180>)
 8003b56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003b58:	6811      	ldr	r1, [r2, #0]
 8003b5a:	428b      	cmp	r3, r1
 8003b5c:	d900      	bls.n	8003b60 <xTaskCreate+0x100>
 8003b5e:	6013      	str	r3, [r2, #0]
 8003b60:	2014      	movs	r0, #20
 8003b62:	4358      	muls	r0, r3
 8003b64:	4b15      	ldr	r3, [pc, #84]	; (8003bbc <xTaskCreate+0x15c>)
 8003b66:	9901      	ldr	r1, [sp, #4]
 8003b68:	1818      	adds	r0, r3, r0
 8003b6a:	f7ff fd63 	bl	8003634 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8003b6e:	f7ff fde3 	bl	8003738 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8003b72:	4b1c      	ldr	r3, [pc, #112]	; (8003be4 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8003b74:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d006      	beq.n	8003b8a <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b7c:	682b      	ldr	r3, [r5, #0]
 8003b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d201      	bcs.n	8003b8a <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 8003b86:	f7ff fdbf 	bl	8003708 <vPortYield>
	}
 8003b8a:	0030      	movs	r0, r6
 8003b8c:	b005      	add	sp, #20
 8003b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8003b90:	0030      	movs	r0, r6
 8003b92:	f7ff fef5 	bl	8003980 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003b96:	2601      	movs	r6, #1
 8003b98:	4276      	negs	r6, r6
 8003b9a:	e7f6      	b.n	8003b8a <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8003b9c:	4b11      	ldr	r3, [pc, #68]	; (8003be4 <xTaskCreate+0x184>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1d3      	bne.n	8003b4c <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003ba4:	682b      	ldr	r3, [r5, #0]
 8003ba6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d8ce      	bhi.n	8003b4c <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 8003bae:	602c      	str	r4, [r5, #0]
 8003bb0:	e7cc      	b.n	8003b4c <xTaskCreate+0xec>
 8003bb2:	46c0      	nop			; (mov r8, r8)
 8003bb4:	20000ebc 	.word	0x20000ebc
 8003bb8:	20000e24 	.word	0x20000e24
 8003bbc:	20000e30 	.word	0x20000e30
 8003bc0:	20000ed4 	.word	0x20000ed4
 8003bc4:	20000ee8 	.word	0x20000ee8
 8003bc8:	20000f08 	.word	0x20000f08
 8003bcc:	20000f34 	.word	0x20000f34
 8003bd0:	20000f20 	.word	0x20000f20
 8003bd4:	20000e28 	.word	0x20000e28
 8003bd8:	20000e2c 	.word	0x20000e2c
 8003bdc:	20000ecc 	.word	0x20000ecc
 8003be0:	20000ed0 	.word	0x20000ed0
 8003be4:	20000f1c 	.word	0x20000f1c

08003be8 <vTaskStartScheduler>:
{
 8003be8:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8003bea:	2400      	movs	r4, #0
 8003bec:	4b0d      	ldr	r3, [pc, #52]	; (8003c24 <vTaskStartScheduler+0x3c>)
 8003bee:	9400      	str	r4, [sp, #0]
 8003bf0:	9301      	str	r3, [sp, #4]
 8003bf2:	2280      	movs	r2, #128	; 0x80
 8003bf4:	0023      	movs	r3, r4
 8003bf6:	490c      	ldr	r1, [pc, #48]	; (8003c28 <vTaskStartScheduler+0x40>)
 8003bf8:	480c      	ldr	r0, [pc, #48]	; (8003c2c <vTaskStartScheduler+0x44>)
 8003bfa:	f7ff ff31 	bl	8003a60 <xTaskCreate>
	if( xReturn == pdPASS )
 8003bfe:	2801      	cmp	r0, #1
 8003c00:	d10b      	bne.n	8003c1a <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 8003c02:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8003c04:	2201      	movs	r2, #1
 8003c06:	4b0a      	ldr	r3, [pc, #40]	; (8003c30 <vTaskStartScheduler+0x48>)
 8003c08:	4252      	negs	r2, r2
 8003c0a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c0c:	4b09      	ldr	r3, [pc, #36]	; (8003c34 <vTaskStartScheduler+0x4c>)
 8003c0e:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003c10:	4b09      	ldr	r3, [pc, #36]	; (8003c38 <vTaskStartScheduler+0x50>)
 8003c12:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8003c14:	f7ff fdf4 	bl	8003800 <xPortStartScheduler>
}
 8003c18:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c1a:	1c43      	adds	r3, r0, #1
 8003c1c:	d1fc      	bne.n	8003c18 <vTaskStartScheduler+0x30>
 8003c1e:	b672      	cpsid	i
 8003c20:	e7fe      	b.n	8003c20 <vTaskStartScheduler+0x38>
 8003c22:	46c0      	nop			; (mov r8, r8)
 8003c24:	20000efc 	.word	0x20000efc
 8003c28:	08004e8c 	.word	0x08004e8c
 8003c2c:	08003e4d 	.word	0x08003e4d
 8003c30:	20000f00 	.word	0x20000f00
 8003c34:	20000f1c 	.word	0x20000f1c
 8003c38:	20000f48 	.word	0x20000f48

08003c3c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8003c3c:	4a02      	ldr	r2, [pc, #8]	; (8003c48 <vTaskSuspendAll+0xc>)
 8003c3e:	6813      	ldr	r3, [r2, #0]
 8003c40:	3301      	adds	r3, #1
 8003c42:	6013      	str	r3, [r2, #0]
}
 8003c44:	4770      	bx	lr
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	20000ec8 	.word	0x20000ec8

08003c4c <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c4c:	4b33      	ldr	r3, [pc, #204]	; (8003d1c <xTaskIncrementTick+0xd0>)
{
 8003c4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d135      	bne.n	8003cc2 <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 8003c56:	4b32      	ldr	r3, [pc, #200]	; (8003d20 <xTaskIncrementTick+0xd4>)
 8003c58:	681c      	ldr	r4, [r3, #0]
 8003c5a:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8003c5c:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8003c5e:	2c00      	cmp	r4, #0
 8003c60:	d111      	bne.n	8003c86 <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 8003c62:	4b30      	ldr	r3, [pc, #192]	; (8003d24 <xTaskIncrementTick+0xd8>)
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	6812      	ldr	r2, [r2, #0]
 8003c68:	2a00      	cmp	r2, #0
 8003c6a:	d001      	beq.n	8003c70 <xTaskIncrementTick+0x24>
 8003c6c:	b672      	cpsid	i
 8003c6e:	e7fe      	b.n	8003c6e <xTaskIncrementTick+0x22>
 8003c70:	4a2d      	ldr	r2, [pc, #180]	; (8003d28 <xTaskIncrementTick+0xdc>)
 8003c72:	6819      	ldr	r1, [r3, #0]
 8003c74:	6810      	ldr	r0, [r2, #0]
 8003c76:	6018      	str	r0, [r3, #0]
 8003c78:	6011      	str	r1, [r2, #0]
 8003c7a:	4a2c      	ldr	r2, [pc, #176]	; (8003d2c <xTaskIncrementTick+0xe0>)
 8003c7c:	6813      	ldr	r3, [r2, #0]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	f7ff fea1 	bl	80039c8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c86:	4f2a      	ldr	r7, [pc, #168]	; (8003d30 <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 8003c88:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	429c      	cmp	r4, r3
 8003c8e:	d307      	bcc.n	8003ca0 <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c90:	4b24      	ldr	r3, [pc, #144]	; (8003d24 <xTaskIncrementTick+0xd8>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	6812      	ldr	r2, [r2, #0]
 8003c96:	2a00      	cmp	r2, #0
 8003c98:	d119      	bne.n	8003cce <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	425b      	negs	r3, r3
 8003c9e:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ca0:	4b24      	ldr	r3, [pc, #144]	; (8003d34 <xTaskIncrementTick+0xe8>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ca6:	2314      	movs	r3, #20
 8003ca8:	4353      	muls	r3, r2
 8003caa:	4a23      	ldr	r2, [pc, #140]	; (8003d38 <xTaskIncrementTick+0xec>)
 8003cac:	58d3      	ldr	r3, [r2, r3]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d900      	bls.n	8003cb4 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 8003cb2:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 8003cb4:	4b21      	ldr	r3, [pc, #132]	; (8003d3c <xTaskIncrementTick+0xf0>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d000      	beq.n	8003cbe <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 8003cbc:	2601      	movs	r6, #1
}
 8003cbe:	0030      	movs	r0, r6
 8003cc0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 8003cc2:	4a1f      	ldr	r2, [pc, #124]	; (8003d40 <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 8003cc4:	2600      	movs	r6, #0
		++uxPendedTicks;
 8003cc6:	6813      	ldr	r3, [r2, #0]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	6013      	str	r3, [r2, #0]
 8003ccc:	e7f2      	b.n	8003cb4 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003cd4:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 8003cd6:	429c      	cmp	r4, r3
 8003cd8:	d3e1      	bcc.n	8003c9e <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cda:	1d2b      	adds	r3, r5, #4
 8003cdc:	0018      	movs	r0, r3
 8003cde:	9301      	str	r3, [sp, #4]
 8003ce0:	f7ff fccb 	bl	800367a <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ce4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d003      	beq.n	8003cf2 <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cea:	0028      	movs	r0, r5
 8003cec:	3018      	adds	r0, #24
 8003cee:	f7ff fcc4 	bl	800367a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003cf2:	4b14      	ldr	r3, [pc, #80]	; (8003d44 <xTaskIncrementTick+0xf8>)
 8003cf4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	4290      	cmp	r0, r2
 8003cfa:	d900      	bls.n	8003cfe <xTaskIncrementTick+0xb2>
 8003cfc:	6018      	str	r0, [r3, #0]
 8003cfe:	2314      	movs	r3, #20
 8003d00:	4358      	muls	r0, r3
 8003d02:	4b0d      	ldr	r3, [pc, #52]	; (8003d38 <xTaskIncrementTick+0xec>)
 8003d04:	1d29      	adds	r1, r5, #4
 8003d06:	1818      	adds	r0, r3, r0
 8003d08:	f7ff fc94 	bl	8003634 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d0c:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <xTaskIncrementTick+0xe8>)
 8003d0e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d3bb      	bcc.n	8003c90 <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 8003d18:	2601      	movs	r6, #1
 8003d1a:	e7b9      	b.n	8003c90 <xTaskIncrementTick+0x44>
 8003d1c:	20000ec8 	.word	0x20000ec8
 8003d20:	20000f48 	.word	0x20000f48
 8003d24:	20000e28 	.word	0x20000e28
 8003d28:	20000e2c 	.word	0x20000e2c
 8003d2c:	20000f04 	.word	0x20000f04
 8003d30:	20000f00 	.word	0x20000f00
 8003d34:	20000e24 	.word	0x20000e24
 8003d38:	20000e30 	.word	0x20000e30
 8003d3c:	20000f4c 	.word	0x20000f4c
 8003d40:	20000ec4 	.word	0x20000ec4
 8003d44:	20000ed0 	.word	0x20000ed0

08003d48 <xTaskResumeAll>:
{
 8003d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8003d4a:	4c2b      	ldr	r4, [pc, #172]	; (8003df8 <xTaskResumeAll+0xb0>)
 8003d4c:	6823      	ldr	r3, [r4, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <xTaskResumeAll+0xe>
 8003d52:	b672      	cpsid	i
 8003d54:	e7fe      	b.n	8003d54 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 8003d56:	f7ff fce3 	bl	8003720 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d60:	6824      	ldr	r4, [r4, #0]
 8003d62:	2c00      	cmp	r4, #0
 8003d64:	d004      	beq.n	8003d70 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 8003d66:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003d68:	f7ff fce6 	bl	8003738 <vPortExitCritical>
}
 8003d6c:	0020      	movs	r0, r4
 8003d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d70:	4b22      	ldr	r3, [pc, #136]	; (8003dfc <xTaskResumeAll+0xb4>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0f6      	beq.n	8003d66 <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8003d78:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8003d7a:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d7c:	4b20      	ldr	r3, [pc, #128]	; (8003e00 <xTaskResumeAll+0xb8>)
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	2a00      	cmp	r2, #0
 8003d82:	d11a      	bne.n	8003dba <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 8003d84:	2c00      	cmp	r4, #0
 8003d86:	d001      	beq.n	8003d8c <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 8003d88:	f7ff fe1e 	bl	80039c8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003d8c:	4d1d      	ldr	r5, [pc, #116]	; (8003e04 <xTaskResumeAll+0xbc>)
 8003d8e:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003d90:	2c00      	cmp	r4, #0
 8003d92:	d00a      	beq.n	8003daa <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8003d94:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8003d96:	f7ff ff59 	bl	8003c4c <xTaskIncrementTick>
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	d001      	beq.n	8003da2 <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 8003d9e:	4b1a      	ldr	r3, [pc, #104]	; (8003e08 <xTaskResumeAll+0xc0>)
 8003da0:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 8003da2:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003da4:	2c00      	cmp	r4, #0
 8003da6:	d1f6      	bne.n	8003d96 <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 8003da8:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8003daa:	4b17      	ldr	r3, [pc, #92]	; (8003e08 <xTaskResumeAll+0xc0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0d9      	beq.n	8003d66 <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8003db2:	f7ff fca9 	bl	8003708 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8003db6:	2401      	movs	r4, #1
 8003db8:	e7d6      	b.n	8003d68 <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dbe:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dc0:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dc2:	3018      	adds	r0, #24
 8003dc4:	f7ff fc59 	bl	800367a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dc8:	0028      	movs	r0, r5
 8003dca:	f7ff fc56 	bl	800367a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003dce:	4b0f      	ldr	r3, [pc, #60]	; (8003e0c <xTaskResumeAll+0xc4>)
 8003dd0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	4290      	cmp	r0, r2
 8003dd6:	d900      	bls.n	8003dda <xTaskResumeAll+0x92>
 8003dd8:	6018      	str	r0, [r3, #0]
 8003dda:	4370      	muls	r0, r6
 8003ddc:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <xTaskResumeAll+0xc8>)
 8003dde:	0029      	movs	r1, r5
 8003de0:	1818      	adds	r0, r3, r0
 8003de2:	f7ff fc27 	bl	8003634 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003de6:	4b0b      	ldr	r3, [pc, #44]	; (8003e14 <xTaskResumeAll+0xcc>)
 8003de8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d3c4      	bcc.n	8003d7c <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 8003df2:	4b05      	ldr	r3, [pc, #20]	; (8003e08 <xTaskResumeAll+0xc0>)
 8003df4:	601f      	str	r7, [r3, #0]
 8003df6:	e7c1      	b.n	8003d7c <xTaskResumeAll+0x34>
 8003df8:	20000ec8 	.word	0x20000ec8
 8003dfc:	20000ebc 	.word	0x20000ebc
 8003e00:	20000f08 	.word	0x20000f08
 8003e04:	20000ec4 	.word	0x20000ec4
 8003e08:	20000f4c 	.word	0x20000f4c
 8003e0c:	20000ed0 	.word	0x20000ed0
 8003e10:	20000e30 	.word	0x20000e30
 8003e14:	20000e24 	.word	0x20000e24

08003e18 <vTaskDelay>:
	{
 8003e18:	b570      	push	{r4, r5, r6, lr}
 8003e1a:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003e1c:	d102      	bne.n	8003e24 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 8003e1e:	f7ff fc73 	bl	8003708 <vPortYield>
	}
 8003e22:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8003e24:	4b08      	ldr	r3, [pc, #32]	; (8003e48 <vTaskDelay+0x30>)
 8003e26:	681d      	ldr	r5, [r3, #0]
 8003e28:	2d00      	cmp	r5, #0
 8003e2a:	d001      	beq.n	8003e30 <vTaskDelay+0x18>
 8003e2c:	b672      	cpsid	i
 8003e2e:	e7fe      	b.n	8003e2e <vTaskDelay+0x16>
			vTaskSuspendAll();
 8003e30:	f7ff ff04 	bl	8003c3c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e34:	0029      	movs	r1, r5
 8003e36:	0020      	movs	r0, r4
 8003e38:	f7ff fdda 	bl	80039f0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8003e3c:	f7ff ff84 	bl	8003d48 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003e40:	2800      	cmp	r0, #0
 8003e42:	d1ee      	bne.n	8003e22 <vTaskDelay+0xa>
 8003e44:	e7eb      	b.n	8003e1e <vTaskDelay+0x6>
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	20000ec8 	.word	0x20000ec8

08003e4c <prvIdleTask>:
{
 8003e4c:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e4e:	4c15      	ldr	r4, [pc, #84]	; (8003ea4 <prvIdleTask+0x58>)
 8003e50:	6823      	ldr	r3, [r4, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d106      	bne.n	8003e64 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003e56:	4b14      	ldr	r3, [pc, #80]	; (8003ea8 <prvIdleTask+0x5c>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d9f7      	bls.n	8003e4e <prvIdleTask+0x2>
				taskYIELD();
 8003e5e:	f7ff fc53 	bl	8003708 <vPortYield>
 8003e62:	e7f4      	b.n	8003e4e <prvIdleTask+0x2>
			vTaskSuspendAll();
 8003e64:	f7ff feea 	bl	8003c3c <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003e68:	4d10      	ldr	r5, [pc, #64]	; (8003eac <prvIdleTask+0x60>)
 8003e6a:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 8003e6c:	f7ff ff6c 	bl	8003d48 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8003e70:	2e00      	cmp	r6, #0
 8003e72:	d0ec      	beq.n	8003e4e <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8003e74:	f7ff fc54 	bl	8003720 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003e78:	68eb      	ldr	r3, [r5, #12]
 8003e7a:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e7c:	1d28      	adds	r0, r5, #4
 8003e7e:	f7ff fbfc 	bl	800367a <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003e82:	4a0b      	ldr	r2, [pc, #44]	; (8003eb0 <prvIdleTask+0x64>)
 8003e84:	6813      	ldr	r3, [r2, #0]
 8003e86:	3b01      	subs	r3, #1
 8003e88:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8003e8a:	6823      	ldr	r3, [r4, #0]
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8003e90:	f7ff fc52 	bl	8003738 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8003e94:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8003e96:	f7ff fd73 	bl	8003980 <vPortFree>
			vPortFree( pxTCB );
 8003e9a:	0028      	movs	r0, r5
 8003e9c:	f7ff fd70 	bl	8003980 <vPortFree>
 8003ea0:	e7d5      	b.n	8003e4e <prvIdleTask+0x2>
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	20000ec0 	.word	0x20000ec0
 8003ea8:	20000e30 	.word	0x20000e30
 8003eac:	20000f34 	.word	0x20000f34
 8003eb0:	20000ebc 	.word	0x20000ebc

08003eb4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003eb4:	4b15      	ldr	r3, [pc, #84]	; (8003f0c <vTaskSwitchContext+0x58>)
{
 8003eb6:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	4b15      	ldr	r3, [pc, #84]	; (8003f10 <vTaskSwitchContext+0x5c>)
 8003ebc:	2a00      	cmp	r2, #0
 8003ebe:	d002      	beq.n	8003ec6 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]
}
 8003ec4:	bd30      	pop	{r4, r5, pc}
 8003ec6:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003ec8:	4812      	ldr	r0, [pc, #72]	; (8003f14 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 8003eca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003ecc:	6802      	ldr	r2, [r0, #0]
 8003ece:	4912      	ldr	r1, [pc, #72]	; (8003f18 <vTaskSwitchContext+0x64>)
 8003ed0:	0023      	movs	r3, r4
 8003ed2:	4353      	muls	r3, r2
 8003ed4:	585d      	ldr	r5, [r3, r1]
 8003ed6:	2d00      	cmp	r5, #0
 8003ed8:	d012      	beq.n	8003f00 <vTaskSwitchContext+0x4c>
 8003eda:	18cc      	adds	r4, r1, r3
 8003edc:	6865      	ldr	r5, [r4, #4]
 8003ede:	3308      	adds	r3, #8
 8003ee0:	686d      	ldr	r5, [r5, #4]
 8003ee2:	18cb      	adds	r3, r1, r3
 8003ee4:	6065      	str	r5, [r4, #4]
 8003ee6:	429d      	cmp	r5, r3
 8003ee8:	d101      	bne.n	8003eee <vTaskSwitchContext+0x3a>
 8003eea:	686b      	ldr	r3, [r5, #4]
 8003eec:	6063      	str	r3, [r4, #4]
 8003eee:	2314      	movs	r3, #20
 8003ef0:	4353      	muls	r3, r2
 8003ef2:	18c9      	adds	r1, r1, r3
 8003ef4:	684b      	ldr	r3, [r1, #4]
 8003ef6:	68d9      	ldr	r1, [r3, #12]
 8003ef8:	4b08      	ldr	r3, [pc, #32]	; (8003f1c <vTaskSwitchContext+0x68>)
 8003efa:	6019      	str	r1, [r3, #0]
 8003efc:	6002      	str	r2, [r0, #0]
}
 8003efe:	e7e1      	b.n	8003ec4 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003f00:	2a00      	cmp	r2, #0
 8003f02:	d101      	bne.n	8003f08 <vTaskSwitchContext+0x54>
 8003f04:	b672      	cpsid	i
 8003f06:	e7fe      	b.n	8003f06 <vTaskSwitchContext+0x52>
 8003f08:	3a01      	subs	r2, #1
 8003f0a:	e7e1      	b.n	8003ed0 <vTaskSwitchContext+0x1c>
 8003f0c:	20000ec8 	.word	0x20000ec8
 8003f10:	20000f4c 	.word	0x20000f4c
 8003f14:	20000ed0 	.word	0x20000ed0
 8003f18:	20000e30 	.word	0x20000e30
 8003f1c:	20000e24 	.word	0x20000e24

08003f20 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8003f20:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8003f22:	4c11      	ldr	r4, [pc, #68]	; (8003f68 <MX_USB_DEVICE_Init+0x48>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	4911      	ldr	r1, [pc, #68]	; (8003f6c <MX_USB_DEVICE_Init+0x4c>)
 8003f28:	0020      	movs	r0, r4
 8003f2a:	f7fe ffe9 	bl	8002f00 <USBD_Init>
 8003f2e:	2800      	cmp	r0, #0
 8003f30:	d001      	beq.n	8003f36 <MX_USB_DEVICE_Init+0x16>
  {
    Error_Handler();
 8003f32:	f7fc fc53 	bl	80007dc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8003f36:	490e      	ldr	r1, [pc, #56]	; (8003f70 <MX_USB_DEVICE_Init+0x50>)
 8003f38:	0020      	movs	r0, r4
 8003f3a:	f7fe fffb 	bl	8002f34 <USBD_RegisterClass>
 8003f3e:	2800      	cmp	r0, #0
 8003f40:	d001      	beq.n	8003f46 <MX_USB_DEVICE_Init+0x26>
  {
    Error_Handler();
 8003f42:	f7fc fc4b 	bl	80007dc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8003f46:	490b      	ldr	r1, [pc, #44]	; (8003f74 <MX_USB_DEVICE_Init+0x54>)
 8003f48:	0020      	movs	r0, r4
 8003f4a:	f7fe ff89 	bl	8002e60 <USBD_CDC_RegisterInterface>
 8003f4e:	2800      	cmp	r0, #0
 8003f50:	d001      	beq.n	8003f56 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
 8003f52:	f7fc fc43 	bl	80007dc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8003f56:	0020      	movs	r0, r4
 8003f58:	f7fe fff5 	bl	8002f46 <USBD_Start>
 8003f5c:	2800      	cmp	r0, #0
 8003f5e:	d001      	beq.n	8003f64 <MX_USB_DEVICE_Init+0x44>
  {
    Error_Handler();
 8003f60:	f7fc fc3c 	bl	80007dc <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8003f64:	bd10      	pop	{r4, pc}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	200012f4 	.word	0x200012f4
 8003f6c:	20000134 	.word	0x20000134
 8003f70:	20000010 	.word	0x20000010
 8003f74:	20000124 	.word	0x20000124

08003f78 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8003f78:	2000      	movs	r0, #0
 8003f7a:	4770      	bx	lr

08003f7c <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8003f7c:	2000      	movs	r0, #0
 8003f7e:	4770      	bx	lr

08003f80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8003f80:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8003f82:	4c05      	ldr	r4, [pc, #20]	; (8003f98 <CDC_Receive_FS+0x18>)
{
 8003f84:	0001      	movs	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8003f86:	0020      	movs	r0, r4
 8003f88:	f7fe ff7e 	bl	8002e88 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8003f8c:	0020      	movs	r0, r4
 8003f8e:	f7fe ff9d 	bl	8002ecc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8003f92:	2000      	movs	r0, #0
 8003f94:	bd10      	pop	{r4, pc}
 8003f96:	46c0      	nop			; (mov r8, r8)
 8003f98:	200012f4 	.word	0x200012f4

08003f9c <CDC_Init_FS>:
{
 8003f9c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8003f9e:	4c06      	ldr	r4, [pc, #24]	; (8003fb8 <CDC_Init_FS+0x1c>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	4906      	ldr	r1, [pc, #24]	; (8003fbc <CDC_Init_FS+0x20>)
 8003fa4:	0020      	movs	r0, r4
 8003fa6:	f7fe ff64 	bl	8002e72 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8003faa:	4905      	ldr	r1, [pc, #20]	; (8003fc0 <CDC_Init_FS+0x24>)
 8003fac:	0020      	movs	r0, r4
 8003fae:	f7fe ff6b 	bl	8002e88 <USBD_CDC_SetRxBuffer>
}
 8003fb2:	2000      	movs	r0, #0
 8003fb4:	bd10      	pop	{r4, pc}
 8003fb6:	46c0      	nop			; (mov r8, r8)
 8003fb8:	200012f4 	.word	0x200012f4
 8003fbc:	20001900 	.word	0x20001900
 8003fc0:	20001518 	.word	0x20001518

08003fc4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8003fc4:	000a      	movs	r2, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8003fc6:	2186      	movs	r1, #134	; 0x86
{
 8003fc8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8003fca:	4c08      	ldr	r4, [pc, #32]	; (8003fec <CDC_Transmit_FS+0x28>)
 8003fcc:	0089      	lsls	r1, r1, #2
{
 8003fce:	0003      	movs	r3, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8003fd0:	5860      	ldr	r0, [r4, r1]
  if (hcdc->TxState != 0){
 8003fd2:	3904      	subs	r1, #4
 8003fd4:	5841      	ldr	r1, [r0, r1]
    return USBD_BUSY;
 8003fd6:	2001      	movs	r0, #1
  if (hcdc->TxState != 0){
 8003fd8:	2900      	cmp	r1, #0
 8003fda:	d106      	bne.n	8003fea <CDC_Transmit_FS+0x26>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8003fdc:	0019      	movs	r1, r3
 8003fde:	0020      	movs	r0, r4
 8003fe0:	f7fe ff47 	bl	8002e72 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8003fe4:	0020      	movs	r0, r4
 8003fe6:	f7fe ff56 	bl	8002e96 <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */
  return result;
}
 8003fea:	bd10      	pop	{r4, pc}
 8003fec:	200012f4 	.word	0x200012f4

08003ff0 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8003ff0:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8003ff2:	4801      	ldr	r0, [pc, #4]	; (8003ff8 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8003ff4:	800b      	strh	r3, [r1, #0]
}
 8003ff6:	4770      	bx	lr
 8003ff8:	20000150 	.word	0x20000150

08003ffc <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8003ffc:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8003ffe:	4801      	ldr	r0, [pc, #4]	; (8004004 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8004000:	800b      	strh	r3, [r1, #0]
}
 8004002:	4770      	bx	lr
 8004004:	20000164 	.word	0x20000164

08004008 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8004008:	b510      	push	{r4, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800400a:	2400      	movs	r4, #0
 800400c:	0052      	lsls	r2, r2, #1
 800400e:	188a      	adds	r2, r1, r2
  for (idx = 0; idx < len; idx++)
 8004010:	4291      	cmp	r1, r2
 8004012:	d100      	bne.n	8004016 <IntToUnicode+0xe>
  }
}
 8004014:	bd10      	pop	{r4, pc}
    if (((value >> 28)) < 0xA)
 8004016:	0f03      	lsrs	r3, r0, #28
 8004018:	2b09      	cmp	r3, #9
 800401a:	d805      	bhi.n	8004028 <IntToUnicode+0x20>
      pbuf[2 * idx] = (value >> 28) + '0';
 800401c:	3330      	adds	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800401e:	700b      	strb	r3, [r1, #0]
    pbuf[2 * idx + 1] = 0;
 8004020:	704c      	strb	r4, [r1, #1]
    value = value << 4;
 8004022:	0100      	lsls	r0, r0, #4
 8004024:	3102      	adds	r1, #2
 8004026:	e7f3      	b.n	8004010 <IntToUnicode+0x8>
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8004028:	3337      	adds	r3, #55	; 0x37
 800402a:	e7f8      	b.n	800401e <IntToUnicode+0x16>

0800402c <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800402c:	231a      	movs	r3, #26
{
 800402e:	b570      	push	{r4, r5, r6, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8004030:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8004032:	4b0b      	ldr	r3, [pc, #44]	; (8004060 <USBD_FS_SerialStrDescriptor+0x34>)
 8004034:	4c0b      	ldr	r4, [pc, #44]	; (8004064 <USBD_FS_SerialStrDescriptor+0x38>)
 8004036:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8004038:	4b0b      	ldr	r3, [pc, #44]	; (8004068 <USBD_FS_SerialStrDescriptor+0x3c>)
  deviceserial0 += deviceserial2;
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	18c0      	adds	r0, r0, r3
  if (deviceserial0 != 0)
 800403e:	2800      	cmp	r0, #0
 8004040:	d00b      	beq.n	800405a <USBD_FS_SerialStrDescriptor+0x2e>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004042:	4b0a      	ldr	r3, [pc, #40]	; (800406c <USBD_FS_SerialStrDescriptor+0x40>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8004044:	1ca1      	adds	r1, r4, #2
 8004046:	2208      	movs	r2, #8
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004048:	681d      	ldr	r5, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800404a:	f7ff ffdd 	bl	8004008 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800404e:	0021      	movs	r1, r4
 8004050:	2204      	movs	r2, #4
 8004052:	3112      	adds	r1, #18
 8004054:	0028      	movs	r0, r5
 8004056:	f7ff ffd7 	bl	8004008 <IntToUnicode>
}
 800405a:	0020      	movs	r0, r4
 800405c:	bd70      	pop	{r4, r5, r6, pc}
 800405e:	46c0      	nop			; (mov r8, r8)
 8004060:	1ffff7ac 	.word	0x1ffff7ac
 8004064:	20000168 	.word	0x20000168
 8004068:	1ffff7b4 	.word	0x1ffff7b4
 800406c:	1ffff7b0 	.word	0x1ffff7b0

08004070 <USBD_FS_ManufacturerStrDescriptor>:
{
 8004070:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004072:	4c04      	ldr	r4, [pc, #16]	; (8004084 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8004074:	000a      	movs	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004076:	4804      	ldr	r0, [pc, #16]	; (8004088 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8004078:	0021      	movs	r1, r4
 800407a:	f7ff fa45 	bl	8003508 <USBD_GetString>
}
 800407e:	0020      	movs	r0, r4
 8004080:	bd10      	pop	{r4, pc}
 8004082:	46c0      	nop			; (mov r8, r8)
 8004084:	20001ce8 	.word	0x20001ce8
 8004088:	08004eaa 	.word	0x08004eaa

0800408c <USBD_FS_ProductStrDescriptor>:
{
 800408c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800408e:	4c04      	ldr	r4, [pc, #16]	; (80040a0 <USBD_FS_ProductStrDescriptor+0x14>)
{
 8004090:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004092:	4804      	ldr	r0, [pc, #16]	; (80040a4 <USBD_FS_ProductStrDescriptor+0x18>)
 8004094:	0021      	movs	r1, r4
 8004096:	f7ff fa37 	bl	8003508 <USBD_GetString>
}
 800409a:	0020      	movs	r0, r4
 800409c:	bd10      	pop	{r4, pc}
 800409e:	46c0      	nop			; (mov r8, r8)
 80040a0:	20001ce8 	.word	0x20001ce8
 80040a4:	08004ebd 	.word	0x08004ebd

080040a8 <USBD_FS_ConfigStrDescriptor>:
{
 80040a8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80040aa:	4c04      	ldr	r4, [pc, #16]	; (80040bc <USBD_FS_ConfigStrDescriptor+0x14>)
{
 80040ac:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80040ae:	4804      	ldr	r0, [pc, #16]	; (80040c0 <USBD_FS_ConfigStrDescriptor+0x18>)
 80040b0:	0021      	movs	r1, r4
 80040b2:	f7ff fa29 	bl	8003508 <USBD_GetString>
}
 80040b6:	0020      	movs	r0, r4
 80040b8:	bd10      	pop	{r4, pc}
 80040ba:	46c0      	nop			; (mov r8, r8)
 80040bc:	20001ce8 	.word	0x20001ce8
 80040c0:	08004e91 	.word	0x08004e91

080040c4 <USBD_FS_InterfaceStrDescriptor>:
{
 80040c4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80040c6:	4c04      	ldr	r4, [pc, #16]	; (80040d8 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 80040c8:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80040ca:	4804      	ldr	r0, [pc, #16]	; (80040dc <USBD_FS_InterfaceStrDescriptor+0x18>)
 80040cc:	0021      	movs	r1, r4
 80040ce:	f7ff fa1b 	bl	8003508 <USBD_GetString>
}
 80040d2:	0020      	movs	r0, r4
 80040d4:	bd10      	pop	{r4, pc}
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	20001ce8 	.word	0x20001ce8
 80040dc:	08004e9c 	.word	0x08004e9c

080040e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80040e0:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 80040e2:	4b0b      	ldr	r3, [pc, #44]	; (8004110 <HAL_PCD_MspInit+0x30>)
 80040e4:	6802      	ldr	r2, [r0, #0]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d111      	bne.n	800410e <HAL_PCD_MspInit+0x2e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80040ea:	2080      	movs	r0, #128	; 0x80
 80040ec:	4a09      	ldr	r2, [pc, #36]	; (8004114 <HAL_PCD_MspInit+0x34>)
 80040ee:	0400      	lsls	r0, r0, #16
 80040f0:	69d1      	ldr	r1, [r2, #28]
 80040f2:	4301      	orrs	r1, r0
 80040f4:	61d1      	str	r1, [r2, #28]
 80040f6:	69d3      	ldr	r3, [r2, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 3, 0);
 80040f8:	2103      	movs	r1, #3
    __HAL_RCC_USB_CLK_ENABLE();
 80040fa:	4003      	ands	r3, r0
 80040fc:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 3, 0);
 80040fe:	201f      	movs	r0, #31
 8004100:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8004102:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 3, 0);
 8004104:	f7fc fcf0 	bl	8000ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8004108:	201f      	movs	r0, #31
 800410a:	f7fc fd1d 	bl	8000b48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800410e:	bd07      	pop	{r0, r1, r2, pc}
 8004110:	40005c00 	.word	0x40005c00
 8004114:	40021000 	.word	0x40021000

08004118 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8004118:	0001      	movs	r1, r0
 800411a:	2387      	movs	r3, #135	; 0x87
{
 800411c:	b510      	push	{r4, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	31ed      	adds	r1, #237	; 0xed
 8004122:	31ff      	adds	r1, #255	; 0xff
 8004124:	58c0      	ldr	r0, [r0, r3]
 8004126:	f7fe ff29 	bl	8002f7c <USBD_LL_SetupStage>
}
 800412a:	bd10      	pop	{r4, pc}

0800412c <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800412c:	231c      	movs	r3, #28
 800412e:	434b      	muls	r3, r1
 8004130:	18c3      	adds	r3, r0, r3
 8004132:	33fc      	adds	r3, #252	; 0xfc
 8004134:	69da      	ldr	r2, [r3, #28]
 8004136:	2387      	movs	r3, #135	; 0x87
{
 8004138:	b510      	push	{r4, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	58c0      	ldr	r0, [r0, r3]
 800413e:	f7fe ff51 	bl	8002fe4 <USBD_LL_DataOutStage>
}
 8004142:	bd10      	pop	{r4, pc}

08004144 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8004144:	231c      	movs	r3, #28
 8004146:	434b      	muls	r3, r1
 8004148:	18c3      	adds	r3, r0, r3
 800414a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800414c:	2387      	movs	r3, #135	; 0x87
{
 800414e:	b510      	push	{r4, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	58c0      	ldr	r0, [r0, r3]
 8004154:	f7fe ff80 	bl	8003058 <USBD_LL_DataInStage>
}
 8004158:	bd10      	pop	{r4, pc}

0800415a <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800415a:	2387      	movs	r3, #135	; 0x87
{
 800415c:	b510      	push	{r4, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	58c0      	ldr	r0, [r0, r3]
 8004162:	f7ff f807 	bl	8003174 <USBD_LL_SOF>
}
 8004166:	bd10      	pop	{r4, pc}

08004168 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8004168:	6883      	ldr	r3, [r0, #8]
{ 
 800416a:	b570      	push	{r4, r5, r6, lr}
 800416c:	0004      	movs	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800416e:	2b02      	cmp	r3, #2
 8004170:	d001      	beq.n	8004176 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8004172:	f7fc fb33 	bl	80007dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8004176:	2587      	movs	r5, #135	; 0x87
 8004178:	00ad      	lsls	r5, r5, #2
 800417a:	2101      	movs	r1, #1
 800417c:	5960      	ldr	r0, [r4, r5]
 800417e:	f7fe ffe4 	bl	800314a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004182:	5960      	ldr	r0, [r4, r5]
 8004184:	f7fe ffbe 	bl	8003104 <USBD_LL_Reset>
}
 8004188:	bd70      	pop	{r4, r5, r6, pc}
	...

0800418c <HAL_PCD_SuspendCallback>:
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800418c:	2387      	movs	r3, #135	; 0x87
{
 800418e:	b510      	push	{r4, lr}
 8004190:	0004      	movs	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	58c0      	ldr	r0, [r0, r3]
 8004196:	f7fe ffdb 	bl	8003150 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800419a:	69a3      	ldr	r3, [r4, #24]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d004      	beq.n	80041aa <HAL_PCD_SuspendCallback+0x1e>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80041a0:	2306      	movs	r3, #6
 80041a2:	4a02      	ldr	r2, [pc, #8]	; (80041ac <HAL_PCD_SuspendCallback+0x20>)
 80041a4:	6911      	ldr	r1, [r2, #16]
 80041a6:	430b      	orrs	r3, r1
 80041a8:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80041aa:	bd10      	pop	{r4, pc}
 80041ac:	e000ed00 	.word	0xe000ed00

080041b0 <HAL_PCD_ResumeCallback>:
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80041b0:	6983      	ldr	r3, [r0, #24]
{
 80041b2:	b510      	push	{r4, lr}
 80041b4:	0004      	movs	r4, r0
  if (hpcd->Init.low_power_enable)
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d006      	beq.n	80041c8 <HAL_PCD_ResumeCallback+0x18>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80041ba:	2106      	movs	r1, #6
 80041bc:	4a05      	ldr	r2, [pc, #20]	; (80041d4 <HAL_PCD_ResumeCallback+0x24>)
 80041be:	6913      	ldr	r3, [r2, #16]
 80041c0:	438b      	bics	r3, r1
 80041c2:	6113      	str	r3, [r2, #16]
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
  SystemClock_Config();
 80041c4:	f7fc faa8 	bl	8000718 <SystemClock_Config>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80041c8:	2387      	movs	r3, #135	; 0x87
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	58e0      	ldr	r0, [r4, r3]
 80041ce:	f7fe ffca 	bl	8003166 <USBD_LL_Resume>
}
 80041d2:	bd10      	pop	{r4, pc}
 80041d4:	e000ed00 	.word	0xe000ed00

080041d8 <USBD_LL_Init>:
  hpcd_USB_FS.pData = pdev;
 80041d8:	2387      	movs	r3, #135	; 0x87
{
 80041da:	b570      	push	{r4, r5, r6, lr}
 80041dc:	0005      	movs	r5, r0
  hpcd_USB_FS.pData = pdev;
 80041de:	481c      	ldr	r0, [pc, #112]	; (8004250 <USBD_LL_Init+0x78>)
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	50c5      	str	r5, [r0, r3]
  hpcd_USB_FS.Instance = USB;
 80041e4:	4b1b      	ldr	r3, [pc, #108]	; (8004254 <USBD_LL_Init+0x7c>)
  pdev->pData = &hpcd_USB_FS;
 80041e6:	2488      	movs	r4, #136	; 0x88
  hpcd_USB_FS.Instance = USB;
 80041e8:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80041ea:	2308      	movs	r3, #8
 80041ec:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80041ee:	3b06      	subs	r3, #6
 80041f0:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80041f2:	6103      	str	r3, [r0, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80041f4:	2300      	movs	r3, #0
  pdev->pData = &hpcd_USB_FS;
 80041f6:	00a4      	lsls	r4, r4, #2
 80041f8:	5128      	str	r0, [r5, r4]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80041fa:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80041fc:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80041fe:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004200:	f7fc fe26 	bl	8000e50 <HAL_PCD_Init>
 8004204:	2800      	cmp	r0, #0
 8004206:	d001      	beq.n	800420c <USBD_LL_Init+0x34>
    Error_Handler( );
 8004208:	f7fc fae8 	bl	80007dc <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800420c:	2200      	movs	r2, #0
 800420e:	5928      	ldr	r0, [r5, r4]
 8004210:	0011      	movs	r1, r2
 8004212:	2318      	movs	r3, #24
 8004214:	f7fd fd0a 	bl	8001c2c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8004218:	5928      	ldr	r0, [r5, r4]
 800421a:	2358      	movs	r3, #88	; 0x58
 800421c:	2200      	movs	r2, #0
 800421e:	2180      	movs	r1, #128	; 0x80
 8004220:	f7fd fd04 	bl	8001c2c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8004224:	5928      	ldr	r0, [r5, r4]
 8004226:	23c0      	movs	r3, #192	; 0xc0
 8004228:	2200      	movs	r2, #0
 800422a:	2181      	movs	r1, #129	; 0x81
 800422c:	f7fd fcfe 	bl	8001c2c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8004230:	2388      	movs	r3, #136	; 0x88
 8004232:	5928      	ldr	r0, [r5, r4]
 8004234:	005b      	lsls	r3, r3, #1
 8004236:	2200      	movs	r2, #0
 8004238:	2101      	movs	r1, #1
 800423a:	f7fd fcf7 	bl	8001c2c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800423e:	2380      	movs	r3, #128	; 0x80
 8004240:	5928      	ldr	r0, [r5, r4]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	2200      	movs	r2, #0
 8004246:	2182      	movs	r1, #130	; 0x82
 8004248:	f7fd fcf0 	bl	8001c2c <HAL_PCDEx_PMAConfig>
}
 800424c:	2000      	movs	r0, #0
 800424e:	bd70      	pop	{r4, r5, r6, pc}
 8004250:	20001ee8 	.word	0x20001ee8
 8004254:	40005c00 	.word	0x40005c00

08004258 <USBD_LL_Start>:
  hal_status = HAL_PCD_Start(pdev->pData);
 8004258:	2388      	movs	r3, #136	; 0x88
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	58c0      	ldr	r0, [r0, r3]
{
 800425e:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8004260:	f7fc fe3c 	bl	8000edc <HAL_PCD_Start>
 8004264:	2302      	movs	r3, #2
 8004266:	2803      	cmp	r0, #3
 8004268:	d801      	bhi.n	800426e <USBD_LL_Start+0x16>
 800426a:	4b02      	ldr	r3, [pc, #8]	; (8004274 <USBD_LL_Start+0x1c>)
 800426c:	5c1b      	ldrb	r3, [r3, r0]
}
 800426e:	0018      	movs	r0, r3
 8004270:	bd10      	pop	{r4, pc}
 8004272:	46c0      	nop			; (mov r8, r8)
 8004274:	08004ed3 	.word	0x08004ed3

08004278 <USBD_LL_OpenEP>:
{
 8004278:	b510      	push	{r4, lr}
 800427a:	0014      	movs	r4, r2
 800427c:	001a      	movs	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800427e:	0023      	movs	r3, r4
 8004280:	2488      	movs	r4, #136	; 0x88
 8004282:	00a4      	lsls	r4, r4, #2
 8004284:	5900      	ldr	r0, [r0, r4]
 8004286:	f7fc fe49 	bl	8000f1c <HAL_PCD_EP_Open>
 800428a:	2302      	movs	r3, #2
 800428c:	2803      	cmp	r0, #3
 800428e:	d801      	bhi.n	8004294 <USBD_LL_OpenEP+0x1c>
 8004290:	4b01      	ldr	r3, [pc, #4]	; (8004298 <USBD_LL_OpenEP+0x20>)
 8004292:	5c1b      	ldrb	r3, [r3, r0]
}
 8004294:	0018      	movs	r0, r3
 8004296:	bd10      	pop	{r4, pc}
 8004298:	08004ed3 	.word	0x08004ed3

0800429c <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800429c:	2388      	movs	r3, #136	; 0x88
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	58c0      	ldr	r0, [r0, r3]
{
 80042a2:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80042a4:	f7fc ff8c 	bl	80011c0 <HAL_PCD_EP_Close>
 80042a8:	2302      	movs	r3, #2
 80042aa:	2803      	cmp	r0, #3
 80042ac:	d801      	bhi.n	80042b2 <USBD_LL_CloseEP+0x16>
 80042ae:	4b02      	ldr	r3, [pc, #8]	; (80042b8 <USBD_LL_CloseEP+0x1c>)
 80042b0:	5c1b      	ldrb	r3, [r3, r0]
}
 80042b2:	0018      	movs	r0, r3
 80042b4:	bd10      	pop	{r4, pc}
 80042b6:	46c0      	nop			; (mov r8, r8)
 80042b8:	08004ed3 	.word	0x08004ed3

080042bc <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80042bc:	2388      	movs	r3, #136	; 0x88
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	58c0      	ldr	r0, [r0, r3]
{
 80042c2:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80042c4:	f7fd f8c6 	bl	8001454 <HAL_PCD_EP_SetStall>
 80042c8:	2302      	movs	r3, #2
 80042ca:	2803      	cmp	r0, #3
 80042cc:	d801      	bhi.n	80042d2 <USBD_LL_StallEP+0x16>
 80042ce:	4b02      	ldr	r3, [pc, #8]	; (80042d8 <USBD_LL_StallEP+0x1c>)
 80042d0:	5c1b      	ldrb	r3, [r3, r0]
}
 80042d2:	0018      	movs	r0, r3
 80042d4:	bd10      	pop	{r4, pc}
 80042d6:	46c0      	nop			; (mov r8, r8)
 80042d8:	08004ed3 	.word	0x08004ed3

080042dc <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80042dc:	2388      	movs	r3, #136	; 0x88
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	58c0      	ldr	r0, [r0, r3]
{
 80042e2:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80042e4:	f7fd f900 	bl	80014e8 <HAL_PCD_EP_ClrStall>
 80042e8:	2302      	movs	r3, #2
 80042ea:	2803      	cmp	r0, #3
 80042ec:	d801      	bhi.n	80042f2 <USBD_LL_ClearStallEP+0x16>
 80042ee:	4b02      	ldr	r3, [pc, #8]	; (80042f8 <USBD_LL_ClearStallEP+0x1c>)
 80042f0:	5c1b      	ldrb	r3, [r3, r0]
}
 80042f2:	0018      	movs	r0, r3
 80042f4:	bd10      	pop	{r4, pc}
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	08004ed3 	.word	0x08004ed3

080042fc <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80042fc:	2388      	movs	r3, #136	; 0x88
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	58c3      	ldr	r3, [r0, r3]
  if((ep_addr & 0x80) == 0x80)
 8004302:	b248      	sxtb	r0, r1
 8004304:	221c      	movs	r2, #28
 8004306:	2800      	cmp	r0, #0
 8004308:	da06      	bge.n	8004318 <USBD_LL_IsStallEP+0x1c>
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800430a:	207f      	movs	r0, #127	; 0x7f
 800430c:	4001      	ands	r1, r0
 800430e:	434a      	muls	r2, r1
 8004310:	189b      	adds	r3, r3, r2
 8004312:	332a      	adds	r3, #42	; 0x2a
 8004314:	7818      	ldrb	r0, [r3, #0]
}
 8004316:	4770      	bx	lr
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8004318:	434a      	muls	r2, r1
 800431a:	189b      	adds	r3, r3, r2
 800431c:	33ff      	adds	r3, #255	; 0xff
 800431e:	7ad8      	ldrb	r0, [r3, #11]
 8004320:	e7f9      	b.n	8004316 <USBD_LL_IsStallEP+0x1a>
	...

08004324 <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8004324:	2388      	movs	r3, #136	; 0x88
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	58c0      	ldr	r0, [r0, r3]
{
 800432a:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800432c:	f7fc fddf 	bl	8000eee <HAL_PCD_SetAddress>
 8004330:	2302      	movs	r3, #2
 8004332:	2803      	cmp	r0, #3
 8004334:	d801      	bhi.n	800433a <USBD_LL_SetUSBAddress+0x16>
 8004336:	4b02      	ldr	r3, [pc, #8]	; (8004340 <USBD_LL_SetUSBAddress+0x1c>)
 8004338:	5c1b      	ldrb	r3, [r3, r0]
}
 800433a:	0018      	movs	r0, r3
 800433c:	bd10      	pop	{r4, pc}
 800433e:	46c0      	nop			; (mov r8, r8)
 8004340:	08004ed3 	.word	0x08004ed3

08004344 <USBD_LL_Transmit>:
{
 8004344:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004346:	2488      	movs	r4, #136	; 0x88
 8004348:	00a4      	lsls	r4, r4, #2
 800434a:	5900      	ldr	r0, [r0, r4]
 800434c:	f7fd f93a 	bl	80015c4 <HAL_PCD_EP_Transmit>
 8004350:	2302      	movs	r3, #2
 8004352:	2803      	cmp	r0, #3
 8004354:	d801      	bhi.n	800435a <USBD_LL_Transmit+0x16>
 8004356:	4b02      	ldr	r3, [pc, #8]	; (8004360 <USBD_LL_Transmit+0x1c>)
 8004358:	5c1b      	ldrb	r3, [r3, r0]
}
 800435a:	0018      	movs	r0, r3
 800435c:	bd10      	pop	{r4, pc}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	08004ed3 	.word	0x08004ed3

08004364 <USBD_LL_PrepareReceive>:
{
 8004364:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8004366:	2488      	movs	r4, #136	; 0x88
 8004368:	00a4      	lsls	r4, r4, #2
 800436a:	5900      	ldr	r0, [r0, r4]
 800436c:	f7fc ffc8 	bl	8001300 <HAL_PCD_EP_Receive>
 8004370:	2302      	movs	r3, #2
 8004372:	2803      	cmp	r0, #3
 8004374:	d801      	bhi.n	800437a <USBD_LL_PrepareReceive+0x16>
 8004376:	4b02      	ldr	r3, [pc, #8]	; (8004380 <USBD_LL_PrepareReceive+0x1c>)
 8004378:	5c1b      	ldrb	r3, [r3, r0]
}
 800437a:	0018      	movs	r0, r3
 800437c:	bd10      	pop	{r4, pc}
 800437e:	46c0      	nop			; (mov r8, r8)
 8004380:	08004ed3 	.word	0x08004ed3

08004384 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8004384:	2388      	movs	r3, #136	; 0x88
{
 8004386:	b510      	push	{r4, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	58c0      	ldr	r0, [r0, r3]
 800438c:	f7fd f858 	bl	8001440 <HAL_PCD_EP_GetRxCount>
}
 8004390:	bd10      	pop	{r4, pc}
	...

08004394 <USBD_static_malloc>:
}
 8004394:	4800      	ldr	r0, [pc, #0]	; (8004398 <USBD_static_malloc+0x4>)
 8004396:	4770      	bx	lr
 8004398:	20000f50 	.word	0x20000f50

0800439c <USBD_static_free>:
}
 800439c:	4770      	bx	lr
	...

080043a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80043a0:	480d      	ldr	r0, [pc, #52]	; (80043d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80043a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80043a4:	480d      	ldr	r0, [pc, #52]	; (80043dc <LoopForever+0x6>)
  ldr r1, =_edata
 80043a6:	490e      	ldr	r1, [pc, #56]	; (80043e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80043a8:	4a0e      	ldr	r2, [pc, #56]	; (80043e4 <LoopForever+0xe>)
  movs r3, #0
 80043aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043ac:	e002      	b.n	80043b4 <LoopCopyDataInit>

080043ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043b2:	3304      	adds	r3, #4

080043b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043b8:	d3f9      	bcc.n	80043ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043ba:	4a0b      	ldr	r2, [pc, #44]	; (80043e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80043bc:	4c0b      	ldr	r4, [pc, #44]	; (80043ec <LoopForever+0x16>)
  movs r3, #0
 80043be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043c0:	e001      	b.n	80043c6 <LoopFillZerobss>

080043c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043c4:	3204      	adds	r2, #4

080043c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043c8:	d3fb      	bcc.n	80043c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80043ca:	f7fc fa9f 	bl	800090c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80043ce:	f000 f817 	bl	8004400 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80043d2:	f7fc f9db 	bl	800078c <main>

080043d6 <LoopForever>:

LoopForever:
    b LoopForever
 80043d6:	e7fe      	b.n	80043d6 <LoopForever>
  ldr   r0, =_estack
 80043d8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80043dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043e0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80043e4:	08004f14 	.word	0x08004f14
  ldr r2, =_sbss
 80043e8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80043ec:	2000210c 	.word	0x2000210c

080043f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80043f0:	e7fe      	b.n	80043f0 <ADC1_IRQHandler>
	...

080043f4 <__errno>:
 80043f4:	4b01      	ldr	r3, [pc, #4]	; (80043fc <__errno+0x8>)
 80043f6:	6818      	ldr	r0, [r3, #0]
 80043f8:	4770      	bx	lr
 80043fa:	46c0      	nop			; (mov r8, r8)
 80043fc:	20000184 	.word	0x20000184

08004400 <__libc_init_array>:
 8004400:	b570      	push	{r4, r5, r6, lr}
 8004402:	2600      	movs	r6, #0
 8004404:	4d0c      	ldr	r5, [pc, #48]	; (8004438 <__libc_init_array+0x38>)
 8004406:	4c0d      	ldr	r4, [pc, #52]	; (800443c <__libc_init_array+0x3c>)
 8004408:	1b64      	subs	r4, r4, r5
 800440a:	10a4      	asrs	r4, r4, #2
 800440c:	42a6      	cmp	r6, r4
 800440e:	d109      	bne.n	8004424 <__libc_init_array+0x24>
 8004410:	2600      	movs	r6, #0
 8004412:	f000 fc5b 	bl	8004ccc <_init>
 8004416:	4d0a      	ldr	r5, [pc, #40]	; (8004440 <__libc_init_array+0x40>)
 8004418:	4c0a      	ldr	r4, [pc, #40]	; (8004444 <__libc_init_array+0x44>)
 800441a:	1b64      	subs	r4, r4, r5
 800441c:	10a4      	asrs	r4, r4, #2
 800441e:	42a6      	cmp	r6, r4
 8004420:	d105      	bne.n	800442e <__libc_init_array+0x2e>
 8004422:	bd70      	pop	{r4, r5, r6, pc}
 8004424:	00b3      	lsls	r3, r6, #2
 8004426:	58eb      	ldr	r3, [r5, r3]
 8004428:	4798      	blx	r3
 800442a:	3601      	adds	r6, #1
 800442c:	e7ee      	b.n	800440c <__libc_init_array+0xc>
 800442e:	00b3      	lsls	r3, r6, #2
 8004430:	58eb      	ldr	r3, [r5, r3]
 8004432:	4798      	blx	r3
 8004434:	3601      	adds	r6, #1
 8004436:	e7f2      	b.n	800441e <__libc_init_array+0x1e>
 8004438:	08004f0c 	.word	0x08004f0c
 800443c:	08004f0c 	.word	0x08004f0c
 8004440:	08004f0c 	.word	0x08004f0c
 8004444:	08004f10 	.word	0x08004f10

08004448 <memcpy>:
 8004448:	2300      	movs	r3, #0
 800444a:	b510      	push	{r4, lr}
 800444c:	429a      	cmp	r2, r3
 800444e:	d100      	bne.n	8004452 <memcpy+0xa>
 8004450:	bd10      	pop	{r4, pc}
 8004452:	5ccc      	ldrb	r4, [r1, r3]
 8004454:	54c4      	strb	r4, [r0, r3]
 8004456:	3301      	adds	r3, #1
 8004458:	e7f8      	b.n	800444c <memcpy+0x4>

0800445a <memset>:
 800445a:	0003      	movs	r3, r0
 800445c:	1882      	adds	r2, r0, r2
 800445e:	4293      	cmp	r3, r2
 8004460:	d100      	bne.n	8004464 <memset+0xa>
 8004462:	4770      	bx	lr
 8004464:	7019      	strb	r1, [r3, #0]
 8004466:	3301      	adds	r3, #1
 8004468:	e7f9      	b.n	800445e <memset+0x4>
	...

0800446c <siprintf>:
 800446c:	b40e      	push	{r1, r2, r3}
 800446e:	b510      	push	{r4, lr}
 8004470:	b09d      	sub	sp, #116	; 0x74
 8004472:	a902      	add	r1, sp, #8
 8004474:	9002      	str	r0, [sp, #8]
 8004476:	6108      	str	r0, [r1, #16]
 8004478:	480b      	ldr	r0, [pc, #44]	; (80044a8 <siprintf+0x3c>)
 800447a:	2482      	movs	r4, #130	; 0x82
 800447c:	6088      	str	r0, [r1, #8]
 800447e:	6148      	str	r0, [r1, #20]
 8004480:	2001      	movs	r0, #1
 8004482:	4240      	negs	r0, r0
 8004484:	ab1f      	add	r3, sp, #124	; 0x7c
 8004486:	81c8      	strh	r0, [r1, #14]
 8004488:	4808      	ldr	r0, [pc, #32]	; (80044ac <siprintf+0x40>)
 800448a:	cb04      	ldmia	r3!, {r2}
 800448c:	00a4      	lsls	r4, r4, #2
 800448e:	6800      	ldr	r0, [r0, #0]
 8004490:	9301      	str	r3, [sp, #4]
 8004492:	818c      	strh	r4, [r1, #12]
 8004494:	f000 f886 	bl	80045a4 <_svfiprintf_r>
 8004498:	2300      	movs	r3, #0
 800449a:	9a02      	ldr	r2, [sp, #8]
 800449c:	7013      	strb	r3, [r2, #0]
 800449e:	b01d      	add	sp, #116	; 0x74
 80044a0:	bc10      	pop	{r4}
 80044a2:	bc08      	pop	{r3}
 80044a4:	b003      	add	sp, #12
 80044a6:	4718      	bx	r3
 80044a8:	7fffffff 	.word	0x7fffffff
 80044ac:	20000184 	.word	0x20000184

080044b0 <strstr>:
 80044b0:	b510      	push	{r4, lr}
 80044b2:	0002      	movs	r2, r0
 80044b4:	7800      	ldrb	r0, [r0, #0]
 80044b6:	2800      	cmp	r0, #0
 80044b8:	d104      	bne.n	80044c4 <strstr+0x14>
 80044ba:	7809      	ldrb	r1, [r1, #0]
 80044bc:	2900      	cmp	r1, #0
 80044be:	d00d      	beq.n	80044dc <strstr+0x2c>
 80044c0:	bd10      	pop	{r4, pc}
 80044c2:	3201      	adds	r2, #1
 80044c4:	7810      	ldrb	r0, [r2, #0]
 80044c6:	2800      	cmp	r0, #0
 80044c8:	d0fa      	beq.n	80044c0 <strstr+0x10>
 80044ca:	2300      	movs	r3, #0
 80044cc:	5cc8      	ldrb	r0, [r1, r3]
 80044ce:	2800      	cmp	r0, #0
 80044d0:	d004      	beq.n	80044dc <strstr+0x2c>
 80044d2:	5cd4      	ldrb	r4, [r2, r3]
 80044d4:	4284      	cmp	r4, r0
 80044d6:	d1f4      	bne.n	80044c2 <strstr+0x12>
 80044d8:	3301      	adds	r3, #1
 80044da:	e7f7      	b.n	80044cc <strstr+0x1c>
 80044dc:	0010      	movs	r0, r2
 80044de:	e7ef      	b.n	80044c0 <strstr+0x10>

080044e0 <__ssputs_r>:
 80044e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044e2:	688e      	ldr	r6, [r1, #8]
 80044e4:	b085      	sub	sp, #20
 80044e6:	0007      	movs	r7, r0
 80044e8:	000c      	movs	r4, r1
 80044ea:	9203      	str	r2, [sp, #12]
 80044ec:	9301      	str	r3, [sp, #4]
 80044ee:	429e      	cmp	r6, r3
 80044f0:	d839      	bhi.n	8004566 <__ssputs_r+0x86>
 80044f2:	2390      	movs	r3, #144	; 0x90
 80044f4:	898a      	ldrh	r2, [r1, #12]
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	421a      	tst	r2, r3
 80044fa:	d034      	beq.n	8004566 <__ssputs_r+0x86>
 80044fc:	2503      	movs	r5, #3
 80044fe:	6909      	ldr	r1, [r1, #16]
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	1a5b      	subs	r3, r3, r1
 8004504:	9302      	str	r3, [sp, #8]
 8004506:	6963      	ldr	r3, [r4, #20]
 8004508:	9802      	ldr	r0, [sp, #8]
 800450a:	435d      	muls	r5, r3
 800450c:	0feb      	lsrs	r3, r5, #31
 800450e:	195d      	adds	r5, r3, r5
 8004510:	9b01      	ldr	r3, [sp, #4]
 8004512:	106d      	asrs	r5, r5, #1
 8004514:	3301      	adds	r3, #1
 8004516:	181b      	adds	r3, r3, r0
 8004518:	42ab      	cmp	r3, r5
 800451a:	d900      	bls.n	800451e <__ssputs_r+0x3e>
 800451c:	001d      	movs	r5, r3
 800451e:	0553      	lsls	r3, r2, #21
 8004520:	d532      	bpl.n	8004588 <__ssputs_r+0xa8>
 8004522:	0029      	movs	r1, r5
 8004524:	0038      	movs	r0, r7
 8004526:	f000 fb31 	bl	8004b8c <_malloc_r>
 800452a:	1e06      	subs	r6, r0, #0
 800452c:	d109      	bne.n	8004542 <__ssputs_r+0x62>
 800452e:	230c      	movs	r3, #12
 8004530:	603b      	str	r3, [r7, #0]
 8004532:	2340      	movs	r3, #64	; 0x40
 8004534:	2001      	movs	r0, #1
 8004536:	89a2      	ldrh	r2, [r4, #12]
 8004538:	4240      	negs	r0, r0
 800453a:	4313      	orrs	r3, r2
 800453c:	81a3      	strh	r3, [r4, #12]
 800453e:	b005      	add	sp, #20
 8004540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004542:	9a02      	ldr	r2, [sp, #8]
 8004544:	6921      	ldr	r1, [r4, #16]
 8004546:	f7ff ff7f 	bl	8004448 <memcpy>
 800454a:	89a3      	ldrh	r3, [r4, #12]
 800454c:	4a14      	ldr	r2, [pc, #80]	; (80045a0 <__ssputs_r+0xc0>)
 800454e:	401a      	ands	r2, r3
 8004550:	2380      	movs	r3, #128	; 0x80
 8004552:	4313      	orrs	r3, r2
 8004554:	81a3      	strh	r3, [r4, #12]
 8004556:	9b02      	ldr	r3, [sp, #8]
 8004558:	6126      	str	r6, [r4, #16]
 800455a:	18f6      	adds	r6, r6, r3
 800455c:	6026      	str	r6, [r4, #0]
 800455e:	6165      	str	r5, [r4, #20]
 8004560:	9e01      	ldr	r6, [sp, #4]
 8004562:	1aed      	subs	r5, r5, r3
 8004564:	60a5      	str	r5, [r4, #8]
 8004566:	9b01      	ldr	r3, [sp, #4]
 8004568:	42b3      	cmp	r3, r6
 800456a:	d200      	bcs.n	800456e <__ssputs_r+0x8e>
 800456c:	001e      	movs	r6, r3
 800456e:	0032      	movs	r2, r6
 8004570:	9903      	ldr	r1, [sp, #12]
 8004572:	6820      	ldr	r0, [r4, #0]
 8004574:	f000 faad 	bl	8004ad2 <memmove>
 8004578:	68a3      	ldr	r3, [r4, #8]
 800457a:	2000      	movs	r0, #0
 800457c:	1b9b      	subs	r3, r3, r6
 800457e:	60a3      	str	r3, [r4, #8]
 8004580:	6823      	ldr	r3, [r4, #0]
 8004582:	199e      	adds	r6, r3, r6
 8004584:	6026      	str	r6, [r4, #0]
 8004586:	e7da      	b.n	800453e <__ssputs_r+0x5e>
 8004588:	002a      	movs	r2, r5
 800458a:	0038      	movs	r0, r7
 800458c:	f000 fb5c 	bl	8004c48 <_realloc_r>
 8004590:	1e06      	subs	r6, r0, #0
 8004592:	d1e0      	bne.n	8004556 <__ssputs_r+0x76>
 8004594:	6921      	ldr	r1, [r4, #16]
 8004596:	0038      	movs	r0, r7
 8004598:	f000 faae 	bl	8004af8 <_free_r>
 800459c:	e7c7      	b.n	800452e <__ssputs_r+0x4e>
 800459e:	46c0      	nop			; (mov r8, r8)
 80045a0:	fffffb7f 	.word	0xfffffb7f

080045a4 <_svfiprintf_r>:
 80045a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045a6:	b09f      	sub	sp, #124	; 0x7c
 80045a8:	9002      	str	r0, [sp, #8]
 80045aa:	9305      	str	r3, [sp, #20]
 80045ac:	898b      	ldrh	r3, [r1, #12]
 80045ae:	000f      	movs	r7, r1
 80045b0:	0016      	movs	r6, r2
 80045b2:	061b      	lsls	r3, r3, #24
 80045b4:	d511      	bpl.n	80045da <_svfiprintf_r+0x36>
 80045b6:	690b      	ldr	r3, [r1, #16]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d10e      	bne.n	80045da <_svfiprintf_r+0x36>
 80045bc:	2140      	movs	r1, #64	; 0x40
 80045be:	f000 fae5 	bl	8004b8c <_malloc_r>
 80045c2:	6038      	str	r0, [r7, #0]
 80045c4:	6138      	str	r0, [r7, #16]
 80045c6:	2800      	cmp	r0, #0
 80045c8:	d105      	bne.n	80045d6 <_svfiprintf_r+0x32>
 80045ca:	230c      	movs	r3, #12
 80045cc:	9a02      	ldr	r2, [sp, #8]
 80045ce:	3801      	subs	r0, #1
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	b01f      	add	sp, #124	; 0x7c
 80045d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045d6:	2340      	movs	r3, #64	; 0x40
 80045d8:	617b      	str	r3, [r7, #20]
 80045da:	2300      	movs	r3, #0
 80045dc:	ad06      	add	r5, sp, #24
 80045de:	616b      	str	r3, [r5, #20]
 80045e0:	3320      	adds	r3, #32
 80045e2:	766b      	strb	r3, [r5, #25]
 80045e4:	3310      	adds	r3, #16
 80045e6:	76ab      	strb	r3, [r5, #26]
 80045e8:	0034      	movs	r4, r6
 80045ea:	7823      	ldrb	r3, [r4, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d147      	bne.n	8004680 <_svfiprintf_r+0xdc>
 80045f0:	1ba3      	subs	r3, r4, r6
 80045f2:	9304      	str	r3, [sp, #16]
 80045f4:	d00d      	beq.n	8004612 <_svfiprintf_r+0x6e>
 80045f6:	1ba3      	subs	r3, r4, r6
 80045f8:	0032      	movs	r2, r6
 80045fa:	0039      	movs	r1, r7
 80045fc:	9802      	ldr	r0, [sp, #8]
 80045fe:	f7ff ff6f 	bl	80044e0 <__ssputs_r>
 8004602:	1c43      	adds	r3, r0, #1
 8004604:	d100      	bne.n	8004608 <_svfiprintf_r+0x64>
 8004606:	e0b5      	b.n	8004774 <_svfiprintf_r+0x1d0>
 8004608:	696a      	ldr	r2, [r5, #20]
 800460a:	9b04      	ldr	r3, [sp, #16]
 800460c:	4694      	mov	ip, r2
 800460e:	4463      	add	r3, ip
 8004610:	616b      	str	r3, [r5, #20]
 8004612:	7823      	ldrb	r3, [r4, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d100      	bne.n	800461a <_svfiprintf_r+0x76>
 8004618:	e0ac      	b.n	8004774 <_svfiprintf_r+0x1d0>
 800461a:	2201      	movs	r2, #1
 800461c:	2300      	movs	r3, #0
 800461e:	4252      	negs	r2, r2
 8004620:	606a      	str	r2, [r5, #4]
 8004622:	a902      	add	r1, sp, #8
 8004624:	3254      	adds	r2, #84	; 0x54
 8004626:	1852      	adds	r2, r2, r1
 8004628:	3401      	adds	r4, #1
 800462a:	602b      	str	r3, [r5, #0]
 800462c:	60eb      	str	r3, [r5, #12]
 800462e:	60ab      	str	r3, [r5, #8]
 8004630:	7013      	strb	r3, [r2, #0]
 8004632:	65ab      	str	r3, [r5, #88]	; 0x58
 8004634:	4e58      	ldr	r6, [pc, #352]	; (8004798 <_svfiprintf_r+0x1f4>)
 8004636:	2205      	movs	r2, #5
 8004638:	7821      	ldrb	r1, [r4, #0]
 800463a:	0030      	movs	r0, r6
 800463c:	f000 fa3e 	bl	8004abc <memchr>
 8004640:	1c62      	adds	r2, r4, #1
 8004642:	2800      	cmp	r0, #0
 8004644:	d120      	bne.n	8004688 <_svfiprintf_r+0xe4>
 8004646:	6829      	ldr	r1, [r5, #0]
 8004648:	06cb      	lsls	r3, r1, #27
 800464a:	d504      	bpl.n	8004656 <_svfiprintf_r+0xb2>
 800464c:	2353      	movs	r3, #83	; 0x53
 800464e:	ae02      	add	r6, sp, #8
 8004650:	3020      	adds	r0, #32
 8004652:	199b      	adds	r3, r3, r6
 8004654:	7018      	strb	r0, [r3, #0]
 8004656:	070b      	lsls	r3, r1, #28
 8004658:	d504      	bpl.n	8004664 <_svfiprintf_r+0xc0>
 800465a:	2353      	movs	r3, #83	; 0x53
 800465c:	202b      	movs	r0, #43	; 0x2b
 800465e:	ae02      	add	r6, sp, #8
 8004660:	199b      	adds	r3, r3, r6
 8004662:	7018      	strb	r0, [r3, #0]
 8004664:	7823      	ldrb	r3, [r4, #0]
 8004666:	2b2a      	cmp	r3, #42	; 0x2a
 8004668:	d016      	beq.n	8004698 <_svfiprintf_r+0xf4>
 800466a:	2000      	movs	r0, #0
 800466c:	210a      	movs	r1, #10
 800466e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004670:	7822      	ldrb	r2, [r4, #0]
 8004672:	3a30      	subs	r2, #48	; 0x30
 8004674:	2a09      	cmp	r2, #9
 8004676:	d955      	bls.n	8004724 <_svfiprintf_r+0x180>
 8004678:	2800      	cmp	r0, #0
 800467a:	d015      	beq.n	80046a8 <_svfiprintf_r+0x104>
 800467c:	9309      	str	r3, [sp, #36]	; 0x24
 800467e:	e013      	b.n	80046a8 <_svfiprintf_r+0x104>
 8004680:	2b25      	cmp	r3, #37	; 0x25
 8004682:	d0b5      	beq.n	80045f0 <_svfiprintf_r+0x4c>
 8004684:	3401      	adds	r4, #1
 8004686:	e7b0      	b.n	80045ea <_svfiprintf_r+0x46>
 8004688:	2301      	movs	r3, #1
 800468a:	1b80      	subs	r0, r0, r6
 800468c:	4083      	lsls	r3, r0
 800468e:	6829      	ldr	r1, [r5, #0]
 8004690:	0014      	movs	r4, r2
 8004692:	430b      	orrs	r3, r1
 8004694:	602b      	str	r3, [r5, #0]
 8004696:	e7cd      	b.n	8004634 <_svfiprintf_r+0x90>
 8004698:	9b05      	ldr	r3, [sp, #20]
 800469a:	1d18      	adds	r0, r3, #4
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	9005      	str	r0, [sp, #20]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	db39      	blt.n	8004718 <_svfiprintf_r+0x174>
 80046a4:	9309      	str	r3, [sp, #36]	; 0x24
 80046a6:	0014      	movs	r4, r2
 80046a8:	7823      	ldrb	r3, [r4, #0]
 80046aa:	2b2e      	cmp	r3, #46	; 0x2e
 80046ac:	d10b      	bne.n	80046c6 <_svfiprintf_r+0x122>
 80046ae:	7863      	ldrb	r3, [r4, #1]
 80046b0:	1c62      	adds	r2, r4, #1
 80046b2:	2b2a      	cmp	r3, #42	; 0x2a
 80046b4:	d13e      	bne.n	8004734 <_svfiprintf_r+0x190>
 80046b6:	9b05      	ldr	r3, [sp, #20]
 80046b8:	3402      	adds	r4, #2
 80046ba:	1d1a      	adds	r2, r3, #4
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	9205      	str	r2, [sp, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	db34      	blt.n	800472e <_svfiprintf_r+0x18a>
 80046c4:	9307      	str	r3, [sp, #28]
 80046c6:	4e35      	ldr	r6, [pc, #212]	; (800479c <_svfiprintf_r+0x1f8>)
 80046c8:	7821      	ldrb	r1, [r4, #0]
 80046ca:	2203      	movs	r2, #3
 80046cc:	0030      	movs	r0, r6
 80046ce:	f000 f9f5 	bl	8004abc <memchr>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d006      	beq.n	80046e4 <_svfiprintf_r+0x140>
 80046d6:	2340      	movs	r3, #64	; 0x40
 80046d8:	1b80      	subs	r0, r0, r6
 80046da:	4083      	lsls	r3, r0
 80046dc:	682a      	ldr	r2, [r5, #0]
 80046de:	3401      	adds	r4, #1
 80046e0:	4313      	orrs	r3, r2
 80046e2:	602b      	str	r3, [r5, #0]
 80046e4:	7821      	ldrb	r1, [r4, #0]
 80046e6:	2206      	movs	r2, #6
 80046e8:	482d      	ldr	r0, [pc, #180]	; (80047a0 <_svfiprintf_r+0x1fc>)
 80046ea:	1c66      	adds	r6, r4, #1
 80046ec:	7629      	strb	r1, [r5, #24]
 80046ee:	f000 f9e5 	bl	8004abc <memchr>
 80046f2:	2800      	cmp	r0, #0
 80046f4:	d046      	beq.n	8004784 <_svfiprintf_r+0x1e0>
 80046f6:	4b2b      	ldr	r3, [pc, #172]	; (80047a4 <_svfiprintf_r+0x200>)
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d12f      	bne.n	800475c <_svfiprintf_r+0x1b8>
 80046fc:	6829      	ldr	r1, [r5, #0]
 80046fe:	9b05      	ldr	r3, [sp, #20]
 8004700:	2207      	movs	r2, #7
 8004702:	05c9      	lsls	r1, r1, #23
 8004704:	d528      	bpl.n	8004758 <_svfiprintf_r+0x1b4>
 8004706:	189b      	adds	r3, r3, r2
 8004708:	4393      	bics	r3, r2
 800470a:	3308      	adds	r3, #8
 800470c:	9305      	str	r3, [sp, #20]
 800470e:	696b      	ldr	r3, [r5, #20]
 8004710:	9a03      	ldr	r2, [sp, #12]
 8004712:	189b      	adds	r3, r3, r2
 8004714:	616b      	str	r3, [r5, #20]
 8004716:	e767      	b.n	80045e8 <_svfiprintf_r+0x44>
 8004718:	425b      	negs	r3, r3
 800471a:	60eb      	str	r3, [r5, #12]
 800471c:	2302      	movs	r3, #2
 800471e:	430b      	orrs	r3, r1
 8004720:	602b      	str	r3, [r5, #0]
 8004722:	e7c0      	b.n	80046a6 <_svfiprintf_r+0x102>
 8004724:	434b      	muls	r3, r1
 8004726:	3401      	adds	r4, #1
 8004728:	189b      	adds	r3, r3, r2
 800472a:	2001      	movs	r0, #1
 800472c:	e7a0      	b.n	8004670 <_svfiprintf_r+0xcc>
 800472e:	2301      	movs	r3, #1
 8004730:	425b      	negs	r3, r3
 8004732:	e7c7      	b.n	80046c4 <_svfiprintf_r+0x120>
 8004734:	2300      	movs	r3, #0
 8004736:	0014      	movs	r4, r2
 8004738:	200a      	movs	r0, #10
 800473a:	001a      	movs	r2, r3
 800473c:	606b      	str	r3, [r5, #4]
 800473e:	7821      	ldrb	r1, [r4, #0]
 8004740:	3930      	subs	r1, #48	; 0x30
 8004742:	2909      	cmp	r1, #9
 8004744:	d903      	bls.n	800474e <_svfiprintf_r+0x1aa>
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0bd      	beq.n	80046c6 <_svfiprintf_r+0x122>
 800474a:	9207      	str	r2, [sp, #28]
 800474c:	e7bb      	b.n	80046c6 <_svfiprintf_r+0x122>
 800474e:	4342      	muls	r2, r0
 8004750:	3401      	adds	r4, #1
 8004752:	1852      	adds	r2, r2, r1
 8004754:	2301      	movs	r3, #1
 8004756:	e7f2      	b.n	800473e <_svfiprintf_r+0x19a>
 8004758:	3307      	adds	r3, #7
 800475a:	e7d5      	b.n	8004708 <_svfiprintf_r+0x164>
 800475c:	ab05      	add	r3, sp, #20
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	003a      	movs	r2, r7
 8004762:	4b11      	ldr	r3, [pc, #68]	; (80047a8 <_svfiprintf_r+0x204>)
 8004764:	0029      	movs	r1, r5
 8004766:	9802      	ldr	r0, [sp, #8]
 8004768:	e000      	b.n	800476c <_svfiprintf_r+0x1c8>
 800476a:	bf00      	nop
 800476c:	9003      	str	r0, [sp, #12]
 800476e:	9b03      	ldr	r3, [sp, #12]
 8004770:	3301      	adds	r3, #1
 8004772:	d1cc      	bne.n	800470e <_svfiprintf_r+0x16a>
 8004774:	89bb      	ldrh	r3, [r7, #12]
 8004776:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004778:	065b      	lsls	r3, r3, #25
 800477a:	d400      	bmi.n	800477e <_svfiprintf_r+0x1da>
 800477c:	e729      	b.n	80045d2 <_svfiprintf_r+0x2e>
 800477e:	2001      	movs	r0, #1
 8004780:	4240      	negs	r0, r0
 8004782:	e726      	b.n	80045d2 <_svfiprintf_r+0x2e>
 8004784:	ab05      	add	r3, sp, #20
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	003a      	movs	r2, r7
 800478a:	4b07      	ldr	r3, [pc, #28]	; (80047a8 <_svfiprintf_r+0x204>)
 800478c:	0029      	movs	r1, r5
 800478e:	9802      	ldr	r0, [sp, #8]
 8004790:	f000 f87a 	bl	8004888 <_printf_i>
 8004794:	e7ea      	b.n	800476c <_svfiprintf_r+0x1c8>
 8004796:	46c0      	nop			; (mov r8, r8)
 8004798:	08004ed7 	.word	0x08004ed7
 800479c:	08004edd 	.word	0x08004edd
 80047a0:	08004ee1 	.word	0x08004ee1
 80047a4:	00000000 	.word	0x00000000
 80047a8:	080044e1 	.word	0x080044e1

080047ac <_printf_common>:
 80047ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047ae:	0015      	movs	r5, r2
 80047b0:	9301      	str	r3, [sp, #4]
 80047b2:	688a      	ldr	r2, [r1, #8]
 80047b4:	690b      	ldr	r3, [r1, #16]
 80047b6:	9000      	str	r0, [sp, #0]
 80047b8:	000c      	movs	r4, r1
 80047ba:	4293      	cmp	r3, r2
 80047bc:	da00      	bge.n	80047c0 <_printf_common+0x14>
 80047be:	0013      	movs	r3, r2
 80047c0:	0022      	movs	r2, r4
 80047c2:	602b      	str	r3, [r5, #0]
 80047c4:	3243      	adds	r2, #67	; 0x43
 80047c6:	7812      	ldrb	r2, [r2, #0]
 80047c8:	2a00      	cmp	r2, #0
 80047ca:	d001      	beq.n	80047d0 <_printf_common+0x24>
 80047cc:	3301      	adds	r3, #1
 80047ce:	602b      	str	r3, [r5, #0]
 80047d0:	6823      	ldr	r3, [r4, #0]
 80047d2:	069b      	lsls	r3, r3, #26
 80047d4:	d502      	bpl.n	80047dc <_printf_common+0x30>
 80047d6:	682b      	ldr	r3, [r5, #0]
 80047d8:	3302      	adds	r3, #2
 80047da:	602b      	str	r3, [r5, #0]
 80047dc:	2706      	movs	r7, #6
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	401f      	ands	r7, r3
 80047e2:	d027      	beq.n	8004834 <_printf_common+0x88>
 80047e4:	0023      	movs	r3, r4
 80047e6:	3343      	adds	r3, #67	; 0x43
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	1e5a      	subs	r2, r3, #1
 80047ec:	4193      	sbcs	r3, r2
 80047ee:	6822      	ldr	r2, [r4, #0]
 80047f0:	0692      	lsls	r2, r2, #26
 80047f2:	d430      	bmi.n	8004856 <_printf_common+0xaa>
 80047f4:	0022      	movs	r2, r4
 80047f6:	9901      	ldr	r1, [sp, #4]
 80047f8:	3243      	adds	r2, #67	; 0x43
 80047fa:	9800      	ldr	r0, [sp, #0]
 80047fc:	9e08      	ldr	r6, [sp, #32]
 80047fe:	47b0      	blx	r6
 8004800:	1c43      	adds	r3, r0, #1
 8004802:	d025      	beq.n	8004850 <_printf_common+0xa4>
 8004804:	2306      	movs	r3, #6
 8004806:	6820      	ldr	r0, [r4, #0]
 8004808:	682a      	ldr	r2, [r5, #0]
 800480a:	68e1      	ldr	r1, [r4, #12]
 800480c:	4003      	ands	r3, r0
 800480e:	2500      	movs	r5, #0
 8004810:	2b04      	cmp	r3, #4
 8004812:	d103      	bne.n	800481c <_printf_common+0x70>
 8004814:	1a8d      	subs	r5, r1, r2
 8004816:	43eb      	mvns	r3, r5
 8004818:	17db      	asrs	r3, r3, #31
 800481a:	401d      	ands	r5, r3
 800481c:	68a3      	ldr	r3, [r4, #8]
 800481e:	6922      	ldr	r2, [r4, #16]
 8004820:	4293      	cmp	r3, r2
 8004822:	dd01      	ble.n	8004828 <_printf_common+0x7c>
 8004824:	1a9b      	subs	r3, r3, r2
 8004826:	18ed      	adds	r5, r5, r3
 8004828:	2700      	movs	r7, #0
 800482a:	42bd      	cmp	r5, r7
 800482c:	d120      	bne.n	8004870 <_printf_common+0xc4>
 800482e:	2000      	movs	r0, #0
 8004830:	e010      	b.n	8004854 <_printf_common+0xa8>
 8004832:	3701      	adds	r7, #1
 8004834:	68e3      	ldr	r3, [r4, #12]
 8004836:	682a      	ldr	r2, [r5, #0]
 8004838:	1a9b      	subs	r3, r3, r2
 800483a:	429f      	cmp	r7, r3
 800483c:	dad2      	bge.n	80047e4 <_printf_common+0x38>
 800483e:	0022      	movs	r2, r4
 8004840:	2301      	movs	r3, #1
 8004842:	3219      	adds	r2, #25
 8004844:	9901      	ldr	r1, [sp, #4]
 8004846:	9800      	ldr	r0, [sp, #0]
 8004848:	9e08      	ldr	r6, [sp, #32]
 800484a:	47b0      	blx	r6
 800484c:	1c43      	adds	r3, r0, #1
 800484e:	d1f0      	bne.n	8004832 <_printf_common+0x86>
 8004850:	2001      	movs	r0, #1
 8004852:	4240      	negs	r0, r0
 8004854:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004856:	2030      	movs	r0, #48	; 0x30
 8004858:	18e1      	adds	r1, r4, r3
 800485a:	3143      	adds	r1, #67	; 0x43
 800485c:	7008      	strb	r0, [r1, #0]
 800485e:	0021      	movs	r1, r4
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	3145      	adds	r1, #69	; 0x45
 8004864:	7809      	ldrb	r1, [r1, #0]
 8004866:	18a2      	adds	r2, r4, r2
 8004868:	3243      	adds	r2, #67	; 0x43
 800486a:	3302      	adds	r3, #2
 800486c:	7011      	strb	r1, [r2, #0]
 800486e:	e7c1      	b.n	80047f4 <_printf_common+0x48>
 8004870:	0022      	movs	r2, r4
 8004872:	2301      	movs	r3, #1
 8004874:	321a      	adds	r2, #26
 8004876:	9901      	ldr	r1, [sp, #4]
 8004878:	9800      	ldr	r0, [sp, #0]
 800487a:	9e08      	ldr	r6, [sp, #32]
 800487c:	47b0      	blx	r6
 800487e:	1c43      	adds	r3, r0, #1
 8004880:	d0e6      	beq.n	8004850 <_printf_common+0xa4>
 8004882:	3701      	adds	r7, #1
 8004884:	e7d1      	b.n	800482a <_printf_common+0x7e>
	...

08004888 <_printf_i>:
 8004888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800488a:	b08b      	sub	sp, #44	; 0x2c
 800488c:	9206      	str	r2, [sp, #24]
 800488e:	000a      	movs	r2, r1
 8004890:	3243      	adds	r2, #67	; 0x43
 8004892:	9307      	str	r3, [sp, #28]
 8004894:	9005      	str	r0, [sp, #20]
 8004896:	9204      	str	r2, [sp, #16]
 8004898:	7e0a      	ldrb	r2, [r1, #24]
 800489a:	000c      	movs	r4, r1
 800489c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800489e:	2a6e      	cmp	r2, #110	; 0x6e
 80048a0:	d100      	bne.n	80048a4 <_printf_i+0x1c>
 80048a2:	e08f      	b.n	80049c4 <_printf_i+0x13c>
 80048a4:	d817      	bhi.n	80048d6 <_printf_i+0x4e>
 80048a6:	2a63      	cmp	r2, #99	; 0x63
 80048a8:	d02c      	beq.n	8004904 <_printf_i+0x7c>
 80048aa:	d808      	bhi.n	80048be <_printf_i+0x36>
 80048ac:	2a00      	cmp	r2, #0
 80048ae:	d100      	bne.n	80048b2 <_printf_i+0x2a>
 80048b0:	e099      	b.n	80049e6 <_printf_i+0x15e>
 80048b2:	2a58      	cmp	r2, #88	; 0x58
 80048b4:	d054      	beq.n	8004960 <_printf_i+0xd8>
 80048b6:	0026      	movs	r6, r4
 80048b8:	3642      	adds	r6, #66	; 0x42
 80048ba:	7032      	strb	r2, [r6, #0]
 80048bc:	e029      	b.n	8004912 <_printf_i+0x8a>
 80048be:	2a64      	cmp	r2, #100	; 0x64
 80048c0:	d001      	beq.n	80048c6 <_printf_i+0x3e>
 80048c2:	2a69      	cmp	r2, #105	; 0x69
 80048c4:	d1f7      	bne.n	80048b6 <_printf_i+0x2e>
 80048c6:	6821      	ldr	r1, [r4, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	0608      	lsls	r0, r1, #24
 80048cc:	d523      	bpl.n	8004916 <_printf_i+0x8e>
 80048ce:	1d11      	adds	r1, r2, #4
 80048d0:	6019      	str	r1, [r3, #0]
 80048d2:	6815      	ldr	r5, [r2, #0]
 80048d4:	e025      	b.n	8004922 <_printf_i+0x9a>
 80048d6:	2a73      	cmp	r2, #115	; 0x73
 80048d8:	d100      	bne.n	80048dc <_printf_i+0x54>
 80048da:	e088      	b.n	80049ee <_printf_i+0x166>
 80048dc:	d808      	bhi.n	80048f0 <_printf_i+0x68>
 80048de:	2a6f      	cmp	r2, #111	; 0x6f
 80048e0:	d029      	beq.n	8004936 <_printf_i+0xae>
 80048e2:	2a70      	cmp	r2, #112	; 0x70
 80048e4:	d1e7      	bne.n	80048b6 <_printf_i+0x2e>
 80048e6:	2220      	movs	r2, #32
 80048e8:	6809      	ldr	r1, [r1, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	6022      	str	r2, [r4, #0]
 80048ee:	e003      	b.n	80048f8 <_printf_i+0x70>
 80048f0:	2a75      	cmp	r2, #117	; 0x75
 80048f2:	d020      	beq.n	8004936 <_printf_i+0xae>
 80048f4:	2a78      	cmp	r2, #120	; 0x78
 80048f6:	d1de      	bne.n	80048b6 <_printf_i+0x2e>
 80048f8:	0022      	movs	r2, r4
 80048fa:	2178      	movs	r1, #120	; 0x78
 80048fc:	3245      	adds	r2, #69	; 0x45
 80048fe:	7011      	strb	r1, [r2, #0]
 8004900:	4a6c      	ldr	r2, [pc, #432]	; (8004ab4 <_printf_i+0x22c>)
 8004902:	e030      	b.n	8004966 <_printf_i+0xde>
 8004904:	000e      	movs	r6, r1
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	3642      	adds	r6, #66	; 0x42
 800490a:	1d11      	adds	r1, r2, #4
 800490c:	6019      	str	r1, [r3, #0]
 800490e:	6813      	ldr	r3, [r2, #0]
 8004910:	7033      	strb	r3, [r6, #0]
 8004912:	2301      	movs	r3, #1
 8004914:	e079      	b.n	8004a0a <_printf_i+0x182>
 8004916:	0649      	lsls	r1, r1, #25
 8004918:	d5d9      	bpl.n	80048ce <_printf_i+0x46>
 800491a:	1d11      	adds	r1, r2, #4
 800491c:	6019      	str	r1, [r3, #0]
 800491e:	2300      	movs	r3, #0
 8004920:	5ed5      	ldrsh	r5, [r2, r3]
 8004922:	2d00      	cmp	r5, #0
 8004924:	da03      	bge.n	800492e <_printf_i+0xa6>
 8004926:	232d      	movs	r3, #45	; 0x2d
 8004928:	9a04      	ldr	r2, [sp, #16]
 800492a:	426d      	negs	r5, r5
 800492c:	7013      	strb	r3, [r2, #0]
 800492e:	4b62      	ldr	r3, [pc, #392]	; (8004ab8 <_printf_i+0x230>)
 8004930:	270a      	movs	r7, #10
 8004932:	9303      	str	r3, [sp, #12]
 8004934:	e02f      	b.n	8004996 <_printf_i+0x10e>
 8004936:	6820      	ldr	r0, [r4, #0]
 8004938:	6819      	ldr	r1, [r3, #0]
 800493a:	0605      	lsls	r5, r0, #24
 800493c:	d503      	bpl.n	8004946 <_printf_i+0xbe>
 800493e:	1d08      	adds	r0, r1, #4
 8004940:	6018      	str	r0, [r3, #0]
 8004942:	680d      	ldr	r5, [r1, #0]
 8004944:	e005      	b.n	8004952 <_printf_i+0xca>
 8004946:	0640      	lsls	r0, r0, #25
 8004948:	d5f9      	bpl.n	800493e <_printf_i+0xb6>
 800494a:	680d      	ldr	r5, [r1, #0]
 800494c:	1d08      	adds	r0, r1, #4
 800494e:	6018      	str	r0, [r3, #0]
 8004950:	b2ad      	uxth	r5, r5
 8004952:	4b59      	ldr	r3, [pc, #356]	; (8004ab8 <_printf_i+0x230>)
 8004954:	2708      	movs	r7, #8
 8004956:	9303      	str	r3, [sp, #12]
 8004958:	2a6f      	cmp	r2, #111	; 0x6f
 800495a:	d018      	beq.n	800498e <_printf_i+0x106>
 800495c:	270a      	movs	r7, #10
 800495e:	e016      	b.n	800498e <_printf_i+0x106>
 8004960:	3145      	adds	r1, #69	; 0x45
 8004962:	700a      	strb	r2, [r1, #0]
 8004964:	4a54      	ldr	r2, [pc, #336]	; (8004ab8 <_printf_i+0x230>)
 8004966:	9203      	str	r2, [sp, #12]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	6821      	ldr	r1, [r4, #0]
 800496c:	1d10      	adds	r0, r2, #4
 800496e:	6018      	str	r0, [r3, #0]
 8004970:	6815      	ldr	r5, [r2, #0]
 8004972:	0608      	lsls	r0, r1, #24
 8004974:	d522      	bpl.n	80049bc <_printf_i+0x134>
 8004976:	07cb      	lsls	r3, r1, #31
 8004978:	d502      	bpl.n	8004980 <_printf_i+0xf8>
 800497a:	2320      	movs	r3, #32
 800497c:	4319      	orrs	r1, r3
 800497e:	6021      	str	r1, [r4, #0]
 8004980:	2710      	movs	r7, #16
 8004982:	2d00      	cmp	r5, #0
 8004984:	d103      	bne.n	800498e <_printf_i+0x106>
 8004986:	2320      	movs	r3, #32
 8004988:	6822      	ldr	r2, [r4, #0]
 800498a:	439a      	bics	r2, r3
 800498c:	6022      	str	r2, [r4, #0]
 800498e:	0023      	movs	r3, r4
 8004990:	2200      	movs	r2, #0
 8004992:	3343      	adds	r3, #67	; 0x43
 8004994:	701a      	strb	r2, [r3, #0]
 8004996:	6863      	ldr	r3, [r4, #4]
 8004998:	60a3      	str	r3, [r4, #8]
 800499a:	2b00      	cmp	r3, #0
 800499c:	db5c      	blt.n	8004a58 <_printf_i+0x1d0>
 800499e:	2204      	movs	r2, #4
 80049a0:	6821      	ldr	r1, [r4, #0]
 80049a2:	4391      	bics	r1, r2
 80049a4:	6021      	str	r1, [r4, #0]
 80049a6:	2d00      	cmp	r5, #0
 80049a8:	d158      	bne.n	8004a5c <_printf_i+0x1d4>
 80049aa:	9e04      	ldr	r6, [sp, #16]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d064      	beq.n	8004a7a <_printf_i+0x1f2>
 80049b0:	0026      	movs	r6, r4
 80049b2:	9b03      	ldr	r3, [sp, #12]
 80049b4:	3642      	adds	r6, #66	; 0x42
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	7033      	strb	r3, [r6, #0]
 80049ba:	e05e      	b.n	8004a7a <_printf_i+0x1f2>
 80049bc:	0648      	lsls	r0, r1, #25
 80049be:	d5da      	bpl.n	8004976 <_printf_i+0xee>
 80049c0:	b2ad      	uxth	r5, r5
 80049c2:	e7d8      	b.n	8004976 <_printf_i+0xee>
 80049c4:	6809      	ldr	r1, [r1, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	0608      	lsls	r0, r1, #24
 80049ca:	d505      	bpl.n	80049d8 <_printf_i+0x150>
 80049cc:	1d11      	adds	r1, r2, #4
 80049ce:	6019      	str	r1, [r3, #0]
 80049d0:	6813      	ldr	r3, [r2, #0]
 80049d2:	6962      	ldr	r2, [r4, #20]
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	e006      	b.n	80049e6 <_printf_i+0x15e>
 80049d8:	0649      	lsls	r1, r1, #25
 80049da:	d5f7      	bpl.n	80049cc <_printf_i+0x144>
 80049dc:	1d11      	adds	r1, r2, #4
 80049de:	6019      	str	r1, [r3, #0]
 80049e0:	6813      	ldr	r3, [r2, #0]
 80049e2:	8aa2      	ldrh	r2, [r4, #20]
 80049e4:	801a      	strh	r2, [r3, #0]
 80049e6:	2300      	movs	r3, #0
 80049e8:	9e04      	ldr	r6, [sp, #16]
 80049ea:	6123      	str	r3, [r4, #16]
 80049ec:	e054      	b.n	8004a98 <_printf_i+0x210>
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	1d11      	adds	r1, r2, #4
 80049f2:	6019      	str	r1, [r3, #0]
 80049f4:	6816      	ldr	r6, [r2, #0]
 80049f6:	2100      	movs	r1, #0
 80049f8:	6862      	ldr	r2, [r4, #4]
 80049fa:	0030      	movs	r0, r6
 80049fc:	f000 f85e 	bl	8004abc <memchr>
 8004a00:	2800      	cmp	r0, #0
 8004a02:	d001      	beq.n	8004a08 <_printf_i+0x180>
 8004a04:	1b80      	subs	r0, r0, r6
 8004a06:	6060      	str	r0, [r4, #4]
 8004a08:	6863      	ldr	r3, [r4, #4]
 8004a0a:	6123      	str	r3, [r4, #16]
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	9a04      	ldr	r2, [sp, #16]
 8004a10:	7013      	strb	r3, [r2, #0]
 8004a12:	e041      	b.n	8004a98 <_printf_i+0x210>
 8004a14:	6923      	ldr	r3, [r4, #16]
 8004a16:	0032      	movs	r2, r6
 8004a18:	9906      	ldr	r1, [sp, #24]
 8004a1a:	9805      	ldr	r0, [sp, #20]
 8004a1c:	9d07      	ldr	r5, [sp, #28]
 8004a1e:	47a8      	blx	r5
 8004a20:	1c43      	adds	r3, r0, #1
 8004a22:	d043      	beq.n	8004aac <_printf_i+0x224>
 8004a24:	6823      	ldr	r3, [r4, #0]
 8004a26:	2500      	movs	r5, #0
 8004a28:	079b      	lsls	r3, r3, #30
 8004a2a:	d40f      	bmi.n	8004a4c <_printf_i+0x1c4>
 8004a2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a2e:	68e0      	ldr	r0, [r4, #12]
 8004a30:	4298      	cmp	r0, r3
 8004a32:	da3d      	bge.n	8004ab0 <_printf_i+0x228>
 8004a34:	0018      	movs	r0, r3
 8004a36:	e03b      	b.n	8004ab0 <_printf_i+0x228>
 8004a38:	0022      	movs	r2, r4
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	3219      	adds	r2, #25
 8004a3e:	9906      	ldr	r1, [sp, #24]
 8004a40:	9805      	ldr	r0, [sp, #20]
 8004a42:	9e07      	ldr	r6, [sp, #28]
 8004a44:	47b0      	blx	r6
 8004a46:	1c43      	adds	r3, r0, #1
 8004a48:	d030      	beq.n	8004aac <_printf_i+0x224>
 8004a4a:	3501      	adds	r5, #1
 8004a4c:	68e3      	ldr	r3, [r4, #12]
 8004a4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	429d      	cmp	r5, r3
 8004a54:	dbf0      	blt.n	8004a38 <_printf_i+0x1b0>
 8004a56:	e7e9      	b.n	8004a2c <_printf_i+0x1a4>
 8004a58:	2d00      	cmp	r5, #0
 8004a5a:	d0a9      	beq.n	80049b0 <_printf_i+0x128>
 8004a5c:	9e04      	ldr	r6, [sp, #16]
 8004a5e:	0028      	movs	r0, r5
 8004a60:	0039      	movs	r1, r7
 8004a62:	f7fb fbeb 	bl	800023c <__aeabi_uidivmod>
 8004a66:	9b03      	ldr	r3, [sp, #12]
 8004a68:	3e01      	subs	r6, #1
 8004a6a:	5c5b      	ldrb	r3, [r3, r1]
 8004a6c:	0028      	movs	r0, r5
 8004a6e:	7033      	strb	r3, [r6, #0]
 8004a70:	0039      	movs	r1, r7
 8004a72:	f7fb fb5d 	bl	8000130 <__udivsi3>
 8004a76:	1e05      	subs	r5, r0, #0
 8004a78:	d1f1      	bne.n	8004a5e <_printf_i+0x1d6>
 8004a7a:	2f08      	cmp	r7, #8
 8004a7c:	d109      	bne.n	8004a92 <_printf_i+0x20a>
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	07db      	lsls	r3, r3, #31
 8004a82:	d506      	bpl.n	8004a92 <_printf_i+0x20a>
 8004a84:	6863      	ldr	r3, [r4, #4]
 8004a86:	6922      	ldr	r2, [r4, #16]
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	dc02      	bgt.n	8004a92 <_printf_i+0x20a>
 8004a8c:	2330      	movs	r3, #48	; 0x30
 8004a8e:	3e01      	subs	r6, #1
 8004a90:	7033      	strb	r3, [r6, #0]
 8004a92:	9b04      	ldr	r3, [sp, #16]
 8004a94:	1b9b      	subs	r3, r3, r6
 8004a96:	6123      	str	r3, [r4, #16]
 8004a98:	9b07      	ldr	r3, [sp, #28]
 8004a9a:	aa09      	add	r2, sp, #36	; 0x24
 8004a9c:	9300      	str	r3, [sp, #0]
 8004a9e:	0021      	movs	r1, r4
 8004aa0:	9b06      	ldr	r3, [sp, #24]
 8004aa2:	9805      	ldr	r0, [sp, #20]
 8004aa4:	f7ff fe82 	bl	80047ac <_printf_common>
 8004aa8:	1c43      	adds	r3, r0, #1
 8004aaa:	d1b3      	bne.n	8004a14 <_printf_i+0x18c>
 8004aac:	2001      	movs	r0, #1
 8004aae:	4240      	negs	r0, r0
 8004ab0:	b00b      	add	sp, #44	; 0x2c
 8004ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ab4:	08004ef9 	.word	0x08004ef9
 8004ab8:	08004ee8 	.word	0x08004ee8

08004abc <memchr>:
 8004abc:	b2c9      	uxtb	r1, r1
 8004abe:	1882      	adds	r2, r0, r2
 8004ac0:	4290      	cmp	r0, r2
 8004ac2:	d101      	bne.n	8004ac8 <memchr+0xc>
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	4770      	bx	lr
 8004ac8:	7803      	ldrb	r3, [r0, #0]
 8004aca:	428b      	cmp	r3, r1
 8004acc:	d0fb      	beq.n	8004ac6 <memchr+0xa>
 8004ace:	3001      	adds	r0, #1
 8004ad0:	e7f6      	b.n	8004ac0 <memchr+0x4>

08004ad2 <memmove>:
 8004ad2:	b510      	push	{r4, lr}
 8004ad4:	4288      	cmp	r0, r1
 8004ad6:	d902      	bls.n	8004ade <memmove+0xc>
 8004ad8:	188b      	adds	r3, r1, r2
 8004ada:	4298      	cmp	r0, r3
 8004adc:	d308      	bcc.n	8004af0 <memmove+0x1e>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d007      	beq.n	8004af4 <memmove+0x22>
 8004ae4:	5ccc      	ldrb	r4, [r1, r3]
 8004ae6:	54c4      	strb	r4, [r0, r3]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	e7f9      	b.n	8004ae0 <memmove+0xe>
 8004aec:	5c8b      	ldrb	r3, [r1, r2]
 8004aee:	5483      	strb	r3, [r0, r2]
 8004af0:	3a01      	subs	r2, #1
 8004af2:	d2fb      	bcs.n	8004aec <memmove+0x1a>
 8004af4:	bd10      	pop	{r4, pc}
	...

08004af8 <_free_r>:
 8004af8:	b570      	push	{r4, r5, r6, lr}
 8004afa:	0005      	movs	r5, r0
 8004afc:	2900      	cmp	r1, #0
 8004afe:	d010      	beq.n	8004b22 <_free_r+0x2a>
 8004b00:	1f0c      	subs	r4, r1, #4
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	da00      	bge.n	8004b0a <_free_r+0x12>
 8004b08:	18e4      	adds	r4, r4, r3
 8004b0a:	0028      	movs	r0, r5
 8004b0c:	f000 f8d4 	bl	8004cb8 <__malloc_lock>
 8004b10:	4a1d      	ldr	r2, [pc, #116]	; (8004b88 <_free_r+0x90>)
 8004b12:	6813      	ldr	r3, [r2, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d105      	bne.n	8004b24 <_free_r+0x2c>
 8004b18:	6063      	str	r3, [r4, #4]
 8004b1a:	6014      	str	r4, [r2, #0]
 8004b1c:	0028      	movs	r0, r5
 8004b1e:	f000 f8cc 	bl	8004cba <__malloc_unlock>
 8004b22:	bd70      	pop	{r4, r5, r6, pc}
 8004b24:	42a3      	cmp	r3, r4
 8004b26:	d909      	bls.n	8004b3c <_free_r+0x44>
 8004b28:	6821      	ldr	r1, [r4, #0]
 8004b2a:	1860      	adds	r0, r4, r1
 8004b2c:	4283      	cmp	r3, r0
 8004b2e:	d1f3      	bne.n	8004b18 <_free_r+0x20>
 8004b30:	6818      	ldr	r0, [r3, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	1841      	adds	r1, r0, r1
 8004b36:	6021      	str	r1, [r4, #0]
 8004b38:	e7ee      	b.n	8004b18 <_free_r+0x20>
 8004b3a:	0013      	movs	r3, r2
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	2a00      	cmp	r2, #0
 8004b40:	d001      	beq.n	8004b46 <_free_r+0x4e>
 8004b42:	42a2      	cmp	r2, r4
 8004b44:	d9f9      	bls.n	8004b3a <_free_r+0x42>
 8004b46:	6819      	ldr	r1, [r3, #0]
 8004b48:	1858      	adds	r0, r3, r1
 8004b4a:	42a0      	cmp	r0, r4
 8004b4c:	d10b      	bne.n	8004b66 <_free_r+0x6e>
 8004b4e:	6820      	ldr	r0, [r4, #0]
 8004b50:	1809      	adds	r1, r1, r0
 8004b52:	1858      	adds	r0, r3, r1
 8004b54:	6019      	str	r1, [r3, #0]
 8004b56:	4282      	cmp	r2, r0
 8004b58:	d1e0      	bne.n	8004b1c <_free_r+0x24>
 8004b5a:	6810      	ldr	r0, [r2, #0]
 8004b5c:	6852      	ldr	r2, [r2, #4]
 8004b5e:	1841      	adds	r1, r0, r1
 8004b60:	6019      	str	r1, [r3, #0]
 8004b62:	605a      	str	r2, [r3, #4]
 8004b64:	e7da      	b.n	8004b1c <_free_r+0x24>
 8004b66:	42a0      	cmp	r0, r4
 8004b68:	d902      	bls.n	8004b70 <_free_r+0x78>
 8004b6a:	230c      	movs	r3, #12
 8004b6c:	602b      	str	r3, [r5, #0]
 8004b6e:	e7d5      	b.n	8004b1c <_free_r+0x24>
 8004b70:	6821      	ldr	r1, [r4, #0]
 8004b72:	1860      	adds	r0, r4, r1
 8004b74:	4282      	cmp	r2, r0
 8004b76:	d103      	bne.n	8004b80 <_free_r+0x88>
 8004b78:	6810      	ldr	r0, [r2, #0]
 8004b7a:	6852      	ldr	r2, [r2, #4]
 8004b7c:	1841      	adds	r1, r0, r1
 8004b7e:	6021      	str	r1, [r4, #0]
 8004b80:	6062      	str	r2, [r4, #4]
 8004b82:	605c      	str	r4, [r3, #4]
 8004b84:	e7ca      	b.n	8004b1c <_free_r+0x24>
 8004b86:	46c0      	nop			; (mov r8, r8)
 8004b88:	20001170 	.word	0x20001170

08004b8c <_malloc_r>:
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	b570      	push	{r4, r5, r6, lr}
 8004b90:	1ccd      	adds	r5, r1, #3
 8004b92:	439d      	bics	r5, r3
 8004b94:	3508      	adds	r5, #8
 8004b96:	0006      	movs	r6, r0
 8004b98:	2d0c      	cmp	r5, #12
 8004b9a:	d21e      	bcs.n	8004bda <_malloc_r+0x4e>
 8004b9c:	250c      	movs	r5, #12
 8004b9e:	42a9      	cmp	r1, r5
 8004ba0:	d81d      	bhi.n	8004bde <_malloc_r+0x52>
 8004ba2:	0030      	movs	r0, r6
 8004ba4:	f000 f888 	bl	8004cb8 <__malloc_lock>
 8004ba8:	4a25      	ldr	r2, [pc, #148]	; (8004c40 <_malloc_r+0xb4>)
 8004baa:	6814      	ldr	r4, [r2, #0]
 8004bac:	0021      	movs	r1, r4
 8004bae:	2900      	cmp	r1, #0
 8004bb0:	d119      	bne.n	8004be6 <_malloc_r+0x5a>
 8004bb2:	4c24      	ldr	r4, [pc, #144]	; (8004c44 <_malloc_r+0xb8>)
 8004bb4:	6823      	ldr	r3, [r4, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d103      	bne.n	8004bc2 <_malloc_r+0x36>
 8004bba:	0030      	movs	r0, r6
 8004bbc:	f000 f86a 	bl	8004c94 <_sbrk_r>
 8004bc0:	6020      	str	r0, [r4, #0]
 8004bc2:	0029      	movs	r1, r5
 8004bc4:	0030      	movs	r0, r6
 8004bc6:	f000 f865 	bl	8004c94 <_sbrk_r>
 8004bca:	1c43      	adds	r3, r0, #1
 8004bcc:	d12c      	bne.n	8004c28 <_malloc_r+0x9c>
 8004bce:	230c      	movs	r3, #12
 8004bd0:	0030      	movs	r0, r6
 8004bd2:	6033      	str	r3, [r6, #0]
 8004bd4:	f000 f871 	bl	8004cba <__malloc_unlock>
 8004bd8:	e003      	b.n	8004be2 <_malloc_r+0x56>
 8004bda:	2d00      	cmp	r5, #0
 8004bdc:	dadf      	bge.n	8004b9e <_malloc_r+0x12>
 8004bde:	230c      	movs	r3, #12
 8004be0:	6033      	str	r3, [r6, #0]
 8004be2:	2000      	movs	r0, #0
 8004be4:	bd70      	pop	{r4, r5, r6, pc}
 8004be6:	680b      	ldr	r3, [r1, #0]
 8004be8:	1b5b      	subs	r3, r3, r5
 8004bea:	d41a      	bmi.n	8004c22 <_malloc_r+0x96>
 8004bec:	2b0b      	cmp	r3, #11
 8004bee:	d903      	bls.n	8004bf8 <_malloc_r+0x6c>
 8004bf0:	600b      	str	r3, [r1, #0]
 8004bf2:	18cc      	adds	r4, r1, r3
 8004bf4:	6025      	str	r5, [r4, #0]
 8004bf6:	e003      	b.n	8004c00 <_malloc_r+0x74>
 8004bf8:	428c      	cmp	r4, r1
 8004bfa:	d10e      	bne.n	8004c1a <_malloc_r+0x8e>
 8004bfc:	6863      	ldr	r3, [r4, #4]
 8004bfe:	6013      	str	r3, [r2, #0]
 8004c00:	0030      	movs	r0, r6
 8004c02:	f000 f85a 	bl	8004cba <__malloc_unlock>
 8004c06:	0020      	movs	r0, r4
 8004c08:	2207      	movs	r2, #7
 8004c0a:	300b      	adds	r0, #11
 8004c0c:	1d23      	adds	r3, r4, #4
 8004c0e:	4390      	bics	r0, r2
 8004c10:	1ac3      	subs	r3, r0, r3
 8004c12:	d0e7      	beq.n	8004be4 <_malloc_r+0x58>
 8004c14:	425a      	negs	r2, r3
 8004c16:	50e2      	str	r2, [r4, r3]
 8004c18:	e7e4      	b.n	8004be4 <_malloc_r+0x58>
 8004c1a:	684b      	ldr	r3, [r1, #4]
 8004c1c:	6063      	str	r3, [r4, #4]
 8004c1e:	000c      	movs	r4, r1
 8004c20:	e7ee      	b.n	8004c00 <_malloc_r+0x74>
 8004c22:	000c      	movs	r4, r1
 8004c24:	6849      	ldr	r1, [r1, #4]
 8004c26:	e7c2      	b.n	8004bae <_malloc_r+0x22>
 8004c28:	2303      	movs	r3, #3
 8004c2a:	1cc4      	adds	r4, r0, #3
 8004c2c:	439c      	bics	r4, r3
 8004c2e:	42a0      	cmp	r0, r4
 8004c30:	d0e0      	beq.n	8004bf4 <_malloc_r+0x68>
 8004c32:	1a21      	subs	r1, r4, r0
 8004c34:	0030      	movs	r0, r6
 8004c36:	f000 f82d 	bl	8004c94 <_sbrk_r>
 8004c3a:	1c43      	adds	r3, r0, #1
 8004c3c:	d1da      	bne.n	8004bf4 <_malloc_r+0x68>
 8004c3e:	e7c6      	b.n	8004bce <_malloc_r+0x42>
 8004c40:	20001170 	.word	0x20001170
 8004c44:	20001174 	.word	0x20001174

08004c48 <_realloc_r>:
 8004c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c4a:	0007      	movs	r7, r0
 8004c4c:	000d      	movs	r5, r1
 8004c4e:	0016      	movs	r6, r2
 8004c50:	2900      	cmp	r1, #0
 8004c52:	d105      	bne.n	8004c60 <_realloc_r+0x18>
 8004c54:	0011      	movs	r1, r2
 8004c56:	f7ff ff99 	bl	8004b8c <_malloc_r>
 8004c5a:	0004      	movs	r4, r0
 8004c5c:	0020      	movs	r0, r4
 8004c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c60:	2a00      	cmp	r2, #0
 8004c62:	d103      	bne.n	8004c6c <_realloc_r+0x24>
 8004c64:	f7ff ff48 	bl	8004af8 <_free_r>
 8004c68:	0034      	movs	r4, r6
 8004c6a:	e7f7      	b.n	8004c5c <_realloc_r+0x14>
 8004c6c:	f000 f826 	bl	8004cbc <_malloc_usable_size_r>
 8004c70:	002c      	movs	r4, r5
 8004c72:	4286      	cmp	r6, r0
 8004c74:	d9f2      	bls.n	8004c5c <_realloc_r+0x14>
 8004c76:	0031      	movs	r1, r6
 8004c78:	0038      	movs	r0, r7
 8004c7a:	f7ff ff87 	bl	8004b8c <_malloc_r>
 8004c7e:	1e04      	subs	r4, r0, #0
 8004c80:	d0ec      	beq.n	8004c5c <_realloc_r+0x14>
 8004c82:	0029      	movs	r1, r5
 8004c84:	0032      	movs	r2, r6
 8004c86:	f7ff fbdf 	bl	8004448 <memcpy>
 8004c8a:	0029      	movs	r1, r5
 8004c8c:	0038      	movs	r0, r7
 8004c8e:	f7ff ff33 	bl	8004af8 <_free_r>
 8004c92:	e7e3      	b.n	8004c5c <_realloc_r+0x14>

08004c94 <_sbrk_r>:
 8004c94:	2300      	movs	r3, #0
 8004c96:	b570      	push	{r4, r5, r6, lr}
 8004c98:	4c06      	ldr	r4, [pc, #24]	; (8004cb4 <_sbrk_r+0x20>)
 8004c9a:	0005      	movs	r5, r0
 8004c9c:	0008      	movs	r0, r1
 8004c9e:	6023      	str	r3, [r4, #0]
 8004ca0:	f7fb fe1a 	bl	80008d8 <_sbrk>
 8004ca4:	1c43      	adds	r3, r0, #1
 8004ca6:	d103      	bne.n	8004cb0 <_sbrk_r+0x1c>
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d000      	beq.n	8004cb0 <_sbrk_r+0x1c>
 8004cae:	602b      	str	r3, [r5, #0]
 8004cb0:	bd70      	pop	{r4, r5, r6, pc}
 8004cb2:	46c0      	nop			; (mov r8, r8)
 8004cb4:	20002108 	.word	0x20002108

08004cb8 <__malloc_lock>:
 8004cb8:	4770      	bx	lr

08004cba <__malloc_unlock>:
 8004cba:	4770      	bx	lr

08004cbc <_malloc_usable_size_r>:
 8004cbc:	1f0b      	subs	r3, r1, #4
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	1f18      	subs	r0, r3, #4
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	da01      	bge.n	8004cca <_malloc_usable_size_r+0xe>
 8004cc6:	580b      	ldr	r3, [r1, r0]
 8004cc8:	18c0      	adds	r0, r0, r3
 8004cca:	4770      	bx	lr

08004ccc <_init>:
 8004ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cce:	46c0      	nop			; (mov r8, r8)
 8004cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cd2:	bc08      	pop	{r3}
 8004cd4:	469e      	mov	lr, r3
 8004cd6:	4770      	bx	lr

08004cd8 <_fini>:
 8004cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cda:	46c0      	nop			; (mov r8, r8)
 8004cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cde:	bc08      	pop	{r3}
 8004ce0:	469e      	mov	lr, r3
 8004ce2:	4770      	bx	lr
