#ifndef PANEL_AC094_P_3_A0004_H
#define PANEL_AC094_P_3_A0004_H

#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

#define MODE_NUM	4

#define SDC_AUTO_MIN_FPS_CMD_OFFSET 2
#define SDC_MANUAL_MIN_FPS_CMD_OFFSET 2
#define SDC_AUTO_MIN_FPS_CMD_HIGH_OFFSET 4
#define SDC_MANUAL_MIN_FPS_CMD_HIGH_OFFSET 4
#define SDC_MIN_FPS_CMD_SIZE 2

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
	FHD_OPLUS120 = 3,
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */
/* --------------- timing@fhd_sdc_60 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc60_sv1[] = {
	/*60hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x01,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x01,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc60_sv2[] = {
	/*60hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x01,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x01,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x01}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD,  5, {0x80,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x81,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x82,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x83,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x84,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x85,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x86,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table dsi_on_cmd_sdc60_sv1[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 2,  {0x9D,0x2F}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDD,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x49,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x75,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},

	{REGFLAG_DELAY, 120, {}},
	/*60hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x01,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x01,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60_sv2[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xED,0xCD,0xE0,0x61,0x20,0x80,0x90}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xD0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 12,  {0xE6,0x0E,0x3A,0x83,0x03,0x09,0x83,0xFC,0x03,0xFC,0xC3,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1C}},
	{REGFLAG_CMD, 2,  {0xD5,0x7F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x12}},
	{REGFLAG_CMD, 4,  {0x8A,0x03,0xFF,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 11, {0x90,0x03,0x06,0x07,0x09,0x0A,0x03,0x06,0x07,0x09,0x0A}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 2,  {0xA3,0x00}},
	{REGFLAG_CMD, 9, {0x8C,0xFC,0x20,0x13,0x11,0x07,0x0C,0x04,0x0A}},
	{REGFLAG_CMD, 9, {0x8D,0xEF,0xFF,0xFF,0x01,0x0A,0x0A,0x09,0x09}},
	{REGFLAG_CMD, 7,  {0x91,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x92,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x93,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0x8C,0x69,0x46,0x22,0xDE,0xBA,0x97,0x74,0xF0,0x30,0x18,0x0A,0x0A,0xF6,0xF6,0xDB,0xD0}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0x80,0x60,0x3F,0x1F,0xE1,0xC1,0xA0,0x80,0xF0,0x30,0x20,0x14,0x0C,0xF4,0xF4,0xE3,0xD0}},
	{REGFLAG_CMD, 19, {0x82,0xF0,0x9A,0x73,0x4D,0x25,0xDB,0xB3,0x8D,0x66,0xF0,0x2C,0x20,0x18,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x83,0xF0,0x96,0x70,0x4A,0x24,0xDC,0xB6,0x90,0x6A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x84,0xF0,0x86,0x64,0x42,0x20,0xE0,0xBE,0x9C,0x7A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x85,0xF0,0x77,0x59,0x3B,0x1C,0xE4,0xC5,0xA7,0x89,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0x8C,0x69,0x46,0x22,0xDE,0xBA,0x97,0x74,0xF0,0x30,0x18,0x0A,0x0A,0xF6,0xF6,0xDB,0xD0}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0x80,0x60,0x3F,0x1F,0xE1,0xC1,0xA0,0x80,0xF0,0x30,0x20,0x14,0x0C,0xF4,0xF4,0xE3,0xD0}},
	{REGFLAG_CMD, 19, {0x88,0xF0,0x9A,0x73,0x4D,0x25,0xDB,0xB3,0x8D,0x66,0xF0,0x2C,0x20,0x18,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x89,0xF0,0x96,0x70,0x4A,0x24,0xDC,0xB6,0x90,0x6A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x8A,0xF0,0x86,0x64,0x42,0x20,0xE0,0xBE,0x9C,0x7A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x8B,0xF0,0x77,0x59,0x3B,0x1C,0xE4,0xC5,0xA7,0x89,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 9,  {0x8F,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 7,  {0x8E,0x02,0x00,0x08,0x00,0x0E,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x80}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDD,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x49,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x75,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},

	{REGFLAG_DELAY, 120, {}},
	/*60hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x01,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x01,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x01}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD,  5, {0x80,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x81,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x82,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x83,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x84,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x85,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x86,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* --------------- timing@fhd_sdc_90 --------------- */
struct LCM_setting_table timing_switch_cmd_sdc90_sv1[] = {
	/*90hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x14}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc90_sv2[] = {
	/*90hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x14}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x01}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD,  5, {0x80,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x81,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x82,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x83,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x84,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x85,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  6, {0x86,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x87,0x00,0x01,0x95,0x18}},
	{REGFLAG_CMD,  5, {0x88,0x00,0x02,0x85,0x18}},
	{REGFLAG_CMD,  5, {0x89,0x00,0x03,0x00,0x18}},
	{REGFLAG_CMD,  5, {0x8A,0x00,0x03,0x30,0x18}},
	{REGFLAG_CMD,  5, {0x8B,0x00,0x03,0x30,0x18}},
	{REGFLAG_CMD,  5, {0x8C,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  6, {0x8D,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x8E,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x8F,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x90,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x91,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x92,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x93,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x94,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x95,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x96,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x97,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x98,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table dsi_on_cmd_sdc90_sv1[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 2,  {0x9D,0x2F}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDD,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x49,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x75,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},

	{REGFLAG_DELAY, 120, {}},
	/*90hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x14}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90_sv2[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xED,0xCD,0xE0,0x61,0x20,0x80,0x90}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xD0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 12,  {0xE6,0x0E,0x3A,0x83,0x03,0x09,0x83,0xFC,0x03,0xFC,0xC3,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1C}},
	{REGFLAG_CMD, 2,  {0xD5,0x7F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x12}},
	{REGFLAG_CMD, 4,  {0x8A,0x03,0xFF,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 11, {0x90,0x03,0x06,0x07,0x09,0x0A,0x03,0x06,0x07,0x09,0x0A}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 2,  {0xA3,0x00}},
	{REGFLAG_CMD, 9, {0x8C,0xFC,0x20,0x13,0x11,0x07,0x0C,0x04,0x0A}},
	{REGFLAG_CMD, 9, {0x8D,0xEF,0xFF,0xFF,0x01,0x0A,0x0A,0x09,0x09}},
	{REGFLAG_CMD, 7,  {0x91,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x92,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x93,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0x8C,0x69,0x46,0x22,0xDE,0xBA,0x97,0x74,0xF0,0x30,0x18,0x0A,0x0A,0xF6,0xF6,0xDB,0xD0}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0x80,0x60,0x3F,0x1F,0xE1,0xC1,0xA0,0x80,0xF0,0x30,0x20,0x14,0x0C,0xF4,0xF4,0xE3,0xD0}},
	{REGFLAG_CMD, 19, {0x82,0xF0,0x9A,0x73,0x4D,0x25,0xDB,0xB3,0x8D,0x66,0xF0,0x2C,0x20,0x18,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x83,0xF0,0x96,0x70,0x4A,0x24,0xDC,0xB6,0x90,0x6A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x84,0xF0,0x86,0x64,0x42,0x20,0xE0,0xBE,0x9C,0x7A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x85,0xF0,0x77,0x59,0x3B,0x1C,0xE4,0xC5,0xA7,0x89,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0x8C,0x69,0x46,0x22,0xDE,0xBA,0x97,0x74,0xF0,0x30,0x18,0x0A,0x0A,0xF6,0xF6,0xDB,0xD0}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0x80,0x60,0x3F,0x1F,0xE1,0xC1,0xA0,0x80,0xF0,0x30,0x20,0x14,0x0C,0xF4,0xF4,0xE3,0xD0}},
	{REGFLAG_CMD, 19, {0x88,0xF0,0x9A,0x73,0x4D,0x25,0xDB,0xB3,0x8D,0x66,0xF0,0x2C,0x20,0x18,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x89,0xF0,0x96,0x70,0x4A,0x24,0xDC,0xB6,0x90,0x6A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x8A,0xF0,0x86,0x64,0x42,0x20,0xE0,0xBE,0x9C,0x7A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x8B,0xF0,0x77,0x59,0x3B,0x1C,0xE4,0xC5,0xA7,0x89,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 9,  {0x8F,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 7,  {0x8E,0x02,0x00,0x08,0x00,0x0E,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x80}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDD,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x49,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x75,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x11}},

	{REGFLAG_DELAY, 120, {}},
	/*90hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x14}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x01}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x66}},
	{REGFLAG_CMD,  5, {0x80,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x81,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x82,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x83,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x84,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x85,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  6, {0x86,0x00,0x00,0x3C,0x04}},
	{REGFLAG_CMD,  5, {0x87,0x00,0x01,0x95,0x18}},
	{REGFLAG_CMD,  5, {0x88,0x00,0x02,0x85,0x18}},
	{REGFLAG_CMD,  5, {0x89,0x00,0x03,0x00,0x18}},
	{REGFLAG_CMD,  5, {0x8A,0x00,0x03,0x30,0x18}},
	{REGFLAG_CMD,  5, {0x8B,0x00,0x03,0x30,0x18}},
	{REGFLAG_CMD,  5, {0x8C,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  6, {0x8D,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x8E,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x8F,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x90,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x91,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x92,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x93,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x94,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x95,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x96,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x97,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  5, {0x98,0x00,0x03,0xBB,0x18}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* --------------- timing@fhd_sdc_120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc120_sv1[] = {
	/*120hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc120_sv2[] = {
	/*120hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x01}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD,  5, {0x80,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x81,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x82,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x83,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x84,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x85,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x86,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

struct LCM_setting_table dsi_on_cmd_sdc120_sv1[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 2,  {0x9D,0x2F}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDD,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x49,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x75,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},

	{REGFLAG_DELAY, 120, {}},
	/*120hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120_sv2[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xED,0xCD,0xE0,0x61,0x20,0x80,0x90}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xD0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 12,  {0xE6,0x0E,0x3A,0x83,0x03,0x09,0x83,0xFC,0x03,0xFC,0xC3,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1C}},
	{REGFLAG_CMD, 2,  {0xD5,0x7F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x12}},
	{REGFLAG_CMD, 4,  {0x8A,0x03,0xFF,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 11, {0x90,0x03,0x06,0x07,0x09,0x0A,0x03,0x06,0x07,0x09,0x0A}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 2,  {0xA3,0x00}},
	{REGFLAG_CMD, 9, {0x8C,0xFC,0x20,0x13,0x11,0x07,0x0C,0x04,0x0A}},
	{REGFLAG_CMD, 9, {0x8D,0xEF,0xFF,0xFF,0x01,0x0A,0x0A,0x09,0x09}},
	{REGFLAG_CMD, 7,  {0x91,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x92,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x93,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0x8C,0x69,0x46,0x22,0xDE,0xBA,0x97,0x74,0xF0,0x30,0x18,0x0A,0x0A,0xF6,0xF6,0xDB,0xD0}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0x80,0x60,0x3F,0x1F,0xE1,0xC1,0xA0,0x80,0xF0,0x30,0x20,0x14,0x0C,0xF4,0xF4,0xE3,0xD0}},
	{REGFLAG_CMD, 19, {0x82,0xF0,0x9A,0x73,0x4D,0x25,0xDB,0xB3,0x8D,0x66,0xF0,0x2C,0x20,0x18,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x83,0xF0,0x96,0x70,0x4A,0x24,0xDC,0xB6,0x90,0x6A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x84,0xF0,0x86,0x64,0x42,0x20,0xE0,0xBE,0x9C,0x7A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x85,0xF0,0x77,0x59,0x3B,0x1C,0xE4,0xC5,0xA7,0x89,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0x8C,0x69,0x46,0x22,0xDE,0xBA,0x97,0x74,0xF0,0x30,0x18,0x0A,0x0A,0xF6,0xF6,0xDB,0xD0}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0x80,0x60,0x3F,0x1F,0xE1,0xC1,0xA0,0x80,0xF0,0x30,0x20,0x14,0x0C,0xF4,0xF4,0xE3,0xD0}},
	{REGFLAG_CMD, 19, {0x88,0xF0,0x9A,0x73,0x4D,0x25,0xDB,0xB3,0x8D,0x66,0xF0,0x2C,0x20,0x18,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x89,0xF0,0x96,0x70,0x4A,0x24,0xDC,0xB6,0x90,0x6A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x8A,0xF0,0x86,0x64,0x42,0x20,0xE0,0xBE,0x9C,0x7A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x8B,0xF0,0x77,0x59,0x3B,0x1C,0xE4,0xC5,0xA7,0x89,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 9,  {0x8F,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 7,  {0x8E,0x02,0x00,0x08,0x00,0x0E,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x80}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDD,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x49,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x75,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x11}},

	{REGFLAG_DELAY, 120, {}},
	/*120hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x01}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD,  5, {0x80,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x81,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x82,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x83,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x84,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x85,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x86,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* --------------- timing@fhd_oplus_oa120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_oa120_sv1[] = {
	/*120hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

struct LCM_setting_table timing_switch_cmd_oa120_sv2[] = {
	/*120hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x01}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD,  5, {0x80,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x81,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x82,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x83,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x84,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x85,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x86,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

struct LCM_setting_table dsi_on_cmd_oa120_sv1[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	{REGFLAG_CMD, 2,  {0xD2,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 2,  {0x9D,0x2F}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDD,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x49,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x75,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1,  {0x11}},

	{REGFLAG_DELAY, 120, {}},
	/*120hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

struct LCM_setting_table dsi_on_cmd_oa120_sv2[] = {
	/* INI CODE */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2,  {0x35,0x00}},
	{REGFLAG_CMD, 2,  {0x53,0x20}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2,  {0xC6,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 9,  {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9,  {0xEE,0xFE,0xED,0xCD,0xE0,0x61,0x20,0x80,0x90}},
	{REGFLAG_CMD, 2,  {0xD2,0x05}},
	{REGFLAG_CMD, 2,  {0xD3,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2,  {0xF8,0x01}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2,  {0xB3,0x50}},
	{REGFLAG_CMD, 2,  {0xB5,0x03}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2,  {0xC8,0x62}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xD0,0x81}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 12,  {0xE6,0x0E,0x3A,0x83,0x03,0x09,0x83,0xFC,0x03,0xFC,0xC3,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1C}},
	{REGFLAG_CMD, 2,  {0xD5,0x7F}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x12}},
	{REGFLAG_CMD, 4,  {0x8A,0x03,0xFF,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 11, {0x90,0x03,0x06,0x07,0x09,0x0A,0x03,0x06,0x07,0x09,0x0A}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x31}},
	{REGFLAG_CMD, 2,  {0xA0,0xF3}},
	{REGFLAG_CMD, 2,  {0xA3,0x00}},
	{REGFLAG_CMD, 9, {0x8C,0xFC,0x20,0x13,0x11,0x07,0x0C,0x04,0x0A}},
	{REGFLAG_CMD, 9, {0x8D,0xEF,0xFF,0xFF,0x01,0x0A,0x0A,0x09,0x09}},
	{REGFLAG_CMD, 7,  {0x91,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x92,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 7,  {0x93,0x04,0x44,0x55,0x03,0x09,0x0F}},
	{REGFLAG_CMD, 19, {0x80,0xF0,0x8C,0x69,0x46,0x22,0xDE,0xBA,0x97,0x74,0xF0,0x30,0x18,0x0A,0x0A,0xF6,0xF6,0xDB,0xD0}},
	{REGFLAG_CMD, 19, {0x81,0xF0,0x80,0x60,0x3F,0x1F,0xE1,0xC1,0xA0,0x80,0xF0,0x30,0x20,0x14,0x0C,0xF4,0xF4,0xE3,0xD0}},
	{REGFLAG_CMD, 19, {0x82,0xF0,0x9A,0x73,0x4D,0x25,0xDB,0xB3,0x8D,0x66,0xF0,0x2C,0x20,0x18,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x83,0xF0,0x96,0x70,0x4A,0x24,0xDC,0xB6,0x90,0x6A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x84,0xF0,0x86,0x64,0x42,0x20,0xE0,0xBE,0x9C,0x7A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x85,0xF0,0x77,0x59,0x3B,0x1C,0xE4,0xC5,0xA7,0x89,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x86,0xF0,0x8C,0x69,0x46,0x22,0xDE,0xBA,0x97,0x74,0xF0,0x30,0x18,0x0A,0x0A,0xF6,0xF6,0xDB,0xD0}},
	{REGFLAG_CMD, 19, {0x87,0xF0,0x80,0x60,0x3F,0x1F,0xE1,0xC1,0xA0,0x80,0xF0,0x30,0x20,0x14,0x0C,0xF4,0xF4,0xE3,0xD0}},
	{REGFLAG_CMD, 19, {0x88,0xF0,0x9A,0x73,0x4D,0x25,0xDB,0xB3,0x8D,0x66,0xF0,0x2C,0x20,0x18,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x89,0xF0,0x96,0x70,0x4A,0x24,0xDC,0xB6,0x90,0x6A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x8A,0xF0,0x86,0x64,0x42,0x20,0xE0,0xBE,0x9C,0x7A,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 19, {0x8B,0xF0,0x77,0x59,0x3B,0x1C,0xE4,0xC5,0xA7,0x89,0xF0,0x2C,0x18,0x10,0x0C,0xF4,0xF0,0xE0,0xD0}},
	{REGFLAG_CMD, 9,  {0x8F,0x40,0x40,0x40,0x40,0x40,0x40,0x40,0x40}},
	{REGFLAG_CMD, 7,  {0x8E,0x02,0x00,0x08,0x00,0x0E,0x00}},
	{REGFLAG_CMD, 2,  {0xD0,0x80}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x05}},
	{REGFLAG_CMD, 2,  {0x80,0x19}},
	{REGFLAG_CMD, 10, {0xD0,0xFF,0xAF,0x56,0x3D,0x2D,0x2D,0x2D,0x2D,0xFF}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2,  {0x8A,0x01}},
	{REGFLAG_CMD, 3,  {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100,{0x81,0x00,0x00,0x00,0x00,0x00,0x12,0x00,0x00,0xAB,0x30,0x80,0x0A,0xDC,0x04,0xF0,0x00,0x14,0x02,
						0x78,0x02,0x78,0x02,0x00,0x02,0x57,0x00,0x20,0x01,0xF8,0x00,0x08,0x00,0x0D,0x05,0x7A,0x04,
						0x4F,0x18,0x00,0x10,0xE0,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,0x1C,0x2A,0x38,0x46,
						0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x02,0x02,0x22,0x00,0x2A,0x40,0x2A,0xBE,0x3A,
						0xFC,0x3A,0xFA,0x3A,0xF8,0x3B,0x38,0x3B,0x78,0x3B,0xB6,0x4B,0xB6,0x4B,0xF4,0x4B,0xF4,0x6C,
						0x34,0x84,0x74,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	/*MIPI 556M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x22}},
	{REGFLAG_CMD, 8, {0xD0, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD3, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD6, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 8, {0xD9, 0x00, 0xD9, 0x11, 0x10, 0x32, 0x14, 0x14}},
	{REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
	/*TRIM_CMD enable*/
	{REGFLAG_CMD, 2, {0xDD, 0x01}},
	{REGFLAG_CMD, 2, {0xDE, 0xF1}},
	{REGFLAG_CMD, 2, {0xDF, 0x80}},
	{REGFLAG_CMD, 9, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x2C, 0x28, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x00}},
	/*OSC 138.6M*/
	{REGFLAG_CMD, 4, {0xFF, 0x08, 0x38, 0x20}},
	{REGFLAG_CMD, 2, {0xF5, 0x33}},
	{REGFLAG_CMD, 2, {0xF6, 0xB7}},
	{REGFLAG_CMD, 2, {0xF7, 0x98}},
	/* DCDC Setting */
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x1F}},
	{REGFLAG_CMD, 3,  {0x83,0xDD,0x7F}},
	{REGFLAG_CMD, 3,  {0x84,0x49,0x7F}},
	{REGFLAG_CMD, 4,  {0x85,0x75,0x79,0x07}},
	{REGFLAG_CMD, 4,  {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x11}},

	{REGFLAG_DELAY, 120, {}},
	/*120hz*/
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x80,0x01}},
	{REGFLAG_CMD,  2, {0x81,0x00}},
	{REGFLAG_CMD,  2, {0x88,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD,  2, {0x80,0x00}},
	{REGFLAG_CMD,  2, {0xD0,0x12}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD,  2, {0xA6,0x00}},
	{REGFLAG_CMD,  2, {0xA7,0x00}},
	{REGFLAG_CMD,  6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD,  6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD,  2, {0xB6,0xB0}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x01}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x65}},
	{REGFLAG_CMD,  5, {0x80,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x81,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x82,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x83,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x84,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x85,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  5, {0x86,0x00,0x00,0x2D,0x03}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x23}},
	{REGFLAG_CMD,  2, {0xCB,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1,  {0x29}},
};

/* ------------------------- common parameters ------------------------- */

/* --------------- panel common --------------- */
//#ifdef OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT
/* aod/fod command */
struct LCM_setting_table aod_on_cmd[] = {
	/* AOD Mode ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0xD0,0x03}},
	{REGFLAG_CMD, 2, {0x82,0x00}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2, {0xD5,0x05}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x00}},
	{REGFLAG_CMD, 2, {0x8E,0x28}},
	{REGFLAG_CMD, 4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD, 4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x0D,0xBB,0x0A,0xAA}},
};

struct LCM_setting_table aod_off_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x16}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2, {0xD5,0x05}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x00}},
	{REGFLAG_CMD, 2, {0x8E,0x28}},
	{REGFLAG_CMD, 4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD, 4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x12}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2, {0xD5,0x05}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x00}},
	{REGFLAG_CMD, 2, {0x8E,0x28}},
	{REGFLAG_CMD, 4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD, 4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 2, {0x80,0x01}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x80,0x00}},
	{REGFLAG_CMD, 2, {0xD0,0x14}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 6, {0xB0,0x00,0x00,0x80,0x00,0x00}},
	{REGFLAG_CMD, 6, {0xB1,0xFF,0xFF,0xFF,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD, 2, {0xD5,0x05}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x8C,0x10}},
	{REGFLAG_CMD, 2, {0x8D,0x00}},
	{REGFLAG_CMD, 2, {0x8E,0x28}},
	{REGFLAG_CMD, 4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD, 4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_high_mode[] = {
	/* AOD High Mode, 50nit */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x0D,0xBB,0x0A,0xAA}},
};

struct LCM_setting_table aod_low_mode[] = {
	/* AOD High Mode, 10nit */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x0D,0xBB,0x02,0x22}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_60hz[] = {
	/* Ultra low power aod on */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x1D}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_90hz[] = {
	/* Ultra low power aod on */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x1D}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_120hz[] = {
	/* Ultra low power aod on */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x1D}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_60hz[] = {
	/* Ultra low power aod off */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_90hz[] = {
	/* Ultra low power aod off */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_120hz[] = {
	/* Ultra low power aod off */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table hbm_on_cmd_60hz[] = {
	/* Peak luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table hbm_on_cmd_90hz[] = {
	/* Peak luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table hbm_on_cmd_120hz[] = {
	/* Peak luminance ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table hbm_off_cmd_60hz[] = {
	/* Peak luminance OFF */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table hbm_off_cmd_90hz[] = {
	/* Peak luminance OFF */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table hbm_off_cmd_120hz[] = {
	/* Peak luminance OFF */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};
//#endif /* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */

/* --------------- adfr common --------------- */
/* SDC Auto Off Min Fps */

#define MIN_FPS_CMD_ROW 2
#define MIN_FPS_CMD_COL 4

struct LCM_setting_table auto_off_minfps_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 9, {0xB1,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table multi_te_enable[] = {
	/* Multi TE On */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2, {0xBC,0x52}},
	{REGFLAG_CMD, 2, {0xBD,0x34}},
	{REGFLAG_CMD, 2, {0xBE,0x96}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x80}},
	{REGFLAG_CMD, 2, {0xA7,0x04}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x50,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0x50}},
	{REGFLAG_CMD, 2, {0xB7,0xF0}},
};

struct LCM_setting_table multi_te_disable[] = {
	/* Multi TE Off */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x20}},
	{REGFLAG_CMD, 2, {0xBC,0x52}},
	{REGFLAG_CMD, 2, {0xBD,0x34}},
	{REGFLAG_CMD, 2, {0xBE,0x56}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x02}},
	{REGFLAG_CMD, 2, {0xA6,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 8, {0xB0,0x00,0x00,0x80,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0xB6,0xB0}},
	{REGFLAG_CMD, 2, {0xB7,0x00}},
};

struct LCM_setting_table dsi_low_3plus[] = {

};

struct LCM_setting_table dsi_high_12plus[] = {

};

struct LCM_setting_table dsi_low_3plus_bl[] = {

};

struct LCM_setting_table dsi_high_12plus_bl[] = {

};

struct LCM_setting_table dsi_switch_avdd[] = {

};

struct LCM_setting_table dsi_switch_elvss[] = {

};

struct LCM_setting_table dsi_low_f_switch_120Hz[] = {

};

struct LCM_setting_table dsi_high_f_switch_120Hz[] = {

};

struct LCM_setting_table dsi_pwm_switch_ac_hstv[] = {
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x00}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_pwm_switch_dc_hstv[] = {
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8A,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0D}},
	{REGFLAG_CMD,  2, {0xD5,0x05}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x0B}},
	{REGFLAG_CMD,  2, {0x8C,0x10}},
	{REGFLAG_CMD,  2, {0x8D,0x00}},
	{REGFLAG_CMD,  2, {0x8E,0x28}},
	{REGFLAG_CMD,  4, {0x8F,0x00,0x27,0x27}},
	{REGFLAG_CMD,  4, {0x90,0x00,0x04,0x00}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x4F}},
	{REGFLAG_CMD,  2, {0x8B,0x78}},
	{REGFLAG_CMD,  4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_set_backlight[] = {
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x00,0x00,0x00}},
};
#endif
