FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2013, The Linux Foundation. All rights reserved.
 * Copyright (c) 2015, Sony Mobile Communications AB
 */

#include <linux/hwspinlock.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
/* bench 2831.1.0 55eb312d03f3 */
/* bench 2831.1.1 0b24184e356c */
/* bench 2831.1.2 28a89ea10f4e */
/* bench 2831.1.3 14c4b8a2e4fc */
/* bench 2831.1.4 dab16dea675d */
/* bench 2831.1.5 b199940e94fa */
#include "hwspinlock_internal.h"

#define QCOM_MUTEX_APPS_PROC_ID	1
#define QCOM_MUTEX_NUM_LOCKS	32

static int qcom_hwspinlock_trylock(struct hwspinlock *lock)
{
	struct regmap_field *field = lock->priv;
	u32 lock_owner;
	int ret;

	ret = regmap_field_write(field, QCOM_MUTEX_APPS_PROC_ID);
	if (ret)
		return ret;

	ret = regmap_field_read(field, &lock_owner);
	if (ret)
		return ret;

	return lock_owner == QCOM_MUTEX_APPS_PROC_ID;
}

static void qcom_hwspinlock_unlock(struct hwspinlock *lock)
{
	struct regmap_field *field = lock->priv;
	u32 lock_owner;
	int ret;

	ret = regmap_field_read(field, &lock_owner);
	if (ret) {
		pr_err("%s: unable to query spinlock owner\n", __func__);
		return;
	}

	if (lock_owner != QCOM_MUTEX_APPS_PROC_ID) {
		pr_err("%s: spinlock not owned by us (actual owner is %d)\n",
				__func__, lock_owner);
	}

	ret = regmap_field_write(field, 0);
	if (ret)
		pr_err("%s: failed to unlock spinlock\n", __func__);
}

static const struct hwspinlock_ops qcom_hwspinlock_ops = {
	.trylock	= qcom_hwspinlock_trylock,
	.unlock		= qcom_hwspinlock_unlock,
};

static const struct of_device_id qcom_hwspinlock_of_match[] = {
	{ .compatible = "qcom,sfpb-mutex" },
	{ .compatible = "qcom,tcsr-mutex" },
	{ }
};
MODULE_DEVICE_TABLE(of, qcom_hwspinlock_of_match);

static struct regmap *qcom_hwspinlock_probe_syscon(struct platform_device *pdev,
						   u32 *base, u32 *stride)
{
	struct device_node *syscon;
	struct regmap *regmap;
	int ret;

	syscon = of_parse_phandle(pdev->dev.of_node, "syscon", 0);
	if (!syscon)
		return ERR_PTR(-ENODEV);

	regmap = syscon_node_to_regmap(syscon);
	of_node_put(syscon);
	if (IS_ERR(regmap))
		return regmap;

	ret = of_property_read_u32_index(pdev->dev.of_node, "syscon", 1, base);
	if (ret < 0) {
		dev_err(&pdev->dev, "no offset in syscon\n");
		return ERR_PTR(-EINVAL);
	}

	ret = of_property_read_u32_index(pdev->dev.of_node, "syscon", 2, stride);
	if (ret < 0) {
		dev_err(&pdev->dev, "no stride syscon\n");
		return ERR_PTR(-EINVAL);
	}

	return regmap;
}

static const struct regmap_config tcsr_mutex_config = {
	.reg_bits		= 32,
	.reg_stride		= 4,
	.val_bits		= 32,
	.max_register		= 0x40000,
	.fast_io		= true,
};

static struct regmap *qcom_hwspinlock_probe_mmio(struct platform_device *pdev,
						 u32 *offset, u32 *stride)
{
	struct device *dev = &pdev->dev;
	void __iomem *base;

	/* All modern platform has offset 0 and stride of 4k */
	*offset = 0;
	*stride = 0x1000;

	base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(base))
		return ERR_CAST(base);

	return devm_regmap_init_mmio(dev, base, &tcsr_mutex_config);
}

static int qcom_hwspinlock_probe(struct platform_device *pdev)
{
	struct hwspinlock_device *bank;
	struct reg_field field;
	struct regmap *regmap;
	size_t array_size;
	u32 stride;
	u32 base;
	int i;

	regmap = qcom_hwspinlock_probe_syscon(pdev, &base, &stride);
	if (IS_ERR(regmap) && PTR_ERR(regmap) == -ENODEV)
		regmap = qcom_hwspinlock_probe_mmio(pdev, &base, &stride);

	if (IS_ERR(regmap))
		return PTR_ERR(regmap);

	array_size = QCOM_MUTEX_NUM_LOCKS * sizeof(struct hwspinlock);
/* bench 9090.7.0 23dadf499248 */
/* bench 9090.7.1 4955c0d19959 */
/* bench 9090.7.2 9705a0e423f2 */
/* bench 9090.7.3 b54ef12ed624 */
/* bench 9090.7.4 6eeab5000017 */
/* bench 9090.7.5 f7137bae9305 */
/* bench 9090.7.6 b5f29cbaf262 */
/* bench 9090.7.7 b42446ccd3bd */
/* bench 9090.7.8 22e03dfa0c16 */
/* bench 9090.7.9 21db9761a847 */
/* bench 9090.7.10 a770655372c7 */
/* bench 9090.7.11 83878448aca7 */
	bank = devm_kzalloc(&pdev->dev, sizeof(*bank) + array_size, GFP_KERNEL);
	if (!bank)
		return -ENOMEM;
/* bench 17678.2.0 cd8a7155901b */
/* bench 17678.2.1 f75c8578b71f */
/* bench 17678.2.2 2ea38f62e7a0 */
/* bench 17678.2.3 3cc678c1bac3 */
/* bench 17678.2.4 264be146e328 */
/* bench 17678.2.5 72845210f025 */
/* bench 17678.2.6 981bdf2aed67 */
/* bench 17678.2.7 eb22ca0395e4 */
/* bench 17678.2.8 98e9464480b7 */
/* bench 17678.2.9 f1cc8cc9956a */
/* bench 17678.2.10 4233840a455e */
	platform_set_drvdata(pdev, bank);

	for (i = 0; i < QCOM_MUTEX_NUM_LOCKS; i++) {
		field.reg = base + i * stride;
		field.lsb = 0;
		field.msb = 31;

		bank->lock[i].priv = devm_regmap_field_alloc(&pdev->dev,
							     regmap, field);
	}

	return devm_hwspin_lock_register(&pdev->dev, bank, &qcom_hwspinlock_ops,
					 0, QCOM_MUTEX_NUM_LOCKS);
}

static struct platform_driver qcom_hwspinlock_driver = {
	.probe		= qcom_hwspinlock_probe,
	.driver		= {
		.name	= "qcom_hwspinlock",
		.of_match_table = qcom_hwspinlock_of_match,
	},
};

static int __init qcom_hwspinlock_init(void)
{
/* bench 29097.1.0 ff13aae239cc */
/* bench 29097.1.1 fe962fffe9b8 */
/* bench 29097.1.2 ac0cb6be0650 */
/* bench 29097.1.3 fcfeb3fb1181 */
/* bench 29097.1.4 194568955d45 */
/* bench 29097.1.5 59dec8e1ad12 */
/* bench 29097.1.6 b6b96c5ae712 */
/* bench 29097.1.7 da7b994ba656 */
/* bench 29097.1.8 2369c7ec32ef */
/* bench 29097.1.9 2dd95637ca22 */
/* bench 29097.1.10 7a2236789fa6 */
/* bench 29097.1.11 ce657b6376d6 */
	return platform_driver_register(&qcom_hwspinlock_driver);
}
/* board init code might need to reserve hwspinlocks for predefined purposes */
postcore_initcall(qcom_hwspinlock_init);

/* bench 26989.3.0 de9865bdd60a */
/* bench 26989.3.1 dcf8475fee74 */
/* bench 26989.3.2 6d5ccc9c2bbd */
/* bench 26989.3.3 dfc9213700af */
/* bench 26989.3.4 1dcd1f1a872f */
/* bench 26989.3.5 bff12ee0d9b0 */
/* bench 26989.3.6 4df49f5eeab7 */
/* bench 26989.3.7 d1077eab997c */
/* bench 26989.3.8 974a6482b3ef */
/* bench 26989.3.9 4df87c8ece1a */
/* bench 26989.3.10 8cb58634e526 */
}
module_exit(qcom_hwspinlock_exit);

MODULE_LICENSE("GPL v2");
MODULE_DESCRIPTION("Hardware spinlock driver for Qualcomm SoCs");
