Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Dec  4 12:06:55 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 109 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.081        0.000                      0                  284        0.062        0.000                      0                  284        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final          9.081        0.000                      0                  284        0.194        0.000                      0                  284        7.192        0.000                       0                   111  
  clkfbout_clk_wiz_final                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final_1        9.083        0.000                      0                  284        0.194        0.000                      0                  284        7.192        0.000                       0                   111  
  clkfbout_clk_wiz_final_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final_1  clk_out1_clk_wiz_final          9.081        0.000                      0                  284        0.062        0.000                      0                  284  
clk_out1_clk_wiz_final    clk_out1_clk_wiz_final_1        9.081        0.000                      0                  284        0.062        0.000                      0                  284  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        9.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.081ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.949ns (36.593%)  route 3.377ns (63.407%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.632    -0.908    xvga1/clk_out1
    SLICE_X70Y92         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=23, routed)          1.498     1.108    xvga1/Q[9]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.232 r  xvga1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     1.232    xvga1/i__carry__1_i_7__2_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.656 r  xvga1/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.792     2.448    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.303     2.751 r  move_player_1/p1_blob/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.751    move_player_1/p1_blob/i__carry__1_i_3__1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.331 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           1.088     4.418    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.499    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  9.081    

Slack (MET) :             9.464ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.323ns (47.019%)  route 2.618ns (52.981%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.083 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.950     4.034    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.498    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                  9.464    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.347ns (46.151%)  route 2.738ns (53.849%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X64Y94         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=24, routed)          0.808     0.358    xvga1/Q[6]
    SLICE_X67Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.482 r  xvga1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.482    xvga1/i__carry__0_i_8_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.032 r  xvga1/i__carry__0_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.032    xvga1/i__carry__0_i_1__2_n_0
    SLICE_X67Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.366 r  xvga1/i__carry__1_i_1__2/O[1]
                         net (fo=2, routed)           0.604     1.970    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[1]
    SLICE_X69Y91         LUT6 (Prop_lut6_I5_O)        0.303     2.273 r  move_player_2/p2_blob/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.273    move_player_2/p2_blob/i__carry__1_i_3__2_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.853 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           1.326     4.179    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.687    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.949ns (39.072%)  route 3.039ns (60.928%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.632    -0.908    xvga1/clk_out1
    SLICE_X70Y92         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=23, routed)          1.498     1.108    xvga1/Q[9]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.232 r  xvga1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     1.232    xvga1/i__carry__1_i_7__2_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.656 r  xvga1/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.792     2.448    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.303     2.751 r  move_player_1/p1_blob/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.751    move_player_1/p1_blob/i__carry__1_i_3__1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.331 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.750     4.080    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.549    13.913    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.596    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.211ns (45.767%)  route 2.620ns (54.233%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.971 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.953     3.924    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.502    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.613ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.079ns (41.717%)  route 2.905ns (58.283%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.521 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.521    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.743 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.334     4.077    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.690    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  9.613    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 2.191ns (44.249%)  route 2.761ns (55.751%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.521 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.521    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.855 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.190     4.045    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.686    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.887ns (38.183%)  route 3.055ns (61.817%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.551 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           1.484     4.035    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.687    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             9.898ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.947ns (41.498%)  route 2.745ns (58.502%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.611 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.174     3.785    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.683    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  9.898    

Slack (MET) :             9.899ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.323ns (50.472%)  route 2.280ns (49.528%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.083 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.612     3.696    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.549    13.913    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.595    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  9.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X72Y98         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.311    xvga1/rgb_reg[11]_0[4]
    SLICE_X72Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    xvga1_n_73
    SLICE_X72Y99         FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    clk_65mhz
    SLICE_X72Y99         FDSE                                         r  rgb_reg[4]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X72Y99         FDSE (Hold_fdse_C_D)         0.092    -0.460    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.803%)  route 0.115ns (38.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    move_player_2/p2_blob/clk_out1
    SLICE_X72Y100        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.318    xvga1/rgb_reg[11]_0[10]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.273 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    xvga1_n_79
    SLICE_X73Y100        FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.811    clk_65mhz
    SLICE_X73Y100        FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.250    -0.561    
    SLICE_X73Y100        FDSE (Hold_fdse_C_D)         0.091    -0.470    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.045%)  route 0.167ns (46.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.568    -0.596    xvga1/clk_out1
    SLICE_X64Y94         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=22, routed)          0.167    -0.288    xvga1/Q[1]
    SLICE_X66Y93         LUT3 (Prop_lut3_I1_O)        0.048    -0.240 r  xvga1/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    xvga1/hcount_out[2]_i_1_n_0
    SLICE_X66Y93         FDRE                                         r  xvga1/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840    -0.833    xvga1/clk_out1
    SLICE_X66Y93         FDRE                                         r  xvga1/hcount_out_reg[2]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.133    -0.447    xvga1/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.204ns (29.682%)  route 0.483ns (70.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631    -0.533    move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.329 r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.483     0.154    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.903    -0.770    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.078    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.560%)  route 0.114ns (33.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X72Y97         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  move_player_2/p2_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.326    xvga1/rgb_reg[11]_0[1]
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.099    -0.227 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1_n_70
    SLICE_X73Y99         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    clk_65mhz
    SLICE_X73Y99         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X73Y99         FDSE (Hold_fdse_C_D)         0.092    -0.460    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.590%)  route 0.485ns (70.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.638    -0.526    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.322 r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.485     0.163    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.910    -0.763    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.254    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.071    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (65.990%)  route 0.116ns (34.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    move_player_2/p2_blob/clk_out1
    SLICE_X72Y100        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  move_player_2/p2_blob/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.330    xvga1/rgb_reg[11]_0[9]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.098    -0.232 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    xvga1_n_78
    SLICE_X73Y100        FDSE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.811    clk_65mhz
    SLICE_X73Y100        FDSE                                         r  rgb_reg[9]/C
                         clock pessimism              0.250    -0.561    
    SLICE_X73Y100        FDSE (Hold_fdse_C_D)         0.092    -0.469    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.322%)  route 0.202ns (51.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.568    -0.596    xvga1/clk_out1
    SLICE_X65Y93         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=17, routed)          0.202    -0.253    xvga1/vcount[2]
    SLICE_X66Y94         LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  xvga1/vcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/p_0_in__0[3]
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840    -0.833    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y94         FDRE (Hold_fdre_C_D)         0.133    -0.447    xvga1/vcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.204ns (29.135%)  route 0.496ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631    -0.533    move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.329 r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=2, routed)           0.496     0.167    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.903    -0.770    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.078    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.204ns (29.135%)  route 0.496ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.638    -0.526    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.322 r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=2, routed)           0.496     0.174    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.910    -0.763    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.254    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.071    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y21     move_player_1/p1_blob/p1_kick_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y21     move_player_1/p1_blob/p1_kick_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     move_player_1/p1_blob/p1_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     move_player_1/p1_blob/p1_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y98     move_player_1/x_in_p1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y96     move_player_1/x_in_p1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y101    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y101    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y95     hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y95     hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y100    move_player_1/p1_blob/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y100    move_player_1/p1_blob/pixel_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y100    move_player_1/p1_blob/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y100    move_player_1/p1_blob/pixel_out_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        9.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.949ns (36.593%)  route 3.377ns (63.407%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.632    -0.908    xvga1/clk_out1
    SLICE_X70Y92         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=23, routed)          1.498     1.108    xvga1/Q[9]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.232 r  xvga1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     1.232    xvga1/i__carry__1_i_7__2_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.656 r  xvga1/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.792     2.448    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.303     2.751 r  move_player_1/p1_blob/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.751    move_player_1/p1_blob/i__carry__1_i_3__1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.331 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           1.088     4.418    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.130    14.245    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.501    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.501    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.323ns (47.019%)  route 2.618ns (52.981%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.083 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.950     4.034    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.130    14.245    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.500    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             9.510ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.347ns (46.151%)  route 2.738ns (53.849%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X64Y94         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=24, routed)          0.808     0.358    xvga1/Q[6]
    SLICE_X67Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.482 r  xvga1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.482    xvga1/i__carry__0_i_8_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.032 r  xvga1/i__carry__0_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.032    xvga1/i__carry__0_i_1__2_n_0
    SLICE_X67Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.366 r  xvga1/i__carry__1_i_1__2/O[1]
                         net (fo=2, routed)           0.604     1.970    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[1]
    SLICE_X69Y91         LUT6 (Prop_lut6_I5_O)        0.303     2.273 r  move_player_2/p2_blob/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.273    move_player_2/p2_blob/i__carry__1_i_3__2_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.853 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           1.326     4.179    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.130    14.433    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.689    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  9.510    

Slack (MET) :             9.517ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.949ns (39.072%)  route 3.039ns (60.928%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.632    -0.908    xvga1/clk_out1
    SLICE_X70Y92         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=23, routed)          1.498     1.108    xvga1/Q[9]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.232 r  xvga1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     1.232    xvga1/i__carry__1_i_7__2_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.656 r  xvga1/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.792     2.448    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.303     2.751 r  move_player_1/p1_blob/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.751    move_player_1/p1_blob/i__carry__1_i_3__1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.331 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.750     4.080    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.549    13.913    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.472    
                         clock uncertainty           -0.130    14.342    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.598    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  9.517    

Slack (MET) :             9.580ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.211ns (45.767%)  route 2.620ns (54.233%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.971 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.953     3.924    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.130    14.245    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.504    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.504    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  9.580    

Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.079ns (41.717%)  route 2.905ns (58.283%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.521 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.521    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.743 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.334     4.077    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.130    14.433    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.692    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 2.191ns (44.249%)  route 2.761ns (55.751%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.521 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.521    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.855 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.190     4.045    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.130    14.433    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.688    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.887ns (38.183%)  route 3.055ns (61.817%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.551 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           1.484     4.035    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.130    14.433    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.689    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.900ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.947ns (41.498%)  route 2.745ns (58.502%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.611 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.174     3.785    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.130    14.433    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.685    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  9.900    

Slack (MET) :             9.901ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.323ns (50.472%)  route 2.280ns (49.528%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.083 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.612     3.696    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.549    13.913    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.472    
                         clock uncertainty           -0.130    14.342    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.597    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  9.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X72Y98         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.311    xvga1/rgb_reg[11]_0[4]
    SLICE_X72Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    xvga1_n_73
    SLICE_X72Y99         FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    clk_65mhz
    SLICE_X72Y99         FDSE                                         r  rgb_reg[4]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X72Y99         FDSE (Hold_fdse_C_D)         0.092    -0.460    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.803%)  route 0.115ns (38.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    move_player_2/p2_blob/clk_out1
    SLICE_X72Y100        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.318    xvga1/rgb_reg[11]_0[10]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.273 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    xvga1_n_79
    SLICE_X73Y100        FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.811    clk_65mhz
    SLICE_X73Y100        FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.250    -0.561    
    SLICE_X73Y100        FDSE (Hold_fdse_C_D)         0.091    -0.470    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.045%)  route 0.167ns (46.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.568    -0.596    xvga1/clk_out1
    SLICE_X64Y94         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=22, routed)          0.167    -0.288    xvga1/Q[1]
    SLICE_X66Y93         LUT3 (Prop_lut3_I1_O)        0.048    -0.240 r  xvga1/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    xvga1/hcount_out[2]_i_1_n_0
    SLICE_X66Y93         FDRE                                         r  xvga1/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840    -0.833    xvga1/clk_out1
    SLICE_X66Y93         FDRE                                         r  xvga1/hcount_out_reg[2]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.133    -0.447    xvga1/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.204ns (29.682%)  route 0.483ns (70.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631    -0.533    move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.329 r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.483     0.154    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.903    -0.770    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.078    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.560%)  route 0.114ns (33.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X72Y97         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  move_player_2/p2_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.326    xvga1/rgb_reg[11]_0[1]
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.099    -0.227 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1_n_70
    SLICE_X73Y99         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    clk_65mhz
    SLICE_X73Y99         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X73Y99         FDSE (Hold_fdse_C_D)         0.092    -0.460    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.590%)  route 0.485ns (70.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.638    -0.526    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.322 r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.485     0.163    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.910    -0.763    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.254    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.071    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (65.990%)  route 0.116ns (34.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    move_player_2/p2_blob/clk_out1
    SLICE_X72Y100        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  move_player_2/p2_blob/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.330    xvga1/rgb_reg[11]_0[9]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.098    -0.232 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    xvga1_n_78
    SLICE_X73Y100        FDSE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.811    clk_65mhz
    SLICE_X73Y100        FDSE                                         r  rgb_reg[9]/C
                         clock pessimism              0.250    -0.561    
    SLICE_X73Y100        FDSE (Hold_fdse_C_D)         0.092    -0.469    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.322%)  route 0.202ns (51.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.568    -0.596    xvga1/clk_out1
    SLICE_X65Y93         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=17, routed)          0.202    -0.253    xvga1/vcount[2]
    SLICE_X66Y94         LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  xvga1/vcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/p_0_in__0[3]
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840    -0.833    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X66Y94         FDRE (Hold_fdre_C_D)         0.133    -0.447    xvga1/vcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.204ns (29.135%)  route 0.496ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631    -0.533    move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.329 r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=2, routed)           0.496     0.167    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.903    -0.770    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.078    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.204ns (29.135%)  route 0.496ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.638    -0.526    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.322 r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=2, routed)           0.496     0.174    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.910    -0.763    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.254    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.071    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y21     move_player_1/p1_blob/p1_kick_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y21     move_player_1/p1_blob/p1_kick_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     move_player_1/p1_blob/p1_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     move_player_1/p1_blob/p1_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y98     move_player_1/x_in_p1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y96     move_player_1/x_in_p1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y101    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y101    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y95     hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y95     hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y99     move_player_1/p1_blob/pixel_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y100    move_player_1/p1_blob/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y100    move_player_1/p1_blob/pixel_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y100    move_player_1/p1_blob/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y100    move_player_1/p1_blob/pixel_out_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final_1
  To Clock:  clkfbout_clk_wiz_final_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        9.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.081ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.949ns (36.593%)  route 3.377ns (63.407%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.632    -0.908    xvga1/clk_out1
    SLICE_X70Y92         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=23, routed)          1.498     1.108    xvga1/Q[9]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.232 r  xvga1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     1.232    xvga1/i__carry__1_i_7__2_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.656 r  xvga1/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.792     2.448    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.303     2.751 r  move_player_1/p1_blob/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.751    move_player_1/p1_blob/i__carry__1_i_3__1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.331 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           1.088     4.418    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.499    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  9.081    

Slack (MET) :             9.464ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.323ns (47.019%)  route 2.618ns (52.981%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.083 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.950     4.034    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.498    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                  9.464    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.347ns (46.151%)  route 2.738ns (53.849%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X64Y94         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=24, routed)          0.808     0.358    xvga1/Q[6]
    SLICE_X67Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.482 r  xvga1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.482    xvga1/i__carry__0_i_8_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.032 r  xvga1/i__carry__0_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.032    xvga1/i__carry__0_i_1__2_n_0
    SLICE_X67Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.366 r  xvga1/i__carry__1_i_1__2/O[1]
                         net (fo=2, routed)           0.604     1.970    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[1]
    SLICE_X69Y91         LUT6 (Prop_lut6_I5_O)        0.303     2.273 r  move_player_2/p2_blob/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.273    move_player_2/p2_blob/i__carry__1_i_3__2_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.853 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           1.326     4.179    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.687    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.949ns (39.072%)  route 3.039ns (60.928%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.632    -0.908    xvga1/clk_out1
    SLICE_X70Y92         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=23, routed)          1.498     1.108    xvga1/Q[9]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.232 r  xvga1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     1.232    xvga1/i__carry__1_i_7__2_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.656 r  xvga1/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.792     2.448    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.303     2.751 r  move_player_1/p1_blob/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.751    move_player_1/p1_blob/i__carry__1_i_3__1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.331 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.750     4.080    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.549    13.913    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.596    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.211ns (45.767%)  route 2.620ns (54.233%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.971 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.953     3.924    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.502    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.613ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.079ns (41.717%)  route 2.905ns (58.283%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.521 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.521    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.743 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.334     4.077    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.690    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  9.613    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 2.191ns (44.249%)  route 2.761ns (55.751%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.521 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.521    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.855 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.190     4.045    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.686    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.887ns (38.183%)  route 3.055ns (61.817%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.551 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           1.484     4.035    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.687    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             9.898ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.947ns (41.498%)  route 2.745ns (58.502%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.611 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.174     3.785    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.683    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  9.898    

Slack (MET) :             9.899ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.323ns (50.472%)  route 2.280ns (49.528%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.083 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.612     3.696    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.549    13.913    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.595    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  9.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X72Y98         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.311    xvga1/rgb_reg[11]_0[4]
    SLICE_X72Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    xvga1_n_73
    SLICE_X72Y99         FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    clk_65mhz
    SLICE_X72Y99         FDSE                                         r  rgb_reg[4]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X72Y99         FDSE (Hold_fdse_C_D)         0.092    -0.328    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.803%)  route 0.115ns (38.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    move_player_2/p2_blob/clk_out1
    SLICE_X72Y100        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.318    xvga1/rgb_reg[11]_0[10]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.273 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    xvga1_n_79
    SLICE_X73Y100        FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.811    clk_65mhz
    SLICE_X73Y100        FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.250    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X73Y100        FDSE (Hold_fdse_C_D)         0.091    -0.338    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.045%)  route 0.167ns (46.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.568    -0.596    xvga1/clk_out1
    SLICE_X64Y94         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=22, routed)          0.167    -0.288    xvga1/Q[1]
    SLICE_X66Y93         LUT3 (Prop_lut3_I1_O)        0.048    -0.240 r  xvga1/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    xvga1/hcount_out[2]_i_1_n_0
    SLICE_X66Y93         FDRE                                         r  xvga1/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840    -0.833    xvga1/clk_out1
    SLICE_X66Y93         FDRE                                         r  xvga1/hcount_out_reg[2]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.133    -0.315    xvga1/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.204ns (29.682%)  route 0.483ns (70.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631    -0.533    move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.329 r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.483     0.154    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.903    -0.770    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
                         clock uncertainty            0.132    -0.129    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.054    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.560%)  route 0.114ns (33.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X72Y97         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  move_player_2/p2_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.326    xvga1/rgb_reg[11]_0[1]
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.099    -0.227 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1_n_70
    SLICE_X73Y99         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    clk_65mhz
    SLICE_X73Y99         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X73Y99         FDSE (Hold_fdse_C_D)         0.092    -0.328    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.590%)  route 0.485ns (70.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.638    -0.526    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.322 r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.485     0.163    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.910    -0.763    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.254    
                         clock uncertainty            0.132    -0.122    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.061    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (65.990%)  route 0.116ns (34.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    move_player_2/p2_blob/clk_out1
    SLICE_X72Y100        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  move_player_2/p2_blob/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.330    xvga1/rgb_reg[11]_0[9]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.098    -0.232 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    xvga1_n_78
    SLICE_X73Y100        FDSE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.811    clk_65mhz
    SLICE_X73Y100        FDSE                                         r  rgb_reg[9]/C
                         clock pessimism              0.250    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X73Y100        FDSE (Hold_fdse_C_D)         0.092    -0.337    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.322%)  route 0.202ns (51.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.568    -0.596    xvga1/clk_out1
    SLICE_X65Y93         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=17, routed)          0.202    -0.253    xvga1/vcount[2]
    SLICE_X66Y94         LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  xvga1/vcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/p_0_in__0[3]
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840    -0.833    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X66Y94         FDRE (Hold_fdre_C_D)         0.133    -0.315    xvga1/vcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.204ns (29.135%)  route 0.496ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631    -0.533    move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.329 r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=2, routed)           0.496     0.167    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.903    -0.770    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
                         clock uncertainty            0.132    -0.129    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.054    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.204ns (29.135%)  route 0.496ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.638    -0.526    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.322 r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=2, routed)           0.496     0.174    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.910    -0.763    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.254    
                         clock uncertainty            0.132    -0.122    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.061    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        9.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.081ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.949ns (36.593%)  route 3.377ns (63.407%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.632    -0.908    xvga1/clk_out1
    SLICE_X70Y92         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=23, routed)          1.498     1.108    xvga1/Q[9]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.232 r  xvga1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     1.232    xvga1/i__carry__1_i_7__2_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.656 r  xvga1/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.792     2.448    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.303     2.751 r  move_player_1/p1_blob/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.751    move_player_1/p1_blob/i__carry__1_i_3__1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.331 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           1.088     4.418    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.499    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  9.081    

Slack (MET) :             9.464ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.323ns (47.019%)  route 2.618ns (52.981%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.083 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.950     4.034    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.498    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                  9.464    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.347ns (46.151%)  route 2.738ns (53.849%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X64Y94         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=24, routed)          0.808     0.358    xvga1/Q[6]
    SLICE_X67Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.482 r  xvga1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.482    xvga1/i__carry__0_i_8_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.032 r  xvga1/i__carry__0_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.032    xvga1/i__carry__0_i_1__2_n_0
    SLICE_X67Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.366 r  xvga1/i__carry__1_i_1__2/O[1]
                         net (fo=2, routed)           0.604     1.970    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[1]
    SLICE_X69Y91         LUT6 (Prop_lut6_I5_O)        0.303     2.273 r  move_player_2/p2_blob/i__carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     2.273    move_player_2/p2_blob/i__carry__1_i_3__2_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.853 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           1.326     4.179    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.687    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.949ns (39.072%)  route 3.039ns (60.928%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.632    -0.908    xvga1/clk_out1
    SLICE_X70Y92         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=23, routed)          1.498     1.108    xvga1/Q[9]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.232 r  xvga1/i__carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     1.232    xvga1/i__carry__1_i_7__2_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.656 r  xvga1/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.792     2.448    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_0[1]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.303     2.751 r  move_player_1/p1_blob/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.751    move_player_1/p1_blob/i__carry__1_i_3__1_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.331 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.750     4.080    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.549    13.913    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    13.596    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.211ns (45.767%)  route 2.620ns (54.233%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.971 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.953     3.924    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.531    13.895    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.502    move_player_1/p1_blob/p1_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.613ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.079ns (41.717%)  route 2.905ns (58.283%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.521 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.521    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.743 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.334     4.077    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.690    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  9.613    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 2.191ns (44.249%)  route 2.761ns (55.751%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.521 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.521    move_player_2/p2_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.855 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.190     4.045    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.686    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.887ns (38.183%)  route 3.055ns (61.817%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.551 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           1.484     4.035    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.687    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             9.898ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.947ns (41.498%)  route 2.745ns (58.502%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 14.004 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X69Y95         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=21, routed)          0.815     0.364    xvga1/Q[5]
    SLICE_X67Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     0.912 r  xvga1/i__carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.756     1.668    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.303     1.971 r  move_player_2/p2_blob/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     1.971    move_player_2/p2_blob/i__carry__0_i_4__1_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.611 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.174     3.785    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.640    14.004    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.563    
                         clock uncertainty           -0.132    14.431    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.683    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  9.898    

Slack (MET) :             9.899ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.323ns (50.472%)  route 2.280ns (49.528%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.633    -0.907    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=12, routed)          0.701     0.312    xvga1/vcount[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.124     0.436 r  xvga1/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.436    xvga1/i__carry__0_i_8__0_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.076 r  xvga1/i__carry__0_i_1/O[3]
                         net (fo=2, routed)           0.966     2.042    move_player_1/p1_blob/O[3]
    SLICE_X64Y96         LUT4 (Prop_lut4_I3_O)        0.306     2.348 r  move_player_1/p1_blob/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     2.348    move_player_1/p1_blob/i__carry__0_i_2__0_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.749 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.749    move_player_1/p1_blob/image_addr_inferred__0/i__carry__0_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.083 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.612     3.696    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         1.549    13.913    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.472    
                         clock uncertainty           -0.132    14.340    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.595    move_player_1/p1_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  9.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X72Y98         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.311    xvga1/rgb_reg[11]_0[4]
    SLICE_X72Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    xvga1_n_73
    SLICE_X72Y99         FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    clk_65mhz
    SLICE_X72Y99         FDSE                                         r  rgb_reg[4]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X72Y99         FDSE (Hold_fdse_C_D)         0.092    -0.328    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.803%)  route 0.115ns (38.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    move_player_2/p2_blob/clk_out1
    SLICE_X72Y100        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.318    xvga1/rgb_reg[11]_0[10]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.273 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    xvga1_n_79
    SLICE_X73Y100        FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.811    clk_65mhz
    SLICE_X73Y100        FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.250    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X73Y100        FDSE (Hold_fdse_C_D)         0.091    -0.338    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.045%)  route 0.167ns (46.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.568    -0.596    xvga1/clk_out1
    SLICE_X64Y94         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=22, routed)          0.167    -0.288    xvga1/Q[1]
    SLICE_X66Y93         LUT3 (Prop_lut3_I1_O)        0.048    -0.240 r  xvga1/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    xvga1/hcount_out[2]_i_1_n_0
    SLICE_X66Y93         FDRE                                         r  xvga1/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840    -0.833    xvga1/clk_out1
    SLICE_X66Y93         FDRE                                         r  xvga1/hcount_out_reg[2]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.133    -0.315    xvga1/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.204ns (29.682%)  route 0.483ns (70.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631    -0.533    move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.329 r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.483     0.154    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.903    -0.770    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
                         clock uncertainty            0.132    -0.129    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.054    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.560%)  route 0.114ns (33.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X72Y97         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  move_player_2/p2_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.326    xvga1/rgb_reg[11]_0[1]
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.099    -0.227 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1_n_70
    SLICE_X73Y99         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.868    -0.805    clk_65mhz
    SLICE_X73Y99         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X73Y99         FDSE (Hold_fdse_C_D)         0.092    -0.328    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.590%)  route 0.485ns (70.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.638    -0.526    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.322 r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           0.485     0.163    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.910    -0.763    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.254    
                         clock uncertainty            0.132    -0.122    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.061    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (65.990%)  route 0.116ns (34.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    move_player_2/p2_blob/clk_out1
    SLICE_X72Y100        FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  move_player_2/p2_blob/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.330    xvga1/rgb_reg[11]_0[9]
    SLICE_X73Y100        LUT6 (Prop_lut6_I3_O)        0.098    -0.232 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    xvga1_n_78
    SLICE_X73Y100        FDSE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.811    clk_65mhz
    SLICE_X73Y100        FDSE                                         r  rgb_reg[9]/C
                         clock pessimism              0.250    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X73Y100        FDSE (Hold_fdse_C_D)         0.092    -0.337    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.322%)  route 0.202ns (51.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.568    -0.596    xvga1/clk_out1
    SLICE_X65Y93         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=17, routed)          0.202    -0.253    xvga1/vcount[2]
    SLICE_X66Y94         LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  xvga1/vcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/p_0_in__0[3]
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.840    -0.833    xvga1/clk_out1
    SLICE_X66Y94         FDRE                                         r  xvga1/vcount_out_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X66Y94         FDRE (Hold_fdre_C_D)         0.133    -0.315    xvga1/vcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.204ns (29.135%)  route 0.496ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.631    -0.533    move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.329 r  move_player_2/p2_blob/p2_kick/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=2, routed)           0.496     0.167    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.903    -0.770    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.261    
                         clock uncertainty            0.132    -0.129    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.054    move_player_2/p2_blob/p2_kick_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.204ns (29.135%)  route 0.496ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.638    -0.526    move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.322 r  move_player_2/p2_blob/p2_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=2, routed)           0.496     0.174    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=109, routed)         0.910    -0.763    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.254    
                         clock uncertainty            0.132    -0.122    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.061    move_player_2/p2_blob/p2_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.113    





