# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project interface_apb
# Compile of apb.sv was successful.
# Compile of apb_pkg.sv was successful.
# Compile of tb_apb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 00:42:44 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(16): (vopt-2912) Port 'apb_intf' not found in module 'apb_master_slave_top' (7th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 00:42:45 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of apb.sv was successful.
# Compile of apb_pkg.sv was successful.
# Compile of tb_apb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 00:46:34 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_add_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_apb_master_slave(fast)
# Loading work.apb_interface(fast__1)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_interface(fast__2)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
add wave -position end  sim:/tb_apb_master_slave/pclk
add wave -position end  sim:/tb_apb_master_slave/preset_n
add wave -position end  sim:/tb_apb_master_slave/add_i
add wave -position end  sim:/tb_apb_master_slave/external_wdata_i
add wave -position end  sim:/tb_apb_master_slave/ready_o
add wave -position end  sim:/tb_apb_master_slave/rdata_o
run -all
# TIME:                   40
# Performing WRITE operation...
# Write Operation: Data = 0x1234abcd
# TIME:                   80
# Performing READ operation...
# Slave: Write operation. Address: 0x0000a000, Data: 0x1234abcd
# Read Operation: Data = 0x00000000
# TIME:                  140
# Read Operation: Data = 0x00000000
# TIME:                  200
# Performing another WRITE operation...
# Write Operation: Data = 0x5678ef01
# TIME:                  240
# Performing another READ operation...
# Slave: Write operation. Address: 0x0000a000, Data: 0x5678ef01
# Read Operation: Data = 0x00000000
# TIME:                  300
# Read Operation: Data = 0x00000000
# ** Note: $stop    : /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(120)
#    Time: 330 ns  Iteration: 1  Instance: /tb_apb_master_slave
# Break in Module tb_apb_master_slave at /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv line 120
quit -sim
# End time: 00:50:53 on Dec 05,2024, Elapsed time: 0:04:19
# Errors: 0, Warnings: 3
# Compile of apb.sv was successful.
# Compile of apb_pkg.sv was successful.
# Compile of tb_apb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 01:01:49 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'psel_o' not found in module 'apb_add_master' (3rd connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'penable_o' not found in module 'apb_add_master' (4th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'paddr_o' not found in module 'apb_add_master' (5th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'pwrite_o' not found in module 'apb_add_master' (6th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'pwdata_o' not found in module 'apb_add_master' (7th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'prdata_i' not found in module 'apb_add_master' (8th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'pready_i' not found in module 'apb_add_master' (9th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'psel' not found in module 'apb_add_slave' (1st connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'penable' not found in module 'apb_add_slave' (2nd connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'paddr' not found in module 'apb_add_slave' (3rd connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'pwrite' not found in module 'apb_add_slave' (4th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'pwdata' not found in module 'apb_add_slave' (5th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'prdata' not found in module 'apb_add_slave' (6th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'pready' not found in module 'apb_add_slave' (7th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=14, Warnings=1.
# Error loading design
# End time: 01:01:50 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 14, Warnings: 3
# Compile of apb.sv was successful.
# Compile of apb_pkg.sv was successful.
# Compile of tb_apb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 01:02:52 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'psel_o' not found in module 'apb_add_master' (3rd connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'penable_o' not found in module 'apb_add_master' (4th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'paddr_o' not found in module 'apb_add_master' (5th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'pwrite_o' not found in module 'apb_add_master' (6th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'pwdata_o' not found in module 'apb_add_master' (7th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'prdata_i' not found in module 'apb_add_master' (8th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(40): (vopt-2912) Port 'pready_i' not found in module 'apb_add_master' (9th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'psel' not found in module 'apb_add_slave' (1st connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'penable' not found in module 'apb_add_slave' (2nd connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'paddr' not found in module 'apb_add_slave' (3rd connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'pwrite' not found in module 'apb_add_slave' (4th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'pwdata' not found in module 'apb_add_slave' (5th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'prdata' not found in module 'apb_add_slave' (6th connection).
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(53): (vopt-2912) Port 'pready' not found in module 'apb_add_slave' (7th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=14, Warnings=1.
# Error loading design
# End time: 01:02:53 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 14, Warnings: 3
# Compile of apb.sv failed with 2 errors.
# Compile of apb.sv failed with 2 errors.
# Compile of apb_pkg.sv was successful.
# Compile of tb_apb.sv was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of apb.sv failed with 2 errors.
# Compile of apb.sv failed with 2 errors.
# Compile of apb.sv was successful.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 01:23:33 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(70): (vopt-7063) Failed to find 'pwrite' in hierarchical name 'apb_intf.pwrite'.
#         Region: tb_apb_master_slave
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 01:23:34 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 7
# Compile of apb.sv was successful.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 01:27:45 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_add_master(fast)".
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(58): (vopt-2685) [TFMPC] - Too few port connections for 'u_slave'.  Expected 9, found 7.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'preset_n'.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'pclk'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.tb_apb_master_slave(fast)
# Loading work.apb_interface(fast__1)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_interface(fast__2)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'apb_intf'.  Expected 9, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 10
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(10): [TFMPC] - Missing connection for port 'psel'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(10): [TFMPC] - Missing connection for port 'penable'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(10): [TFMPC] - Missing connection for port 'paddr'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(10): [TFMPC] - Missing connection for port 'pwrite'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(10): [TFMPC] - Missing connection for port 'pwdata'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(10): [TFMPC] - Missing connection for port 'prdata'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(10): [TFMPC] - Missing connection for port 'pready'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'apb_intf'.  Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'pwrite'. The port definition is at: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'prdata'. The port definition is at: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 42
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(42): [TFMPC] - Missing connection for port 'pready'.
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/psel', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(42).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 45
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/penable', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(42).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 45
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/paddr', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(42).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 45
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/pwdata', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(42).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 45
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/prdata', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(42).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_slave File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 58
# Error loading design
# End time: 01:27:47 on Dec 05,2024, Elapsed time: 0:00:02
# Errors: 5, Warnings: 18
# Compile of apb.sv was successful.
# Compile of tb_apb.sv was successful.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 01:36:41 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_add_master(fast)".
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'u_slave'.  Expected 9, found 7.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'preset_n'.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'pclk'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.tb_apb_master_slave(fast)
# Loading work.apb_interface(fast__1)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_interface(fast__2)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'paddr'. The port definition is at: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'pwdata'. The port definition is at: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'prdata'. The port definition is at: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 11
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/psel', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/penable', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/paddr', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/pwdata', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# Error loading design
# End time: 01:36:43 on Dec 05,2024, Elapsed time: 0:00:02
# Errors: 4, Warnings: 10
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 01:40:02 on Dec 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_apb_master_slave(fast)
# Loading work.apb_interface(fast__1)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_interface(fast__2)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'paddr'. The port definition is at: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'pwdata'. The port definition is at: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'prdata'. The port definition is at: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 11
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/psel', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/penable', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/paddr', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/pwdata', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# Error loading design
# End time: 01:40:03 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 4
# Compile of tb_apb.sv was successful.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 01:42:47 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_apb_master_slave(fast)
# Loading work.apb_interface(fast__1)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_interface(fast__2)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'apb_intf'.  Expected 8, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/apb_intf File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 11
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(11): [TFMPC] - Missing connection for port 'psel'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(11): [TFMPC] - Missing connection for port 'penable'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(11): [TFMPC] - Missing connection for port 'paddr'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(11): [TFMPC] - Missing connection for port 'pwdata'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(11): [TFMPC] - Missing connection for port 'prdata'.
# ** Warning: (vsim-3722) /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(11): [TFMPC] - Missing connection for port 'pready'.
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/psel', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/penable', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/paddr', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/pwdata', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# Error loading design
# End time: 01:42:50 on Dec 05,2024, Elapsed time: 0:00:03
# Errors: 4, Warnings: 10
# Compile of apb.sv failed with 2 errors.
# Compile of apb_pkg.sv was successful.
# Compile of tb_apb.sv was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of apb.sv was successful.
vsim -voptargs=+acc work.tb_apb_master_slave
# vsim -voptargs="+acc" work.tb_apb_master_slave 
# Start time: 01:52:41 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_add_master(fast)".
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(49): (vopt-2685) [TFMPC] - Too few port connections for 'u_master'.  Expected 11, found 9.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(49): (vopt-2718) [TFMPC] - Missing connection for port 'preset_n'.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(49): (vopt-2718) [TFMPC] - Missing connection for port 'pclk'.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'u_slave'.  Expected 9, found 7.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'preset_n'.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'pclk'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading sv_std.std
# Loading work.tb_apb_master_slave(fast)
# Loading work.apb_interface(fast__1)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_interface(fast__2)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/psel_o', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 16
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/penable_o', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 16
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/psel', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/penable', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/paddr', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb_master_slave/uut/pwdata', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb_master_slave/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# Error loading design
# End time: 01:52:43 on Dec 05,2024, Elapsed time: 0:00:02
# Errors: 6, Warnings: 10
# Compile of tb_apb.sv was successful.
vsim -voptargs=+acc work.tb_apb
# vsim -voptargs="+acc" work.tb_apb 
# Start time: 02:37:32 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_add_master(fast)".
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(49): (vopt-2685) [TFMPC] - Too few port connections for 'u_master'.  Expected 11, found 9.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(49): (vopt-2718) [TFMPC] - Missing connection for port 'preset_n'.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(49): (vopt-2718) [TFMPC] - Missing connection for port 'pclk'.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'u_slave'.  Expected 9, found 7.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'preset_n'.
# ** Warning: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'pclk'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading sv_std.std
# Loading work.tb_apb(fast)
# Loading work.apb_interface(fast__1)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_interface(fast__2)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb/psel_o', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb/uut File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 16
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb/penable_o', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb/uut File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv Line: 16
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb/uut/psel', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb/uut/penable', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb/uut/paddr', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/tb_apb/uut/pwdata', driven via a port connection, is multiply driven. See /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv(46).
#    Time: 0 ns  Iteration: 0  Instance: /tb_apb/uut/u_master File: /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/apb.sv Line: 49
# Error loading design
# End time: 02:37:35 on Dec 05,2024, Elapsed time: 0:00:03
# Errors: 6, Warnings: 9
# Compile of apb.sv was successful.
# Compile of apb_pkg.sv was successful.
# Compile of tb_apb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_apb
# vsim -voptargs="+acc" work.tb_apb 
# Start time: 02:47:14 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_add_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_apb(fast)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
add wave -position end  sim:/tb_apb/pclk
add wave -position end  sim:/tb_apb/preset_n
add wave -position end  sim:/tb_apb/add_i
add wave -position end  sim:/tb_apb/external_wdata_i
add wave -position end  sim:/tb_apb/ready_o
add wave -position end  sim:/tb_apb/rdata_o
add wave -position end  sim:/tb_apb/psel_o
add wave -position end  sim:/tb_apb/penable_o
run -all
# ** Note: $finish    : /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(62)
#    Time: 110 ns  Iteration: 1  Instance: /tb_apb
# 1
# Break in Module tb_apb at /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv line 62
quit -sim
# End time: 02:48:17 on Dec 05,2024, Elapsed time: 0:01:03
# Errors: 0, Warnings: 3
# Compile of tb_apb.sv was successful.
vsim -voptargs=+acc work.tb_apb
# vsim -voptargs="+acc" work.tb_apb 
# Start time: 02:50:12 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_apb(fast)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
add wave -position end  sim:/tb_apb/pclk
add wave -position end  sim:/tb_apb/preset_n
add wave -position end  sim:/tb_apb/add_i
add wave -position end  sim:/tb_apb/external_wdata_i
add wave -position end  sim:/tb_apb/ready_o
add wave -position end  sim:/tb_apb/rdata_o
add wave -position end  sim:/tb_apb/psel_o
add wave -position end  sim:/tb_apb/penable_o
run -all
# TIME:                   40
# Performing WRITE operation...
# TIME:                   80
# Performing READ operation...
# TIME:                  140
# TIME:                  170
# Performing another WRITE operation...
# TIME:                  200
# Performing another READ operation...
# TIME:                  260
# ** Note: $stop    : /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(85)
#    Time: 290 ns  Iteration: 1  Instance: /tb_apb
# Break in Module tb_apb at /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv line 85
quit -sim
# End time: 02:51:23 on Dec 05,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 3
# Compile of tb_apb.sv was successful.
vsim -voptargs=+acc work.tb_apb
# vsim -voptargs="+acc" work.tb_apb 
# Start time: 02:53:40 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_apb(fast)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
add wave -position end  sim:/tb_apb/pclk
add wave -position end  sim:/tb_apb/preset_n
add wave -position end  sim:/tb_apb/add_i
add wave -position end  sim:/tb_apb/external_wdata_i
add wave -position end  sim:/tb_apb/ready_o
add wave -position end  sim:/tb_apb/rdata_o
add wave -position end  sim:/tb_apb/psel_o
add wave -position end  sim:/tb_apb/penable_o
run -all
# TIME:                   40
# Performing WRITE operation...
# TIME:                   80
# Performing READ operation...
# TIME:                  140
# TIME:                  200
# Performing another WRITE operation...
# TIME:                  240
# Performing another READ operation...
# TIME:                  300
# ** Note: $stop    : /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(85)
#    Time: 330 ns  Iteration: 1  Instance: /tb_apb
# Break in Module tb_apb at /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv line 85
quit -sim
# End time: 02:56:41 on Dec 05,2024, Elapsed time: 0:03:01
# Errors: 0, Warnings: 3
vsim -voptargs=+acc work.tb_apb
# vsim -voptargs="+acc" work.tb_apb 
# Start time: 02:56:59 on Dec 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_apb(fast)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
quit -sim
# End time: 02:57:16 on Dec 05,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 1
# Compile of tb_apb.sv was successful.
vsim -voptargs=+acc work.tb_apb
# vsim -voptargs="+acc" work.tb_apb 
# Start time: 02:57:32 on Dec 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_apb(fast)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_pkg(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
add wave -position end  sim:/tb_apb/pclk
add wave -position end  sim:/tb_apb/preset_n
add wave -position end  sim:/tb_apb/add_i
add wave -position end  sim:/tb_apb/external_wdata_i
add wave -position end  sim:/tb_apb/ready_o
add wave -position end  sim:/tb_apb/rdata_o
add wave -position end  sim:/tb_apb/psel_o
add wave -position end  sim:/tb_apb/penable_o
run -all
# TIME:                   40
# Performing WRITE operation...
# TIME:                   80
# Performing READ operation...
# TIME:                  140
# TIME:                  170
# Performing another WRITE operation...
# TIME:                  200
# Performing another READ operation...
# TIME:                  260
# ** Note: $stop    : /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv(85)
#    Time: 290 ns  Iteration: 1  Instance: /tb_apb
# Break in Module tb_apb at /u/bhavanap/ECE571-2024/finalprj-team_16/bhavana_work/test6/rtl/tb_apb.sv line 85
quit -sim
# End time: 02:58:54 on Dec 05,2024, Elapsed time: 0:01:22
# Errors: 0, Warnings: 3
