\subsection{lime\+:\+:F\+P\+G\+A\+\_\+\+Data\+Packet Struct Reference}
\label{structlime_1_1FPGA__DataPacket}\index{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}}


{\ttfamily \#include $<$data\+Types.\+h$>$}



Collaboration diagram for lime\+:\+:F\+P\+G\+A\+\_\+\+Data\+Packet\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=205pt]{d2/de2/structlime_1_1FPGA__DataPacket__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bf reserved} [8]
\item 
uint64\+\_\+t {\bf counter}
\item 
uint8\+\_\+t {\bf data} [{\bf data\+Length}]
\item 
uint64\+\_\+t {\bf ftr0}
\item 
uint64\+\_\+t {\bf ftr1}
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 13} of file {\bf data\+Types.\+h}.



\subsubsection{Member Data Documentation}
\index{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}!counter@{counter}}
\index{counter@{counter}!lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}}
\paragraph[{counter}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet\+::counter}\label{structlime_1_1FPGA__DataPacket_a7103be181090ccf3c4b9f5e9f8758dea}


Definition at line {\bf 16} of file {\bf data\+Types.\+h}.



Referenced by {\bf lime\+::\+Streamer\+::\+Receive\+Packets\+Loop()}, {\bf lime\+::\+Streamer\+::\+Transmit\+Packets\+Loop()}, and {\bf lime\+::\+F\+P\+G\+A\+::\+Upload\+W\+F\+M()}.

\index{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}!data@{data}}
\index{data@{data}!lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}}
\paragraph[{data}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet\+::data[{\bf data\+Length}]}\label{structlime_1_1FPGA__DataPacket_a94f04a0f69f9a533a18040abc207ee58}


Definition at line {\bf 17} of file {\bf data\+Types.\+h}.



Referenced by {\bf lime\+::\+F\+P\+G\+A\+::\+Upload\+W\+F\+M()}.

\index{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}!ftr0@{ftr0}}
\index{ftr0@{ftr0}!lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}}
\paragraph[{ftr0}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet\+::ftr0}\label{structlime_1_1FPGA__DataPacket_a594c9a84b6e68fc01a3007949e1c6a51}


Definition at line {\bf 19} of file {\bf data\+Types.\+h}.



Referenced by {\bf lime\+::\+Streamer\+::\+Receive\+Packets\+Loop()}.

\index{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}!ftr1@{ftr1}}
\index{ftr1@{ftr1}!lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}}
\paragraph[{ftr1}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet\+::ftr1}\label{structlime_1_1FPGA__DataPacket_a2c01536be458cdb42c99e45c767c330c}


Definition at line {\bf 20} of file {\bf data\+Types.\+h}.



Referenced by {\bf lime\+::\+Streamer\+::\+Receive\+Packets\+Loop()}.

\index{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}!reserved@{reserved}}
\index{reserved@{reserved}!lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet@{lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet}}
\paragraph[{reserved}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t lime\+::\+F\+P\+G\+A\+\_\+\+Data\+Packet\+::reserved[8]}\label{structlime_1_1FPGA__DataPacket_a464b826e1201c770850e325cc255a6ac}


Definition at line {\bf 15} of file {\bf data\+Types.\+h}.



Referenced by {\bf lime\+::\+Streamer\+::\+Receive\+Packets\+Loop()}, {\bf lime\+::\+Streamer\+::\+Transmit\+Packets\+Loop()}, and {\bf lime\+::\+F\+P\+G\+A\+::\+Upload\+W\+F\+M()}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/prefix/default/src/limesuite-\/dev/src/protocols/{\bf data\+Types.\+h}\end{DoxyCompactItemize}
