{'InputSignal': {'DefVars': ['InputSignalEdgeDet'],
                 'Lines': ['12:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a62f1190>]},
 'InputSignalEdge': {'DefVars': ['Lag', 'Lead'],
                     'Lines': ['27:D', '28:D'],
                     'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a62ed1d0>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a6641890>]},
 'InputSignalEdgeDet': {'DefVars': ['InputSignalEdgeDet', 'InputSignalEdge'],
                        'Lines': ['12:D', '21:D'],
                        'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a62f1190>,
                                          <pyverilog.vparser.ast.Assign object at 0x7f12a6295dd0>]},
 'OutputSignal': {'DefVars': ['Lag', 'Lead'],
                  'Lines': ['27:D', '28:D'],
                  'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a62ed1d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a6641890>]}}
