
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.449 ; gain = 4.988 ; free physical = 266785 ; free virtual = 424124
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1" "*.svh"]] 
# }
# synth_design -top wrapper_io_reg_tc1 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top wrapper_io_reg_tc1 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53536
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 267309 ; free virtual = 424649
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_io_reg_tc1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/wrapper_io_reg_tc1.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_128_2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_128x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:47]
INFO: [Synth 8-6157] synthesizing module 'mux_64x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:61]
INFO: [Synth 8-6157] synthesizing module 'mux_32x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:75]
INFO: [Synth 8-6157] synthesizing module 'mux_16x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:89]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:103]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:117]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_reg' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:131]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:117]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:103]
INFO: [Synth 8-6155] done synthesizing module 'mux_16x1' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mux_32x1' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mux_64x1' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mux_128x1' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:47]
INFO: [Synth 8-6155] done synthesizing module 'mux_128_2' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_128_2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_1x128' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:47]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:133]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:133]
INFO: [Synth 8-6157] synthesizing module 'demux_1x64' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:61]
INFO: [Synth 8-6157] synthesizing module 'demux_1x32' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:75]
INFO: [Synth 8-6157] synthesizing module 'demux_1x16' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:90]
INFO: [Synth 8-6157] synthesizing module 'demux_1x8' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:104]
INFO: [Synth 8-6157] synthesizing module 'demux_1x4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:118]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:142]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2_reg' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:142]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x4' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:118]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x8' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:104]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x16' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x32' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:75]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x64' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:61]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x128' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:47]
INFO: [Synth 8-6155] done synthesizing module 'demux_128_2' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_io_reg_tc1' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/wrapper_io_reg_tc1.v:1]
WARNING: [Synth 8-7129] Port com_sel[2] in module wrapper_io_reg_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[1] in module wrapper_io_reg_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[0] in module wrapper_io_reg_tc1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 267297 ; free virtual = 424638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 267188 ; free virtual = 424532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 267186 ; free virtual = 424530
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'in_internal1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/mux.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/demux.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 267125 ; free virtual = 424469
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 512   
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 513   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port com_sel[2] in module wrapper_io_reg_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[1] in module wrapper_io_reg_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[0] in module wrapper_io_reg_tc1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268488 ; free virtual = 425844
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268481 ; free virtual = 425838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268438 ; free virtual = 425795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268864 ; free virtual = 426207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268866 ; free virtual = 426209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268812 ; free virtual = 426155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268806 ; free virtual = 426149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268783 ; free virtual = 426126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268773 ; free virtual = 426116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     3|
|2     |LUT1  |     2|
|3     |LUT3  |   128|
|4     |LUT4  |    82|
|5     |LUT6  |   136|
|6     |MUXF7 |    68|
|7     |MUXF8 |    34|
|8     |FDRE  |   768|
|9     |LD    |   300|
|10    |IBUF  |   152|
|11    |OBUF  |   129|
+------+------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |  1802|
|2     |  demux0             |demux_128_2       |   483|
|3     |    inst0            |demux_1x128       |   169|
|4     |      d128_1         |demux_1x64_623    |    86|
|5     |        d64_1        |demux_1x32_687    |    52|
|6     |          d32_1      |demux_1x16_719    |    26|
|7     |            d16_1    |demux_1x8_735     |    14|
|8     |              d8_1   |demux_1x4_743     |     8|
|9     |                d4_1 |demux_1x2_reg_747 |     5|
|10    |                d4_2 |demux_1x2_reg_748 |     3|
|11    |              d8_2   |demux_1x4_744     |     6|
|12    |                d4_1 |demux_1x2_reg_745 |     3|
|13    |                d4_2 |demux_1x2_reg_746 |     3|
|14    |            d16_2    |demux_1x8_736     |    12|
|15    |              d8_1   |demux_1x4_737     |     6|
|16    |                d4_1 |demux_1x2_reg_741 |     3|
|17    |                d4_2 |demux_1x2_reg_742 |     3|
|18    |              d8_2   |demux_1x4_738     |     6|
|19    |                d4_1 |demux_1x2_reg_739 |     3|
|20    |                d4_2 |demux_1x2_reg_740 |     3|
|21    |          d32_2      |demux_1x16_720    |    26|
|22    |            d16_1    |demux_1x8_721     |    12|
|23    |              d8_1   |demux_1x4_729     |     6|
|24    |                d4_1 |demux_1x2_reg_733 |     3|
|25    |                d4_2 |demux_1x2_reg_734 |     3|
|26    |              d8_2   |demux_1x4_730     |     6|
|27    |                d4_1 |demux_1x2_reg_731 |     3|
|28    |                d4_2 |demux_1x2_reg_732 |     3|
|29    |            d16_2    |demux_1x8_722     |    14|
|30    |              d8_1   |demux_1x4_723     |     6|
|31    |                d4_1 |demux_1x2_reg_727 |     3|
|32    |                d4_2 |demux_1x2_reg_728 |     3|
|33    |              d8_2   |demux_1x4_724     |     8|
|34    |                d4_1 |demux_1x2_reg_725 |     3|
|35    |                d4_2 |demux_1x2_reg_726 |     5|
|36    |        d64_2        |demux_1x32_688    |    34|
|37    |          d32_1      |demux_1x16_689    |    16|
|38    |            d16_1    |demux_1x8_705     |     8|
|39    |              d8_1   |demux_1x4_713     |     4|
|40    |                d4_1 |demux_1x2_reg_717 |     2|
|41    |                d4_2 |demux_1x2_reg_718 |     2|
|42    |              d8_2   |demux_1x4_714     |     4|
|43    |                d4_1 |demux_1x2_reg_715 |     2|
|44    |                d4_2 |demux_1x2_reg_716 |     2|
|45    |            d16_2    |demux_1x8_706     |     8|
|46    |              d8_1   |demux_1x4_707     |     4|
|47    |                d4_1 |demux_1x2_reg_711 |     2|
|48    |                d4_2 |demux_1x2_reg_712 |     2|
|49    |              d8_2   |demux_1x4_708     |     4|
|50    |                d4_1 |demux_1x2_reg_709 |     2|
|51    |                d4_2 |demux_1x2_reg_710 |     2|
|52    |          d32_2      |demux_1x16_690    |    18|
|53    |            d16_1    |demux_1x8_691     |     8|
|54    |              d8_1   |demux_1x4_699     |     4|
|55    |                d4_1 |demux_1x2_reg_703 |     2|
|56    |                d4_2 |demux_1x2_reg_704 |     2|
|57    |              d8_2   |demux_1x4_700     |     4|
|58    |                d4_1 |demux_1x2_reg_701 |     2|
|59    |                d4_2 |demux_1x2_reg_702 |     2|
|60    |            d16_2    |demux_1x8_692     |    10|
|61    |              d8_1   |demux_1x4_693     |     4|
|62    |                d4_1 |demux_1x2_reg_697 |     2|
|63    |                d4_2 |demux_1x2_reg_698 |     2|
|64    |              d8_2   |demux_1x4_694     |     6|
|65    |                d4_1 |demux_1x2_reg_695 |     2|
|66    |                d4_2 |demux_1x2_reg_696 |     4|
|67    |      d128_2         |demux_1x64_624    |    83|
|68    |        d64_1        |demux_1x32_625    |    34|
|69    |          d32_1      |demux_1x16_657    |    16|
|70    |            d16_1    |demux_1x8_673     |     8|
|71    |              d8_1   |demux_1x4_681     |     4|
|72    |                d4_1 |demux_1x2_reg_685 |     2|
|73    |                d4_2 |demux_1x2_reg_686 |     2|
|74    |              d8_2   |demux_1x4_682     |     4|
|75    |                d4_1 |demux_1x2_reg_683 |     2|
|76    |                d4_2 |demux_1x2_reg_684 |     2|
|77    |            d16_2    |demux_1x8_674     |     8|
|78    |              d8_1   |demux_1x4_675     |     4|
|79    |                d4_1 |demux_1x2_reg_679 |     2|
|80    |                d4_2 |demux_1x2_reg_680 |     2|
|81    |              d8_2   |demux_1x4_676     |     4|
|82    |                d4_1 |demux_1x2_reg_677 |     2|
|83    |                d4_2 |demux_1x2_reg_678 |     2|
|84    |          d32_2      |demux_1x16_658    |    18|
|85    |            d16_1    |demux_1x8_659     |     8|
|86    |              d8_1   |demux_1x4_667     |     4|
|87    |                d4_1 |demux_1x2_reg_671 |     2|
|88    |                d4_2 |demux_1x2_reg_672 |     2|
|89    |              d8_2   |demux_1x4_668     |     4|
|90    |                d4_1 |demux_1x2_reg_669 |     2|
|91    |                d4_2 |demux_1x2_reg_670 |     2|
|92    |            d16_2    |demux_1x8_660     |    10|
|93    |              d8_1   |demux_1x4_661     |     4|
|94    |                d4_1 |demux_1x2_reg_665 |     2|
|95    |                d4_2 |demux_1x2_reg_666 |     2|
|96    |              d8_2   |demux_1x4_662     |     6|
|97    |                d4_1 |demux_1x2_reg_663 |     2|
|98    |                d4_2 |demux_1x2_reg_664 |     4|
|99    |        d64_2        |demux_1x32_626    |    49|
|100   |          d32_1      |demux_1x16_627    |    23|
|101   |            d16_1    |demux_1x8_643     |    11|
|102   |              d8_1   |demux_1x4_651     |     5|
|103   |                d4_1 |demux_1x2_reg_655 |     2|
|104   |                d4_2 |demux_1x2_reg_656 |     3|
|105   |              d8_2   |demux_1x4_652     |     6|
|106   |                d4_1 |demux_1x2_reg_653 |     3|
|107   |                d4_2 |demux_1x2_reg_654 |     3|
|108   |            d16_2    |demux_1x8_644     |    12|
|109   |              d8_1   |demux_1x4_645     |     6|
|110   |                d4_1 |demux_1x2_reg_649 |     3|
|111   |                d4_2 |demux_1x2_reg_650 |     3|
|112   |              d8_2   |demux_1x4_646     |     6|
|113   |                d4_1 |demux_1x2_reg_647 |     3|
|114   |                d4_2 |demux_1x2_reg_648 |     3|
|115   |          d32_2      |demux_1x16_628    |    26|
|116   |            d16_1    |demux_1x8_629     |    12|
|117   |              d8_1   |demux_1x4_637     |     6|
|118   |                d4_1 |demux_1x2_reg_641 |     3|
|119   |                d4_2 |demux_1x2_reg_642 |     3|
|120   |              d8_2   |demux_1x4_638     |     6|
|121   |                d4_1 |demux_1x2_reg_639 |     3|
|122   |                d4_2 |demux_1x2_reg_640 |     3|
|123   |            d16_2    |demux_1x8_630     |    14|
|124   |              d8_1   |demux_1x4_631     |     6|
|125   |                d4_1 |demux_1x2_reg_635 |     3|
|126   |                d4_2 |demux_1x2_reg_636 |     3|
|127   |              d8_2   |demux_1x4_632     |     8|
|128   |                d4_1 |demux_1x2_reg_633 |     3|
|129   |                d4_2 |demux_1x2_reg_634 |     5|
|130   |    inst1            |demux_1x128_502   |   169|
|131   |      d128_1         |demux_1x64        |    86|
|132   |        d64_1        |demux_1x32_561    |    52|
|133   |          d32_1      |demux_1x16_593    |    26|
|134   |            d16_1    |demux_1x8_609     |    14|
|135   |              d8_1   |demux_1x4_617     |     8|
|136   |                d4_1 |demux_1x2_reg_621 |     5|
|137   |                d4_2 |demux_1x2_reg_622 |     3|
|138   |              d8_2   |demux_1x4_618     |     6|
|139   |                d4_1 |demux_1x2_reg_619 |     3|
|140   |                d4_2 |demux_1x2_reg_620 |     3|
|141   |            d16_2    |demux_1x8_610     |    12|
|142   |              d8_1   |demux_1x4_611     |     6|
|143   |                d4_1 |demux_1x2_reg_615 |     3|
|144   |                d4_2 |demux_1x2_reg_616 |     3|
|145   |              d8_2   |demux_1x4_612     |     6|
|146   |                d4_1 |demux_1x2_reg_613 |     3|
|147   |                d4_2 |demux_1x2_reg_614 |     3|
|148   |          d32_2      |demux_1x16_594    |    26|
|149   |            d16_1    |demux_1x8_595     |    12|
|150   |              d8_1   |demux_1x4_603     |     6|
|151   |                d4_1 |demux_1x2_reg_607 |     3|
|152   |                d4_2 |demux_1x2_reg_608 |     3|
|153   |              d8_2   |demux_1x4_604     |     6|
|154   |                d4_1 |demux_1x2_reg_605 |     3|
|155   |                d4_2 |demux_1x2_reg_606 |     3|
|156   |            d16_2    |demux_1x8_596     |    14|
|157   |              d8_1   |demux_1x4_597     |     6|
|158   |                d4_1 |demux_1x2_reg_601 |     3|
|159   |                d4_2 |demux_1x2_reg_602 |     3|
|160   |              d8_2   |demux_1x4_598     |     8|
|161   |                d4_1 |demux_1x2_reg_599 |     3|
|162   |                d4_2 |demux_1x2_reg_600 |     5|
|163   |        d64_2        |demux_1x32_562    |    34|
|164   |          d32_1      |demux_1x16_563    |    16|
|165   |            d16_1    |demux_1x8_579     |     8|
|166   |              d8_1   |demux_1x4_587     |     4|
|167   |                d4_1 |demux_1x2_reg_591 |     2|
|168   |                d4_2 |demux_1x2_reg_592 |     2|
|169   |              d8_2   |demux_1x4_588     |     4|
|170   |                d4_1 |demux_1x2_reg_589 |     2|
|171   |                d4_2 |demux_1x2_reg_590 |     2|
|172   |            d16_2    |demux_1x8_580     |     8|
|173   |              d8_1   |demux_1x4_581     |     4|
|174   |                d4_1 |demux_1x2_reg_585 |     2|
|175   |                d4_2 |demux_1x2_reg_586 |     2|
|176   |              d8_2   |demux_1x4_582     |     4|
|177   |                d4_1 |demux_1x2_reg_583 |     2|
|178   |                d4_2 |demux_1x2_reg_584 |     2|
|179   |          d32_2      |demux_1x16_564    |    18|
|180   |            d16_1    |demux_1x8_565     |     8|
|181   |              d8_1   |demux_1x4_573     |     4|
|182   |                d4_1 |demux_1x2_reg_577 |     2|
|183   |                d4_2 |demux_1x2_reg_578 |     2|
|184   |              d8_2   |demux_1x4_574     |     4|
|185   |                d4_1 |demux_1x2_reg_575 |     2|
|186   |                d4_2 |demux_1x2_reg_576 |     2|
|187   |            d16_2    |demux_1x8_566     |    10|
|188   |              d8_1   |demux_1x4_567     |     4|
|189   |                d4_1 |demux_1x2_reg_571 |     2|
|190   |                d4_2 |demux_1x2_reg_572 |     2|
|191   |              d8_2   |demux_1x4_568     |     6|
|192   |                d4_1 |demux_1x2_reg_569 |     2|
|193   |                d4_2 |demux_1x2_reg_570 |     4|
|194   |      d128_2         |demux_1x64_503    |    83|
|195   |        d64_1        |demux_1x32        |    34|
|196   |          d32_1      |demux_1x16_531    |    16|
|197   |            d16_1    |demux_1x8_547     |     8|
|198   |              d8_1   |demux_1x4_555     |     4|
|199   |                d4_1 |demux_1x2_reg_559 |     2|
|200   |                d4_2 |demux_1x2_reg_560 |     2|
|201   |              d8_2   |demux_1x4_556     |     4|
|202   |                d4_1 |demux_1x2_reg_557 |     2|
|203   |                d4_2 |demux_1x2_reg_558 |     2|
|204   |            d16_2    |demux_1x8_548     |     8|
|205   |              d8_1   |demux_1x4_549     |     4|
|206   |                d4_1 |demux_1x2_reg_553 |     2|
|207   |                d4_2 |demux_1x2_reg_554 |     2|
|208   |              d8_2   |demux_1x4_550     |     4|
|209   |                d4_1 |demux_1x2_reg_551 |     2|
|210   |                d4_2 |demux_1x2_reg_552 |     2|
|211   |          d32_2      |demux_1x16_532    |    18|
|212   |            d16_1    |demux_1x8_533     |     8|
|213   |              d8_1   |demux_1x4_541     |     4|
|214   |                d4_1 |demux_1x2_reg_545 |     2|
|215   |                d4_2 |demux_1x2_reg_546 |     2|
|216   |              d8_2   |demux_1x4_542     |     4|
|217   |                d4_1 |demux_1x2_reg_543 |     2|
|218   |                d4_2 |demux_1x2_reg_544 |     2|
|219   |            d16_2    |demux_1x8_534     |    10|
|220   |              d8_1   |demux_1x4_535     |     4|
|221   |                d4_1 |demux_1x2_reg_539 |     2|
|222   |                d4_2 |demux_1x2_reg_540 |     2|
|223   |              d8_2   |demux_1x4_536     |     6|
|224   |                d4_1 |demux_1x2_reg_537 |     2|
|225   |                d4_2 |demux_1x2_reg_538 |     4|
|226   |        d64_2        |demux_1x32_504    |    49|
|227   |          d32_1      |demux_1x16        |    23|
|228   |            d16_1    |demux_1x8_517     |    11|
|229   |              d8_1   |demux_1x4_525     |     5|
|230   |                d4_1 |demux_1x2_reg_529 |     2|
|231   |                d4_2 |demux_1x2_reg_530 |     3|
|232   |              d8_2   |demux_1x4_526     |     6|
|233   |                d4_1 |demux_1x2_reg_527 |     3|
|234   |                d4_2 |demux_1x2_reg_528 |     3|
|235   |            d16_2    |demux_1x8_518     |    12|
|236   |              d8_1   |demux_1x4_519     |     6|
|237   |                d4_1 |demux_1x2_reg_523 |     3|
|238   |                d4_2 |demux_1x2_reg_524 |     3|
|239   |              d8_2   |demux_1x4_520     |     6|
|240   |                d4_1 |demux_1x2_reg_521 |     3|
|241   |                d4_2 |demux_1x2_reg_522 |     3|
|242   |          d32_2      |demux_1x16_505    |    26|
|243   |            d16_1    |demux_1x8         |    12|
|244   |              d8_1   |demux_1x4_511     |     6|
|245   |                d4_1 |demux_1x2_reg_515 |     3|
|246   |                d4_2 |demux_1x2_reg_516 |     3|
|247   |              d8_2   |demux_1x4_512     |     6|
|248   |                d4_1 |demux_1x2_reg_513 |     3|
|249   |                d4_2 |demux_1x2_reg_514 |     3|
|250   |            d16_2    |demux_1x8_506     |    14|
|251   |              d8_1   |demux_1x4         |     6|
|252   |                d4_1 |demux_1x2_reg_509 |     3|
|253   |                d4_2 |demux_1x2_reg_510 |     3|
|254   |              d8_2   |demux_1x4_507     |     8|
|255   |                d4_1 |demux_1x2_reg     |     3|
|256   |                d4_2 |demux_1x2_reg_508 |     5|
|257   |  mux0               |mux_128_2         |   389|
|258   |    inst0            |mux_128x1_248     |   188|
|259   |      m128_0         |mux_64x1_376      |    95|
|260   |        m64_0        |mux_32x1_440      |    46|
|261   |          m32_0      |mux_16x1_472      |    23|
|262   |            m16_0    |mux_8x1_488       |    12|
|263   |              m8_0   |mux_4x1_496       |     7|
|264   |                m4_0 |mux_2x1_reg_500   |     2|
|265   |                m4_1 |mux_2x1_reg_501   |     5|
|266   |              m8_1   |mux_4x1_497       |     5|
|267   |                m4_0 |mux_2x1_reg_498   |     2|
|268   |                m4_1 |mux_2x1_reg_499   |     3|
|269   |            m16_1    |mux_8x1_489       |    11|
|270   |              m8_0   |mux_4x1_490       |     6|
|271   |                m4_0 |mux_2x1_reg_494   |     2|
|272   |                m4_1 |mux_2x1_reg_495   |     4|
|273   |              m8_1   |mux_4x1_491       |     5|
|274   |                m4_0 |mux_2x1_reg_492   |     2|
|275   |                m4_1 |mux_2x1_reg_493   |     3|
|276   |          m32_1      |mux_16x1_473      |    23|
|277   |            m16_0    |mux_8x1_474       |    12|
|278   |              m8_0   |mux_4x1_482       |     7|
|279   |                m4_0 |mux_2x1_reg_486   |     2|
|280   |                m4_1 |mux_2x1_reg_487   |     5|
|281   |              m8_1   |mux_4x1_483       |     5|
|282   |                m4_0 |mux_2x1_reg_484   |     2|
|283   |                m4_1 |mux_2x1_reg_485   |     3|
|284   |            m16_1    |mux_8x1_475       |    11|
|285   |              m8_0   |mux_4x1_476       |     6|
|286   |                m4_0 |mux_2x1_reg_480   |     2|
|287   |                m4_1 |mux_2x1_reg_481   |     4|
|288   |              m8_1   |mux_4x1_477       |     5|
|289   |                m4_0 |mux_2x1_reg_478   |     2|
|290   |                m4_1 |mux_2x1_reg_479   |     3|
|291   |        m64_1        |mux_32x1_441      |    49|
|292   |          m32_0      |mux_16x1_442      |    23|
|293   |            m16_0    |mux_8x1_458       |    12|
|294   |              m8_0   |mux_4x1_466       |     7|
|295   |                m4_0 |mux_2x1_reg_470   |     2|
|296   |                m4_1 |mux_2x1_reg_471   |     5|
|297   |              m8_1   |mux_4x1_467       |     5|
|298   |                m4_0 |mux_2x1_reg_468   |     2|
|299   |                m4_1 |mux_2x1_reg_469   |     3|
|300   |            m16_1    |mux_8x1_459       |    11|
|301   |              m8_0   |mux_4x1_460       |     6|
|302   |                m4_0 |mux_2x1_reg_464   |     2|
|303   |                m4_1 |mux_2x1_reg_465   |     4|
|304   |              m8_1   |mux_4x1_461       |     5|
|305   |                m4_0 |mux_2x1_reg_462   |     2|
|306   |                m4_1 |mux_2x1_reg_463   |     3|
|307   |          m32_1      |mux_16x1_443      |    26|
|308   |            m16_0    |mux_8x1_444       |    15|
|309   |              m8_0   |mux_4x1_452       |    10|
|310   |                m4_0 |mux_2x1_reg_456   |     2|
|311   |                m4_1 |mux_2x1_reg_457   |     8|
|312   |              m8_1   |mux_4x1_453       |     5|
|313   |                m4_0 |mux_2x1_reg_454   |     2|
|314   |                m4_1 |mux_2x1_reg_455   |     3|
|315   |            m16_1    |mux_8x1_445       |    11|
|316   |              m8_0   |mux_4x1_446       |     6|
|317   |                m4_0 |mux_2x1_reg_450   |     2|
|318   |                m4_1 |mux_2x1_reg_451   |     4|
|319   |              m8_1   |mux_4x1_447       |     5|
|320   |                m4_0 |mux_2x1_reg_448   |     2|
|321   |                m4_1 |mux_2x1_reg_449   |     3|
|322   |      m128_1         |mux_64x1_377      |    93|
|323   |        m64_0        |mux_32x1_378      |    46|
|324   |          m32_0      |mux_16x1_410      |    23|
|325   |            m16_0    |mux_8x1_426       |    12|
|326   |              m8_0   |mux_4x1_434       |     7|
|327   |                m4_0 |mux_2x1_reg_438   |     2|
|328   |                m4_1 |mux_2x1_reg_439   |     5|
|329   |              m8_1   |mux_4x1_435       |     5|
|330   |                m4_0 |mux_2x1_reg_436   |     2|
|331   |                m4_1 |mux_2x1_reg_437   |     3|
|332   |            m16_1    |mux_8x1_427       |    11|
|333   |              m8_0   |mux_4x1_428       |     6|
|334   |                m4_0 |mux_2x1_reg_432   |     2|
|335   |                m4_1 |mux_2x1_reg_433   |     4|
|336   |              m8_1   |mux_4x1_429       |     5|
|337   |                m4_0 |mux_2x1_reg_430   |     2|
|338   |                m4_1 |mux_2x1_reg_431   |     3|
|339   |          m32_1      |mux_16x1_411      |    23|
|340   |            m16_0    |mux_8x1_412       |    12|
|341   |              m8_0   |mux_4x1_420       |     7|
|342   |                m4_0 |mux_2x1_reg_424   |     2|
|343   |                m4_1 |mux_2x1_reg_425   |     5|
|344   |              m8_1   |mux_4x1_421       |     5|
|345   |                m4_0 |mux_2x1_reg_422   |     2|
|346   |                m4_1 |mux_2x1_reg_423   |     3|
|347   |            m16_1    |mux_8x1_413       |    11|
|348   |              m8_0   |mux_4x1_414       |     6|
|349   |                m4_0 |mux_2x1_reg_418   |     2|
|350   |                m4_1 |mux_2x1_reg_419   |     4|
|351   |              m8_1   |mux_4x1_415       |     5|
|352   |                m4_0 |mux_2x1_reg_416   |     2|
|353   |                m4_1 |mux_2x1_reg_417   |     3|
|354   |        m64_1        |mux_32x1_379      |    47|
|355   |          m32_0      |mux_16x1_380      |    23|
|356   |            m16_0    |mux_8x1_396       |    12|
|357   |              m8_0   |mux_4x1_404       |     7|
|358   |                m4_0 |mux_2x1_reg_408   |     2|
|359   |                m4_1 |mux_2x1_reg_409   |     5|
|360   |              m8_1   |mux_4x1_405       |     5|
|361   |                m4_0 |mux_2x1_reg_406   |     2|
|362   |                m4_1 |mux_2x1_reg_407   |     3|
|363   |            m16_1    |mux_8x1_397       |    11|
|364   |              m8_0   |mux_4x1_398       |     6|
|365   |                m4_0 |mux_2x1_reg_402   |     2|
|366   |                m4_1 |mux_2x1_reg_403   |     4|
|367   |              m8_1   |mux_4x1_399       |     5|
|368   |                m4_0 |mux_2x1_reg_400   |     2|
|369   |                m4_1 |mux_2x1_reg_401   |     3|
|370   |          m32_1      |mux_16x1_381      |    24|
|371   |            m16_0    |mux_8x1_382       |    13|
|372   |              m8_0   |mux_4x1_390       |     8|
|373   |                m4_0 |mux_2x1_reg_394   |     2|
|374   |                m4_1 |mux_2x1_reg_395   |     6|
|375   |              m8_1   |mux_4x1_391       |     5|
|376   |                m4_0 |mux_2x1_reg_392   |     2|
|377   |                m4_1 |mux_2x1_reg_393   |     3|
|378   |            m16_1    |mux_8x1_383       |    11|
|379   |              m8_0   |mux_4x1_384       |     6|
|380   |                m4_0 |mux_2x1_reg_388   |     2|
|381   |                m4_1 |mux_2x1_reg_389   |     4|
|382   |              m8_1   |mux_4x1_385       |     5|
|383   |                m4_0 |mux_2x1_reg_386   |     2|
|384   |                m4_1 |mux_2x1_reg_387   |     3|
|385   |    inst1            |mux_128x1_249     |   187|
|386   |      m128_0         |mux_64x1_250      |    94|
|387   |        m64_0        |mux_32x1_314      |    46|
|388   |          m32_0      |mux_16x1_346      |    23|
|389   |            m16_0    |mux_8x1_362       |    12|
|390   |              m8_0   |mux_4x1_370       |     7|
|391   |                m4_0 |mux_2x1_reg_374   |     2|
|392   |                m4_1 |mux_2x1_reg_375   |     5|
|393   |              m8_1   |mux_4x1_371       |     5|
|394   |                m4_0 |mux_2x1_reg_372   |     2|
|395   |                m4_1 |mux_2x1_reg_373   |     3|
|396   |            m16_1    |mux_8x1_363       |    11|
|397   |              m8_0   |mux_4x1_364       |     6|
|398   |                m4_0 |mux_2x1_reg_368   |     2|
|399   |                m4_1 |mux_2x1_reg_369   |     4|
|400   |              m8_1   |mux_4x1_365       |     5|
|401   |                m4_0 |mux_2x1_reg_366   |     2|
|402   |                m4_1 |mux_2x1_reg_367   |     3|
|403   |          m32_1      |mux_16x1_347      |    23|
|404   |            m16_0    |mux_8x1_348       |    12|
|405   |              m8_0   |mux_4x1_356       |     7|
|406   |                m4_0 |mux_2x1_reg_360   |     2|
|407   |                m4_1 |mux_2x1_reg_361   |     5|
|408   |              m8_1   |mux_4x1_357       |     5|
|409   |                m4_0 |mux_2x1_reg_358   |     2|
|410   |                m4_1 |mux_2x1_reg_359   |     3|
|411   |            m16_1    |mux_8x1_349       |    11|
|412   |              m8_0   |mux_4x1_350       |     6|
|413   |                m4_0 |mux_2x1_reg_354   |     2|
|414   |                m4_1 |mux_2x1_reg_355   |     4|
|415   |              m8_1   |mux_4x1_351       |     5|
|416   |                m4_0 |mux_2x1_reg_352   |     2|
|417   |                m4_1 |mux_2x1_reg_353   |     3|
|418   |        m64_1        |mux_32x1_315      |    48|
|419   |          m32_0      |mux_16x1_316      |    23|
|420   |            m16_0    |mux_8x1_332       |    12|
|421   |              m8_0   |mux_4x1_340       |     7|
|422   |                m4_0 |mux_2x1_reg_344   |     2|
|423   |                m4_1 |mux_2x1_reg_345   |     5|
|424   |              m8_1   |mux_4x1_341       |     5|
|425   |                m4_0 |mux_2x1_reg_342   |     2|
|426   |                m4_1 |mux_2x1_reg_343   |     3|
|427   |            m16_1    |mux_8x1_333       |    11|
|428   |              m8_0   |mux_4x1_334       |     6|
|429   |                m4_0 |mux_2x1_reg_338   |     2|
|430   |                m4_1 |mux_2x1_reg_339   |     4|
|431   |              m8_1   |mux_4x1_335       |     5|
|432   |                m4_0 |mux_2x1_reg_336   |     2|
|433   |                m4_1 |mux_2x1_reg_337   |     3|
|434   |          m32_1      |mux_16x1_317      |    25|
|435   |            m16_0    |mux_8x1_318       |    14|
|436   |              m8_0   |mux_4x1_326       |     9|
|437   |                m4_0 |mux_2x1_reg_330   |     2|
|438   |                m4_1 |mux_2x1_reg_331   |     7|
|439   |              m8_1   |mux_4x1_327       |     5|
|440   |                m4_0 |mux_2x1_reg_328   |     2|
|441   |                m4_1 |mux_2x1_reg_329   |     3|
|442   |            m16_1    |mux_8x1_319       |    11|
|443   |              m8_0   |mux_4x1_320       |     6|
|444   |                m4_0 |mux_2x1_reg_324   |     2|
|445   |                m4_1 |mux_2x1_reg_325   |     4|
|446   |              m8_1   |mux_4x1_321       |     5|
|447   |                m4_0 |mux_2x1_reg_322   |     2|
|448   |                m4_1 |mux_2x1_reg_323   |     3|
|449   |      m128_1         |mux_64x1_251      |    93|
|450   |        m64_0        |mux_32x1_252      |    46|
|451   |          m32_0      |mux_16x1_284      |    23|
|452   |            m16_0    |mux_8x1_300       |    12|
|453   |              m8_0   |mux_4x1_308       |     7|
|454   |                m4_0 |mux_2x1_reg_312   |     2|
|455   |                m4_1 |mux_2x1_reg_313   |     5|
|456   |              m8_1   |mux_4x1_309       |     5|
|457   |                m4_0 |mux_2x1_reg_310   |     2|
|458   |                m4_1 |mux_2x1_reg_311   |     3|
|459   |            m16_1    |mux_8x1_301       |    11|
|460   |              m8_0   |mux_4x1_302       |     6|
|461   |                m4_0 |mux_2x1_reg_306   |     2|
|462   |                m4_1 |mux_2x1_reg_307   |     4|
|463   |              m8_1   |mux_4x1_303       |     5|
|464   |                m4_0 |mux_2x1_reg_304   |     2|
|465   |                m4_1 |mux_2x1_reg_305   |     3|
|466   |          m32_1      |mux_16x1_285      |    23|
|467   |            m16_0    |mux_8x1_286       |    12|
|468   |              m8_0   |mux_4x1_294       |     7|
|469   |                m4_0 |mux_2x1_reg_298   |     2|
|470   |                m4_1 |mux_2x1_reg_299   |     5|
|471   |              m8_1   |mux_4x1_295       |     5|
|472   |                m4_0 |mux_2x1_reg_296   |     2|
|473   |                m4_1 |mux_2x1_reg_297   |     3|
|474   |            m16_1    |mux_8x1_287       |    11|
|475   |              m8_0   |mux_4x1_288       |     6|
|476   |                m4_0 |mux_2x1_reg_292   |     2|
|477   |                m4_1 |mux_2x1_reg_293   |     4|
|478   |              m8_1   |mux_4x1_289       |     5|
|479   |                m4_0 |mux_2x1_reg_290   |     2|
|480   |                m4_1 |mux_2x1_reg_291   |     3|
|481   |        m64_1        |mux_32x1_253      |    47|
|482   |          m32_0      |mux_16x1_254      |    23|
|483   |            m16_0    |mux_8x1_270       |    12|
|484   |              m8_0   |mux_4x1_278       |     7|
|485   |                m4_0 |mux_2x1_reg_282   |     2|
|486   |                m4_1 |mux_2x1_reg_283   |     5|
|487   |              m8_1   |mux_4x1_279       |     5|
|488   |                m4_0 |mux_2x1_reg_280   |     2|
|489   |                m4_1 |mux_2x1_reg_281   |     3|
|490   |            m16_1    |mux_8x1_271       |    11|
|491   |              m8_0   |mux_4x1_272       |     6|
|492   |                m4_0 |mux_2x1_reg_276   |     2|
|493   |                m4_1 |mux_2x1_reg_277   |     4|
|494   |              m8_1   |mux_4x1_273       |     5|
|495   |                m4_0 |mux_2x1_reg_274   |     2|
|496   |                m4_1 |mux_2x1_reg_275   |     3|
|497   |          m32_1      |mux_16x1_255      |    24|
|498   |            m16_0    |mux_8x1_256       |    13|
|499   |              m8_0   |mux_4x1_264       |     8|
|500   |                m4_0 |mux_2x1_reg_268   |     2|
|501   |                m4_1 |mux_2x1_reg_269   |     6|
|502   |              m8_1   |mux_4x1_265       |     5|
|503   |                m4_0 |mux_2x1_reg_266   |     2|
|504   |                m4_1 |mux_2x1_reg_267   |     3|
|505   |            m16_1    |mux_8x1_257       |    11|
|506   |              m8_0   |mux_4x1_258       |     6|
|507   |                m4_0 |mux_2x1_reg_262   |     2|
|508   |                m4_1 |mux_2x1_reg_263   |     4|
|509   |              m8_1   |mux_4x1_259       |     5|
|510   |                m4_0 |mux_2x1_reg_260   |     2|
|511   |                m4_1 |mux_2x1_reg_261   |     3|
|512   |  mux1               |mux_128_2_0       |   646|
|513   |    inst0            |mux_128x1         |   188|
|514   |      m128_0         |mux_64x1_122      |    95|
|515   |        m64_0        |mux_32x1_186      |    46|
|516   |          m32_0      |mux_16x1_218      |    23|
|517   |            m16_0    |mux_8x1_234       |    12|
|518   |              m8_0   |mux_4x1_242       |     7|
|519   |                m4_0 |mux_2x1_reg_246   |     2|
|520   |                m4_1 |mux_2x1_reg_247   |     5|
|521   |              m8_1   |mux_4x1_243       |     5|
|522   |                m4_0 |mux_2x1_reg_244   |     2|
|523   |                m4_1 |mux_2x1_reg_245   |     3|
|524   |            m16_1    |mux_8x1_235       |    11|
|525   |              m8_0   |mux_4x1_236       |     6|
|526   |                m4_0 |mux_2x1_reg_240   |     2|
|527   |                m4_1 |mux_2x1_reg_241   |     4|
|528   |              m8_1   |mux_4x1_237       |     5|
|529   |                m4_0 |mux_2x1_reg_238   |     2|
|530   |                m4_1 |mux_2x1_reg_239   |     3|
|531   |          m32_1      |mux_16x1_219      |    23|
|532   |            m16_0    |mux_8x1_220       |    12|
|533   |              m8_0   |mux_4x1_228       |     7|
|534   |                m4_0 |mux_2x1_reg_232   |     2|
|535   |                m4_1 |mux_2x1_reg_233   |     5|
|536   |              m8_1   |mux_4x1_229       |     5|
|537   |                m4_0 |mux_2x1_reg_230   |     2|
|538   |                m4_1 |mux_2x1_reg_231   |     3|
|539   |            m16_1    |mux_8x1_221       |    11|
|540   |              m8_0   |mux_4x1_222       |     6|
|541   |                m4_0 |mux_2x1_reg_226   |     2|
|542   |                m4_1 |mux_2x1_reg_227   |     4|
|543   |              m8_1   |mux_4x1_223       |     5|
|544   |                m4_0 |mux_2x1_reg_224   |     2|
|545   |                m4_1 |mux_2x1_reg_225   |     3|
|546   |        m64_1        |mux_32x1_187      |    49|
|547   |          m32_0      |mux_16x1_188      |    23|
|548   |            m16_0    |mux_8x1_204       |    12|
|549   |              m8_0   |mux_4x1_212       |     7|
|550   |                m4_0 |mux_2x1_reg_216   |     2|
|551   |                m4_1 |mux_2x1_reg_217   |     5|
|552   |              m8_1   |mux_4x1_213       |     5|
|553   |                m4_0 |mux_2x1_reg_214   |     2|
|554   |                m4_1 |mux_2x1_reg_215   |     3|
|555   |            m16_1    |mux_8x1_205       |    11|
|556   |              m8_0   |mux_4x1_206       |     6|
|557   |                m4_0 |mux_2x1_reg_210   |     2|
|558   |                m4_1 |mux_2x1_reg_211   |     4|
|559   |              m8_1   |mux_4x1_207       |     5|
|560   |                m4_0 |mux_2x1_reg_208   |     2|
|561   |                m4_1 |mux_2x1_reg_209   |     3|
|562   |          m32_1      |mux_16x1_189      |    26|
|563   |            m16_0    |mux_8x1_190       |    15|
|564   |              m8_0   |mux_4x1_198       |    10|
|565   |                m4_0 |mux_2x1_reg_202   |     2|
|566   |                m4_1 |mux_2x1_reg_203   |     8|
|567   |              m8_1   |mux_4x1_199       |     5|
|568   |                m4_0 |mux_2x1_reg_200   |     2|
|569   |                m4_1 |mux_2x1_reg_201   |     3|
|570   |            m16_1    |mux_8x1_191       |    11|
|571   |              m8_0   |mux_4x1_192       |     6|
|572   |                m4_0 |mux_2x1_reg_196   |     2|
|573   |                m4_1 |mux_2x1_reg_197   |     4|
|574   |              m8_1   |mux_4x1_193       |     5|
|575   |                m4_0 |mux_2x1_reg_194   |     2|
|576   |                m4_1 |mux_2x1_reg_195   |     3|
|577   |      m128_1         |mux_64x1_123      |    93|
|578   |        m64_0        |mux_32x1_124      |    46|
|579   |          m32_0      |mux_16x1_156      |    23|
|580   |            m16_0    |mux_8x1_172       |    12|
|581   |              m8_0   |mux_4x1_180       |     7|
|582   |                m4_0 |mux_2x1_reg_184   |     2|
|583   |                m4_1 |mux_2x1_reg_185   |     5|
|584   |              m8_1   |mux_4x1_181       |     5|
|585   |                m4_0 |mux_2x1_reg_182   |     2|
|586   |                m4_1 |mux_2x1_reg_183   |     3|
|587   |            m16_1    |mux_8x1_173       |    11|
|588   |              m8_0   |mux_4x1_174       |     6|
|589   |                m4_0 |mux_2x1_reg_178   |     2|
|590   |                m4_1 |mux_2x1_reg_179   |     4|
|591   |              m8_1   |mux_4x1_175       |     5|
|592   |                m4_0 |mux_2x1_reg_176   |     2|
|593   |                m4_1 |mux_2x1_reg_177   |     3|
|594   |          m32_1      |mux_16x1_157      |    23|
|595   |            m16_0    |mux_8x1_158       |    12|
|596   |              m8_0   |mux_4x1_166       |     7|
|597   |                m4_0 |mux_2x1_reg_170   |     2|
|598   |                m4_1 |mux_2x1_reg_171   |     5|
|599   |              m8_1   |mux_4x1_167       |     5|
|600   |                m4_0 |mux_2x1_reg_168   |     2|
|601   |                m4_1 |mux_2x1_reg_169   |     3|
|602   |            m16_1    |mux_8x1_159       |    11|
|603   |              m8_0   |mux_4x1_160       |     6|
|604   |                m4_0 |mux_2x1_reg_164   |     2|
|605   |                m4_1 |mux_2x1_reg_165   |     4|
|606   |              m8_1   |mux_4x1_161       |     5|
|607   |                m4_0 |mux_2x1_reg_162   |     2|
|608   |                m4_1 |mux_2x1_reg_163   |     3|
|609   |        m64_1        |mux_32x1_125      |    47|
|610   |          m32_0      |mux_16x1_126      |    23|
|611   |            m16_0    |mux_8x1_142       |    12|
|612   |              m8_0   |mux_4x1_150       |     7|
|613   |                m4_0 |mux_2x1_reg_154   |     2|
|614   |                m4_1 |mux_2x1_reg_155   |     5|
|615   |              m8_1   |mux_4x1_151       |     5|
|616   |                m4_0 |mux_2x1_reg_152   |     2|
|617   |                m4_1 |mux_2x1_reg_153   |     3|
|618   |            m16_1    |mux_8x1_143       |    11|
|619   |              m8_0   |mux_4x1_144       |     6|
|620   |                m4_0 |mux_2x1_reg_148   |     2|
|621   |                m4_1 |mux_2x1_reg_149   |     4|
|622   |              m8_1   |mux_4x1_145       |     5|
|623   |                m4_0 |mux_2x1_reg_146   |     2|
|624   |                m4_1 |mux_2x1_reg_147   |     3|
|625   |          m32_1      |mux_16x1_127      |    24|
|626   |            m16_0    |mux_8x1_128       |    13|
|627   |              m8_0   |mux_4x1_136       |     8|
|628   |                m4_0 |mux_2x1_reg_140   |     2|
|629   |                m4_1 |mux_2x1_reg_141   |     6|
|630   |              m8_1   |mux_4x1_137       |     5|
|631   |                m4_0 |mux_2x1_reg_138   |     2|
|632   |                m4_1 |mux_2x1_reg_139   |     3|
|633   |            m16_1    |mux_8x1_129       |    11|
|634   |              m8_0   |mux_4x1_130       |     6|
|635   |                m4_0 |mux_2x1_reg_134   |     2|
|636   |                m4_1 |mux_2x1_reg_135   |     4|
|637   |              m8_1   |mux_4x1_131       |     5|
|638   |                m4_0 |mux_2x1_reg_132   |     2|
|639   |                m4_1 |mux_2x1_reg_133   |     3|
|640   |    inst1            |mux_128x1_1       |   187|
|641   |      m128_0         |mux_64x1          |    94|
|642   |        m64_0        |mux_32x1_60       |    46|
|643   |          m32_0      |mux_16x1_92       |    23|
|644   |            m16_0    |mux_8x1_108       |    12|
|645   |              m8_0   |mux_4x1_116       |     7|
|646   |                m4_0 |mux_2x1_reg_120   |     2|
|647   |                m4_1 |mux_2x1_reg_121   |     5|
|648   |              m8_1   |mux_4x1_117       |     5|
|649   |                m4_0 |mux_2x1_reg_118   |     2|
|650   |                m4_1 |mux_2x1_reg_119   |     3|
|651   |            m16_1    |mux_8x1_109       |    11|
|652   |              m8_0   |mux_4x1_110       |     6|
|653   |                m4_0 |mux_2x1_reg_114   |     2|
|654   |                m4_1 |mux_2x1_reg_115   |     4|
|655   |              m8_1   |mux_4x1_111       |     5|
|656   |                m4_0 |mux_2x1_reg_112   |     2|
|657   |                m4_1 |mux_2x1_reg_113   |     3|
|658   |          m32_1      |mux_16x1_93       |    23|
|659   |            m16_0    |mux_8x1_94        |    12|
|660   |              m8_0   |mux_4x1_102       |     7|
|661   |                m4_0 |mux_2x1_reg_106   |     2|
|662   |                m4_1 |mux_2x1_reg_107   |     5|
|663   |              m8_1   |mux_4x1_103       |     5|
|664   |                m4_0 |mux_2x1_reg_104   |     2|
|665   |                m4_1 |mux_2x1_reg_105   |     3|
|666   |            m16_1    |mux_8x1_95        |    11|
|667   |              m8_0   |mux_4x1_96        |     6|
|668   |                m4_0 |mux_2x1_reg_100   |     2|
|669   |                m4_1 |mux_2x1_reg_101   |     4|
|670   |              m8_1   |mux_4x1_97        |     5|
|671   |                m4_0 |mux_2x1_reg_98    |     2|
|672   |                m4_1 |mux_2x1_reg_99    |     3|
|673   |        m64_1        |mux_32x1_61       |    48|
|674   |          m32_0      |mux_16x1_62       |    23|
|675   |            m16_0    |mux_8x1_78        |    12|
|676   |              m8_0   |mux_4x1_86        |     7|
|677   |                m4_0 |mux_2x1_reg_90    |     2|
|678   |                m4_1 |mux_2x1_reg_91    |     5|
|679   |              m8_1   |mux_4x1_87        |     5|
|680   |                m4_0 |mux_2x1_reg_88    |     2|
|681   |                m4_1 |mux_2x1_reg_89    |     3|
|682   |            m16_1    |mux_8x1_79        |    11|
|683   |              m8_0   |mux_4x1_80        |     6|
|684   |                m4_0 |mux_2x1_reg_84    |     2|
|685   |                m4_1 |mux_2x1_reg_85    |     4|
|686   |              m8_1   |mux_4x1_81        |     5|
|687   |                m4_0 |mux_2x1_reg_82    |     2|
|688   |                m4_1 |mux_2x1_reg_83    |     3|
|689   |          m32_1      |mux_16x1_63       |    25|
|690   |            m16_0    |mux_8x1_64        |    14|
|691   |              m8_0   |mux_4x1_72        |     9|
|692   |                m4_0 |mux_2x1_reg_76    |     2|
|693   |                m4_1 |mux_2x1_reg_77    |     7|
|694   |              m8_1   |mux_4x1_73        |     5|
|695   |                m4_0 |mux_2x1_reg_74    |     2|
|696   |                m4_1 |mux_2x1_reg_75    |     3|
|697   |            m16_1    |mux_8x1_65        |    11|
|698   |              m8_0   |mux_4x1_66        |     6|
|699   |                m4_0 |mux_2x1_reg_70    |     2|
|700   |                m4_1 |mux_2x1_reg_71    |     4|
|701   |              m8_1   |mux_4x1_67        |     5|
|702   |                m4_0 |mux_2x1_reg_68    |     2|
|703   |                m4_1 |mux_2x1_reg_69    |     3|
|704   |      m128_1         |mux_64x1_2        |    93|
|705   |        m64_0        |mux_32x1          |    46|
|706   |          m32_0      |mux_16x1_30       |    23|
|707   |            m16_0    |mux_8x1_46        |    12|
|708   |              m8_0   |mux_4x1_54        |     7|
|709   |                m4_0 |mux_2x1_reg_58    |     2|
|710   |                m4_1 |mux_2x1_reg_59    |     5|
|711   |              m8_1   |mux_4x1_55        |     5|
|712   |                m4_0 |mux_2x1_reg_56    |     2|
|713   |                m4_1 |mux_2x1_reg_57    |     3|
|714   |            m16_1    |mux_8x1_47        |    11|
|715   |              m8_0   |mux_4x1_48        |     6|
|716   |                m4_0 |mux_2x1_reg_52    |     2|
|717   |                m4_1 |mux_2x1_reg_53    |     4|
|718   |              m8_1   |mux_4x1_49        |     5|
|719   |                m4_0 |mux_2x1_reg_50    |     2|
|720   |                m4_1 |mux_2x1_reg_51    |     3|
|721   |          m32_1      |mux_16x1_31       |    23|
|722   |            m16_0    |mux_8x1_32        |    12|
|723   |              m8_0   |mux_4x1_40        |     7|
|724   |                m4_0 |mux_2x1_reg_44    |     2|
|725   |                m4_1 |mux_2x1_reg_45    |     5|
|726   |              m8_1   |mux_4x1_41        |     5|
|727   |                m4_0 |mux_2x1_reg_42    |     2|
|728   |                m4_1 |mux_2x1_reg_43    |     3|
|729   |            m16_1    |mux_8x1_33        |    11|
|730   |              m8_0   |mux_4x1_34        |     6|
|731   |                m4_0 |mux_2x1_reg_38    |     2|
|732   |                m4_1 |mux_2x1_reg_39    |     4|
|733   |              m8_1   |mux_4x1_35        |     5|
|734   |                m4_0 |mux_2x1_reg_36    |     2|
|735   |                m4_1 |mux_2x1_reg_37    |     3|
|736   |        m64_1        |mux_32x1_3        |    47|
|737   |          m32_0      |mux_16x1          |    23|
|738   |            m16_0    |mux_8x1_16        |    12|
|739   |              m8_0   |mux_4x1_24        |     7|
|740   |                m4_0 |mux_2x1_reg_28    |     2|
|741   |                m4_1 |mux_2x1_reg_29    |     5|
|742   |              m8_1   |mux_4x1_25        |     5|
|743   |                m4_0 |mux_2x1_reg_26    |     2|
|744   |                m4_1 |mux_2x1_reg_27    |     3|
|745   |            m16_1    |mux_8x1_17        |    11|
|746   |              m8_0   |mux_4x1_18        |     6|
|747   |                m4_0 |mux_2x1_reg_22    |     2|
|748   |                m4_1 |mux_2x1_reg_23    |     4|
|749   |              m8_1   |mux_4x1_19        |     5|
|750   |                m4_0 |mux_2x1_reg_20    |     2|
|751   |                m4_1 |mux_2x1_reg_21    |     3|
|752   |          m32_1      |mux_16x1_4        |    24|
|753   |            m16_0    |mux_8x1           |    13|
|754   |              m8_0   |mux_4x1_10        |     8|
|755   |                m4_0 |mux_2x1_reg_14    |     2|
|756   |                m4_1 |mux_2x1_reg_15    |     6|
|757   |              m8_1   |mux_4x1_11        |     5|
|758   |                m4_0 |mux_2x1_reg_12    |     2|
|759   |                m4_1 |mux_2x1_reg_13    |     3|
|760   |            m16_1    |mux_8x1_5         |    11|
|761   |              m8_0   |mux_4x1           |     6|
|762   |                m4_0 |mux_2x1_reg_8     |     2|
|763   |                m4_1 |mux_2x1_reg_9     |     4|
|764   |              m8_1   |mux_4x1_6         |     5|
|765   |                m4_0 |mux_2x1_reg       |     2|
|766   |                m4_1 |mux_2x1_reg_7     |     3|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268755 ; free virtual = 426098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268734 ; free virtual = 426077
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268730 ; free virtual = 426073
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2885.559 ; gain = 0.000 ; free physical = 268734 ; free virtual = 426077
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 150 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.559 ; gain = 0.000 ; free physical = 265582 ; free virtual = 422943
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 300 instances were transformed.
  LD => LDCE: 150 instances
  LD => LDCE (inverted pins: G): 150 instances

Synth Design complete, checksum: 707d3fc9
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2885.559 ; gain = 29.109 ; free physical = 265654 ; free virtual = 423019
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/util_temp_wrapper_io_reg_tc1_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/timing_temp_wrapper_io_reg_tc1_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2979.230 ; gain = 93.672 ; free physical = 269351 ; free virtual = 426724
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/power_temp_wrapper_io_reg_tc1_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_tc1/power_temp_wrapper_io_reg_tc1_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue May 24 03:05:02 2022...
real 61.66
user 67.80
sys 8.01
