Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: mm_manager.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mm_manager.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mm_manager"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : mm_manager
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" into library work
Parsing entity <TLB>.
Parsing architecture <Behavioral> of entity <tlb>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Rom.vhd" into library work
Parsing entity <Rom>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" into library work
Parsing entity <Device_Ram2>.
Parsing architecture <Behavioral> of entity <device_ram2>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" into library work
Parsing entity <Device_Ram1>.
Parsing architecture <Behavioral> of entity <device_ram1>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" into library work
Parsing entity <Device_Flash>.
Parsing architecture <Behavioral> of entity <device_flash>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd" into library work
Parsing entity <Device_COM>.
Parsing architecture <Behavioral> of entity <device_com>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" into library work
Parsing entity <mm_manager>.
Parsing architecture <Behavioral> of entity <mm_manager>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mm_manager> (architecture <Behavioral>) from library <work>.

Elaborating entity <TLB> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" Line 112. Case statement is complete. others clause is never selected

Elaborating entity <Rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <Device_Ram1> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" Line 92. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" Line 107. Case statement is complete. others clause is never selected

Elaborating entity <Device_Ram2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" Line 92. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" Line 107. Case statement is complete. others clause is never selected

Elaborating entity <Device_Flash> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" Line 217. Case statement is complete. others clause is never selected

Elaborating entity <Device_COM> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" Line 454. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mm_manager>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd".
WARNING:Xst:647 - Input <Status<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready>.
    Found 2-bit register for signal <mem_error>.
    Found 32-bit register for signal <BadVAddr>.
    Found 1-bit register for signal <ram1Write>.
    Found 1-bit register for signal <ram1Read>.
    Found 1-bit register for signal <ram2Write>.
    Found 1-bit register for signal <ram2Read>.
    Found 1-bit register for signal <flashWrite>.
    Found 1-bit register for signal <flashRead>.
    Found 1-bit register for signal <comWrite>.
    Found 1-bit register for signal <comRead>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_304>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_305>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_306>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_307>.
    Found 32-bit register for signal <Data_out>.
    Found 4-bit register for signal <bitmapx>.
    Found 8x1-bit Read Only RAM for signal <flag[2]_GND_277_o_Mux_53_o>
    Found 16x7-bit Read Only RAM for signal <DYP1>
    Found 1-bit 7-to-1 multiplexer for signal <flag[2]_GND_3_o_Mux_24_o> created at line 350.
    Found 16-bit 4-to-1 multiplexer for signal <SW[5]_GND_3_o_wide_mux_63_OUT> created at line 462.
    Found 1-bit 3-to-1 multiplexer for signal <SW[5]_GND_3_o_Mux_65_o> created at line 462.
    Found 4-bit 5-to-1 multiplexer for signal <_n0255> created at line 350.
    Found 1-bit tristate buffer for signal <bitmapx<3>> created at line 326
    Found 1-bit tristate buffer for signal <bitmapx<2>> created at line 326
    Found 1-bit tristate buffer for signal <bitmapx<1>> created at line 326
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <bitmapx<0>> created at line 326
    Found 32-bit comparator lessequal for signal <n0000> created at line 318
    Found 32-bit comparator lessequal for signal <n0002> created at line 318
    Found 32-bit comparator lessequal for signal <n0005> created at line 319
    Found 32-bit comparator lessequal for signal <n0007> created at line 320
    Found 32-bit comparator lessequal for signal <n0009> created at line 320
    Found 32-bit comparator lessequal for signal <n0012> created at line 321
    Found 32-bit comparator lessequal for signal <n0014> created at line 321
    Summary:
	inferred   2 RAM(s).
	inferred  83 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   7 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <mm_manager> synthesized.

Synthesizing Unit <TLB>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd".
WARNING:Xst:647 - Input <Index<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryHi<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 63-bit register for signal <tlb<14>>.
    Found 63-bit register for signal <tlb<13>>.
    Found 63-bit register for signal <tlb<12>>.
    Found 63-bit register for signal <tlb<11>>.
    Found 63-bit register for signal <tlb<10>>.
    Found 63-bit register for signal <tlb<9>>.
    Found 63-bit register for signal <tlb<8>>.
    Found 63-bit register for signal <tlb<7>>.
    Found 63-bit register for signal <tlb<6>>.
    Found 63-bit register for signal <tlb<5>>.
    Found 63-bit register for signal <tlb<4>>.
    Found 63-bit register for signal <tlb<3>>.
    Found 63-bit register for signal <tlb<2>>.
    Found 63-bit register for signal <tlb<1>>.
    Found 63-bit register for signal <tlb<0>>.
    Found 63-bit register for signal <tlb<15>>.
INFO:Xst:3019 - HDL ADVISOR - 1008 flip-flops were inferred for signal <tlb>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 63-bit 16-to-1 multiplexer for signal <n1859> created at line 110.
    Found 16-bit 4-to-1 multiplexer for signal <bitmap> created at line 102.
    Found 32-bit comparator lessequal for signal <n0000> created at line 59
    Found 32-bit comparator greater for signal <Vaddr[31]_PWR_6_o_LessThan_2_o> created at line 59
    Found 19-bit comparator equal for signal <tlb[0][62]_Vaddr[31]_equal_3_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[1][62]_Vaddr[31]_equal_4_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[2][62]_Vaddr[31]_equal_5_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[3][62]_Vaddr[31]_equal_6_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[4][62]_Vaddr[31]_equal_7_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[5][62]_Vaddr[31]_equal_8_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[6][62]_Vaddr[31]_equal_9_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[7][62]_Vaddr[31]_equal_10_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[8][62]_Vaddr[31]_equal_11_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[9][62]_Vaddr[31]_equal_12_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[10][62]_Vaddr[31]_equal_13_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[11][62]_Vaddr[31]_equal_14_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[12][62]_Vaddr[31]_equal_15_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[13][62]_Vaddr[31]_equal_16_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[14][62]_Vaddr[31]_equal_17_o> created at line 68
    Found 19-bit comparator equal for signal <tlb[15][62]_Vaddr[31]_equal_18_o> created at line 68
    Summary:
	inferred 1008 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred 728 Multiplexer(s).
Unit <TLB> synthesized.

Synthesizing Unit <Rom>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Rom.vhd".
WARNING:Xst:647 - Input <Paddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <Rom> synthesized.

Synthesizing Unit <Device_Ram1>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd".
    Found 1-bit register for signal <Ram1_Ready>.
    Found 1-bit register for signal <Ram1OE>.
    Found 1-bit register for signal <Ram1WE>.
    Found 3-bit register for signal <Ram1_State>.
    Found 20-bit register for signal <Ram1Addr>.
    Found 32-bit register for signal <Ram1_State[2]_dff_12_OUT>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_123>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_124>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_125>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_126>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_127>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_128>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_129>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_130>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_131>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_132>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_133>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_134>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_135>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_136>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_137>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_138>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_139>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_140>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_141>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_142>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_143>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_144>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_145>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_146>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_147>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_148>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_149>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_150>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_151>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_152>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_153>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_154>.
    Found 1-bit register for signal <Ram1EN>.
    Found finite state machine <FSM_0> for signal <Ram1_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_Ram1Write_OR_34_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ram1_init                                      |
    | Power Up State     | ram1_init                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 54
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Ram1> synthesized.

Synthesizing Unit <Device_Ram2>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd".
    Found 1-bit register for signal <Ram2_Ready>.
    Found 1-bit register for signal <Ram2OE>.
    Found 1-bit register for signal <Ram2WE>.
    Found 3-bit register for signal <Ram2_State>.
    Found 20-bit register for signal <Ram2Addr>.
    Found 32-bit register for signal <Ram2_State[2]_dff_12_OUT>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_159>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_160>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_161>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_162>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_163>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_164>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_165>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_166>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_167>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_168>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_169>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_170>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_171>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_172>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_173>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_174>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_175>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_176>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_177>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_178>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_179>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_180>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_181>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_182>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_183>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_184>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_185>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_186>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_187>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_188>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_189>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_190>.
    Found 1-bit register for signal <Ram2EN>.
    Found finite state machine <FSM_1> for signal <Ram2_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_Ram2Write_OR_35_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ram2_init                                      |
    | Power Up State     | ram2_init                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram2Data<31>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<30>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<29>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<28>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<27>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<26>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<25>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<24>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<23>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<22>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<21>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<20>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<19>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<18>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<17>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<16>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<15>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<14>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<13>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<12>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<11>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<10>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<9>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<8>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<7>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<6>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<5>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<4>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<3>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<2>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<1>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<0>> created at line 54
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Ram2> synthesized.

Synthesizing Unit <Device_Flash>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd".
WARNING:Xst:647 - Input <Paddr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <FlashOE>.
    Found 2-bit register for signal <cond_flash>.
    Found 5-bit register for signal <flash_state>.
    Found 16-bit register for signal <flash_state[4]_dff_21_OUT>.
    Found 23-bit register for signal <FlashAddr>.
    Found 32-bit register for signal <Data_out>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_240>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_241>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_242>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_243>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_244>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_245>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_246>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_247>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_248>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_249>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_250>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_251>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_252>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_253>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_254>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_255>.
    Found 1-bit register for signal <Flash_Ready>.
    Found 1-bit register for signal <FlashWE>.
    Found finite state machine <FSM_2> for signal <flash_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_FlashWrite_OR_36_o (positive)              |
    | Reset type         | asynchronous                                   |
    | Reset State        | flash_init                                     |
    | Power Up State     | flash_init                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <Paddr[22]_GND_140_o_add_7_OUT> created at line 150.
    Found 2-bit adder for signal <cond_flash[1]_GND_140_o_add_10_OUT> created at line 158.
    Found 4x1-bit Read Only RAM for signal <cond_flash[1]_GND_141_o_Mux_29_o>
    Found 1-bit tristate buffer for signal <FlashData<15>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<14>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<13>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<12>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<11>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<10>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<9>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<8>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<7>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<6>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<5>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<4>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<3>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<2>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<1>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<0>> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Flash> synthesized.

Synthesizing Unit <Device_COM>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd".
    Found 2-bit register for signal <com_status>.
    Found 1-bit register for signal <wrn>.
    Found 32-bit register for signal <fr_state[2]_dff_14_OUT>.
    Found 1-bit register for signal <COM_Ready>.
    Found 32-bit register for signal <Data_out>.
    Found 3-bit register for signal <fr_state>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_259>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_260>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_261>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_262>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_263>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_264>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_265>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_266>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_267>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_268>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_269>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_270>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_271>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_272>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_273>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_274>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_275>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_276>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_277>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_278>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_279>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_280>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_281>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_282>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_283>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_284>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_285>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_286>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_287>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_288>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_289>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_290>.
    Found 1-bit register for signal <rdn>.
INFO:Xst:1799 - State recv2 is never reached in FSM <fr_state>.
    Found finite state machine <FSM_3> for signal <fr_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | COM_Write_rst_OR_54_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | com_init                                       |
    | Power Up State     | com_init                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 64
    Found 1-bit tristate buffer for signal <bitmap<3>> created at line 140
    Found 1-bit tristate buffer for signal <bitmap<2>> created at line 140
    Found 1-bit tristate buffer for signal <bitmap<1>> created at line 140
    Found 1-bit tristate buffer for signal <bitmap<0>> created at line 140
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred  36 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_COM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port Read Only RAM                 : 1
 16x7-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 22-bit adder                                          : 1
# Registers                                            : 172
 1-bit register                                        : 139
 16-bit register                                       : 1
 2-bit register                                        : 3
 20-bit register                                       : 2
 23-bit register                                       : 1
 32-bit register                                       : 9
 4-bit register                                        : 1
 63-bit register                                       : 16
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 25
 19-bit comparator equal                               : 16
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 8
# Multiplexers                                         : 785
 1-bit 2-to-1 multiplexer                              : 741
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 10
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 8
 23-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 5-to-1 multiplexer                              : 1
 63-bit 16-to-1 multiplexer                            : 1
# Tristates                                            : 120
 1-bit tristate buffer                                 : 120
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Ram1_State[2]_clk_DFF_123> in Unit <u3> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram1_State[2]_clk_DFF_124> <Ram1_State[2]_clk_DFF_125> <Ram1_State[2]_clk_DFF_128> <Ram1_State[2]_clk_DFF_126> <Ram1_State[2]_clk_DFF_127> <Ram1_State[2]_clk_DFF_129> <Ram1_State[2]_clk_DFF_130> <Ram1_State[2]_clk_DFF_131> <Ram1_State[2]_clk_DFF_132> <Ram1_State[2]_clk_DFF_133> <Ram1_State[2]_clk_DFF_134> <Ram1_State[2]_clk_DFF_137> <Ram1_State[2]_clk_DFF_135> <Ram1_State[2]_clk_DFF_136> <Ram1_State[2]_clk_DFF_138> <Ram1_State[2]_clk_DFF_139> <Ram1_State[2]_clk_DFF_140> <Ram1_State[2]_clk_DFF_141> <Ram1_State[2]_clk_DFF_142> <Ram1_State[2]_clk_DFF_143> <Ram1_State[2]_clk_DFF_146> <Ram1_State[2]_clk_DFF_144> <Ram1_State[2]_clk_DFF_145> <Ram1_State[2]_clk_DFF_147> <Ram1_State[2]_clk_DFF_148> <Ram1_State[2]_clk_DFF_149> <Ram1_State[2]_clk_DFF_150> <Ram1_State[2]_clk_DFF_151> <Ram1_State[2]_clk_DFF_152> <Ram1_State[2]_clk_DFF_153> <Ram1_State[2]_clk_DFF_154> 
INFO:Xst:2261 - The FF/Latch <Ram2_State[2]_clk_DFF_159> in Unit <u4> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram2_State[2]_clk_DFF_160> <Ram2_State[2]_clk_DFF_161> <Ram2_State[2]_clk_DFF_164> <Ram2_State[2]_clk_DFF_162> <Ram2_State[2]_clk_DFF_163> <Ram2_State[2]_clk_DFF_165> <Ram2_State[2]_clk_DFF_166> <Ram2_State[2]_clk_DFF_167> <Ram2_State[2]_clk_DFF_168> <Ram2_State[2]_clk_DFF_169> <Ram2_State[2]_clk_DFF_170> <Ram2_State[2]_clk_DFF_173> <Ram2_State[2]_clk_DFF_171> <Ram2_State[2]_clk_DFF_172> <Ram2_State[2]_clk_DFF_174> <Ram2_State[2]_clk_DFF_175> <Ram2_State[2]_clk_DFF_176> <Ram2_State[2]_clk_DFF_177> <Ram2_State[2]_clk_DFF_178> <Ram2_State[2]_clk_DFF_179> <Ram2_State[2]_clk_DFF_182> <Ram2_State[2]_clk_DFF_180> <Ram2_State[2]_clk_DFF_181> <Ram2_State[2]_clk_DFF_183> <Ram2_State[2]_clk_DFF_184> <Ram2_State[2]_clk_DFF_185> <Ram2_State[2]_clk_DFF_186> <Ram2_State[2]_clk_DFF_187> <Ram2_State[2]_clk_DFF_188> <Ram2_State[2]_clk_DFF_189> <Ram2_State[2]_clk_DFF_190> 
INFO:Xst:2261 - The FF/Latch <flash_state[4]_clk_DFF_248> in Unit <u5> is equivalent to the following 15 FFs/Latches, which will be removed : <flash_state[4]_clk_DFF_240> <flash_state[4]_clk_DFF_241> <flash_state[4]_clk_DFF_242> <flash_state[4]_clk_DFF_243> <flash_state[4]_clk_DFF_244> <flash_state[4]_clk_DFF_245> <flash_state[4]_clk_DFF_246> <flash_state[4]_clk_DFF_247> <flash_state[4]_clk_DFF_249> <flash_state[4]_clk_DFF_250> <flash_state[4]_clk_DFF_251> <flash_state[4]_clk_DFF_252> <flash_state[4]_clk_DFF_255> <flash_state[4]_clk_DFF_253> <flash_state[4]_clk_DFF_254> 
INFO:Xst:2261 - The FF/Latch <fr_state[2]_clk_DFF_260> in Unit <u6> is equivalent to the following 31 FFs/Latches, which will be removed : <fr_state[2]_clk_DFF_259> <fr_state[2]_clk_DFF_261> <fr_state[2]_clk_DFF_262> <fr_state[2]_clk_DFF_265> <fr_state[2]_clk_DFF_263> <fr_state[2]_clk_DFF_264> <fr_state[2]_clk_DFF_266> <fr_state[2]_clk_DFF_267> <fr_state[2]_clk_DFF_270> <fr_state[2]_clk_DFF_268> <fr_state[2]_clk_DFF_269> <fr_state[2]_clk_DFF_271> <fr_state[2]_clk_DFF_272> <fr_state[2]_clk_DFF_275> <fr_state[2]_clk_DFF_273> <fr_state[2]_clk_DFF_274> <fr_state[2]_clk_DFF_278> <fr_state[2]_clk_DFF_276> <fr_state[2]_clk_DFF_277> <fr_state[2]_clk_DFF_281> <fr_state[2]_clk_DFF_279> <fr_state[2]_clk_DFF_280> <fr_state[2]_clk_DFF_282> <fr_state[2]_clk_DFF_283> <fr_state[2]_clk_DFF_286> <fr_state[2]_clk_DFF_284> <fr_state[2]_clk_DFF_285> <fr_state[2]_clk_DFF_287> <fr_state[2]_clk_DFF_288> <fr_state[2]_clk_DFF_289> <fr_state[2]_clk_DFF_290> 
INFO:Xst:2261 - The FF/Latch <Data_out_8> in Unit <u6> is equivalent to the following 23 FFs/Latches, which will be removed : <Data_out_9> <Data_out_10> <Data_out_11> <Data_out_12> <Data_out_13> <Data_out_14> <Data_out_15> <Data_out_16> <Data_out_17> <Data_out_18> <Data_out_19> <Data_out_20> <Data_out_21> <Data_out_22> <Data_out_23> <Data_out_24> <Data_out_25> <Data_out_26> <Data_out_27> <Data_out_28> <Data_out_29> <Data_out_30> <Data_out_31> 
WARNING:Xst:1710 - FF/Latch <Data_out_8> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Data_out<31:8>> (without init value) have a constant value of 0 in block <Device_COM>.

Synthesizing (advanced) Unit <Device_Flash>.
The following registers are absorbed into counter <cond_flash>: 1 register on signal <cond_flash>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cond_flash[1]_GND_141_o_Mux_29_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cond_flash>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Device_Flash> synthesized (advanced).

Synthesizing (advanced) Unit <Rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Paddr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <Rom> synthesized (advanced).

Synthesizing (advanced) Unit <mm_manager>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DYP1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bitmapx>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DYP1>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_flag[2]_GND_277_o_Mux_53_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <flag>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mm_manager> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port distributed Read Only RAM     : 1
 16x7-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 22-bit adder                                          : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 1498
 Flip-Flops                                            : 1498
# Comparators                                          : 25
 19-bit comparator equal                               : 16
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 8
# Multiplexers                                         : 861
 1-bit 16-to-1 multiplexer                             : 63
 1-bit 2-to-1 multiplexer                              : 742
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 16
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 10
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 23-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 5-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Ram1_State[2]_clk_DFF_123> in Unit <Device_Ram1> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram1_State[2]_clk_DFF_124> <Ram1_State[2]_clk_DFF_125> <Ram1_State[2]_clk_DFF_128> <Ram1_State[2]_clk_DFF_126> <Ram1_State[2]_clk_DFF_127> <Ram1_State[2]_clk_DFF_129> <Ram1_State[2]_clk_DFF_130> <Ram1_State[2]_clk_DFF_131> <Ram1_State[2]_clk_DFF_132> <Ram1_State[2]_clk_DFF_133> <Ram1_State[2]_clk_DFF_134> <Ram1_State[2]_clk_DFF_137> <Ram1_State[2]_clk_DFF_135> <Ram1_State[2]_clk_DFF_136> <Ram1_State[2]_clk_DFF_138> <Ram1_State[2]_clk_DFF_139> <Ram1_State[2]_clk_DFF_140> <Ram1_State[2]_clk_DFF_141> <Ram1_State[2]_clk_DFF_142> <Ram1_State[2]_clk_DFF_143> <Ram1_State[2]_clk_DFF_146> <Ram1_State[2]_clk_DFF_144> <Ram1_State[2]_clk_DFF_145> <Ram1_State[2]_clk_DFF_147> <Ram1_State[2]_clk_DFF_148> <Ram1_State[2]_clk_DFF_149> <Ram1_State[2]_clk_DFF_150> <Ram1_State[2]_clk_DFF_151> <Ram1_State[2]_clk_DFF_152> <Ram1_State[2]_clk_DFF_153> <Ram1_State[2]_clk_DFF_154> 
INFO:Xst:2261 - The FF/Latch <Ram2_State[2]_clk_DFF_159> in Unit <Device_Ram2> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram2_State[2]_clk_DFF_160> <Ram2_State[2]_clk_DFF_161> <Ram2_State[2]_clk_DFF_164> <Ram2_State[2]_clk_DFF_162> <Ram2_State[2]_clk_DFF_163> <Ram2_State[2]_clk_DFF_165> <Ram2_State[2]_clk_DFF_166> <Ram2_State[2]_clk_DFF_167> <Ram2_State[2]_clk_DFF_168> <Ram2_State[2]_clk_DFF_169> <Ram2_State[2]_clk_DFF_170> <Ram2_State[2]_clk_DFF_173> <Ram2_State[2]_clk_DFF_171> <Ram2_State[2]_clk_DFF_172> <Ram2_State[2]_clk_DFF_174> <Ram2_State[2]_clk_DFF_175> <Ram2_State[2]_clk_DFF_176> <Ram2_State[2]_clk_DFF_177> <Ram2_State[2]_clk_DFF_178> <Ram2_State[2]_clk_DFF_179> <Ram2_State[2]_clk_DFF_182> <Ram2_State[2]_clk_DFF_180> <Ram2_State[2]_clk_DFF_181> <Ram2_State[2]_clk_DFF_183> <Ram2_State[2]_clk_DFF_184> <Ram2_State[2]_clk_DFF_185> <Ram2_State[2]_clk_DFF_186> <Ram2_State[2]_clk_DFF_187> <Ram2_State[2]_clk_DFF_188> <Ram2_State[2]_clk_DFF_189> <Ram2_State[2]_clk_DFF_190> 
INFO:Xst:2261 - The FF/Latch <flash_state[4]_clk_DFF_248> in Unit <Device_Flash> is equivalent to the following 15 FFs/Latches, which will be removed : <flash_state[4]_clk_DFF_241> <flash_state[4]_clk_DFF_240> <flash_state[4]_clk_DFF_242> <flash_state[4]_clk_DFF_243> <flash_state[4]_clk_DFF_244> <flash_state[4]_clk_DFF_245> <flash_state[4]_clk_DFF_246> <flash_state[4]_clk_DFF_247> <flash_state[4]_clk_DFF_249> <flash_state[4]_clk_DFF_250> <flash_state[4]_clk_DFF_251> <flash_state[4]_clk_DFF_252> <flash_state[4]_clk_DFF_255> <flash_state[4]_clk_DFF_253> <flash_state[4]_clk_DFF_254> 
INFO:Xst:2261 - The FF/Latch <fr_state[2]_clk_DFF_261> in Unit <Device_COM> is equivalent to the following 31 FFs/Latches, which will be removed : <fr_state[2]_clk_DFF_259> <fr_state[2]_clk_DFF_260> <fr_state[2]_clk_DFF_262> <fr_state[2]_clk_DFF_263> <fr_state[2]_clk_DFF_266> <fr_state[2]_clk_DFF_264> <fr_state[2]_clk_DFF_265> <fr_state[2]_clk_DFF_267> <fr_state[2]_clk_DFF_268> <fr_state[2]_clk_DFF_271> <fr_state[2]_clk_DFF_269> <fr_state[2]_clk_DFF_270> <fr_state[2]_clk_DFF_272> <fr_state[2]_clk_DFF_273> <fr_state[2]_clk_DFF_276> <fr_state[2]_clk_DFF_274> <fr_state[2]_clk_DFF_275> <fr_state[2]_clk_DFF_279> <fr_state[2]_clk_DFF_277> <fr_state[2]_clk_DFF_278> <fr_state[2]_clk_DFF_282> <fr_state[2]_clk_DFF_280> <fr_state[2]_clk_DFF_281> <fr_state[2]_clk_DFF_283> <fr_state[2]_clk_DFF_284> <fr_state[2]_clk_DFF_287> <fr_state[2]_clk_DFF_285> <fr_state[2]_clk_DFF_286> <fr_state[2]_clk_DFF_288> <fr_state[2]_clk_DFF_289> <fr_state[2]_clk_DFF_290> 
INFO:Xst:2261 - The FF/Latch <flag[2]_clk_cpu_DFF_305> in Unit <mm_manager> is equivalent to the following 3 FFs/Latches, which will be removed : <flag[2]_clk_cpu_DFF_304> <flag[2]_clk_cpu_DFF_306> <flag[2]_clk_cpu_DFF_307> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u3/FSM_0> on signal <Ram1_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ram1_init   | 000
 ram1_read0  | 001
 ram1_read1  | 010
 ram1_read2  | 011
 ram1_write0 | 100
 ram1_write1 | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u4/FSM_1> on signal <Ram2_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ram2_init   | 000
 ram2_read0  | 001
 ram2_read1  | 010
 ram2_read2  | 011
 ram2_write0 | 100
 ram2_write1 | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u5/FSM_2> on signal <flash_state[1:5]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 flash_init   | 00000
 flash_cash0  | 00001
 flash_cash1  | 00010
 flash_cash2  | 00011
 flash_cash3  | 00100
 flash_cash4  | 00101
 flash_write0 | 00110
 flash_write1 | 00111
 flash_write2 | 01000
 flash_write3 | 01001
 flash_write4 | 01010
 flash_ready0 | 01011
 flash_ready1 | 01100
 flash_ready2 | 01101
 flash_ready3 | 01110
 flash_ready4 | 01111
 flash_check0 | 10000
 flash_check1 | 10001
 flash_check2 | 10010
 flash_check3 | 10011
 flash_check4 | 10100
 flash_check5 | 10101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u6/FSM_3> on signal <fr_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 com_init | 000
 recv0    | 001
 recv1    | 010
 recv2    | unreached
 send0    | 100
 send1    | 101
 send2    | 110
 send3    | 111
----------------------
WARNING:Xst:1710 - FF/Latch <FlashAddr_0> (without init value) has a constant value of 0 in block <Device_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit mm_manager: 4 internal tristates are replaced by logic (pull-up yes): bitmapx<0>1, bitmapx<1>1, bitmapx<2>1, bitmapx<3>1.
WARNING:Xst:2040 - Unit mm_manager: 32 multi-source signals are replaced by logic (pull-up yes): Ram1Data<0>_MLTSRCEDGE, Ram1Data<10>_MLTSRCEDGE, Ram1Data<11>_MLTSRCEDGE, Ram1Data<12>_MLTSRCEDGE, Ram1Data<13>_MLTSRCEDGE, Ram1Data<14>_MLTSRCEDGE, Ram1Data<15>_MLTSRCEDGE, Ram1Data<16>_MLTSRCEDGE, Ram1Data<17>_MLTSRCEDGE, Ram1Data<18>_MLTSRCEDGE, Ram1Data<19>_MLTSRCEDGE, Ram1Data<1>_MLTSRCEDGE, Ram1Data<20>_MLTSRCEDGE, Ram1Data<21>_MLTSRCEDGE, Ram1Data<22>_MLTSRCEDGE, Ram1Data<23>_MLTSRCEDGE, Ram1Data<24>_MLTSRCEDGE, Ram1Data<25>_MLTSRCEDGE, Ram1Data<26>_MLTSRCEDGE, Ram1Data<27>_MLTSRCEDGE, Ram1Data<28>_MLTSRCEDGE, Ram1Data<29>_MLTSRCEDGE, Ram1Data<2>_MLTSRCEDGE, Ram1Data<30>_MLTSRCEDGE, Ram1Data<31>_MLTSRCEDGE, Ram1Data<3>_MLTSRCEDGE, Ram1Data<4>_MLTSRCEDGE, Ram1Data<5>_MLTSRCEDGE, Ram1Data<6>_MLTSRCEDGE, Ram1Data<7>_MLTSRCEDGE, Ram1Data<8>_MLTSRCEDGE, Ram1Data<9>_MLTSRCEDGE.

Optimizing unit <mm_manager> ...

Optimizing unit <TLB> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mm_manager, actual ratio is 4.
FlipFlop u3/Ram1_State_FSM_FFd1 has been replicated 1 time(s)
FlipFlop u3/Ram1_State_FSM_FFd2 has been replicated 1 time(s)
FlipFlop u3/Ram1_State_FSM_FFd3 has been replicated 2 time(s)
FlipFlop u4/Ram2_State_FSM_FFd1 has been replicated 1 time(s)
FlipFlop u4/Ram2_State_FSM_FFd2 has been replicated 1 time(s)
FlipFlop u4/Ram2_State_FSM_FFd3 has been replicated 2 time(s)
FlipFlop u5/cond_flash_0 has been replicated 2 time(s)
FlipFlop u5/flash_state_FSM_FFd1 has been replicated 5 time(s)
FlipFlop u5/flash_state_FSM_FFd2 has been replicated 4 time(s)
FlipFlop u5/flash_state_FSM_FFd3 has been replicated 3 time(s)
FlipFlop u5/flash_state_FSM_FFd4 has been replicated 2 time(s)
FlipFlop u5/flash_state_FSM_FFd5 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1428
 Flip-Flops                                            : 1428

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mm_manager.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1935
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 10
#      LUT2                        : 41
#      LUT3                        : 185
#      LUT4                        : 197
#      LUT5                        : 153
#      LUT6                        : 991
#      MUXCY                       : 133
#      MUXF7                       : 132
#      MUXF8                       : 63
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 1429
#      FD                          : 119
#      FDC                         : 47
#      FDCE                        : 1084
#      FDE                         : 160
#      FDP                         : 10
#      FDPE                        : 2
#      FDRE                        : 6
#      LD                          : 1
# Clock Buffers                    : 4
#      BUFGP                       : 4
# IO Buffers                       : 397
#      IBUF                        : 147
#      IOBUF                       : 80
#      OBUF                        : 170

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1362  out of  126576     1%  
 Number of Slice LUTs:                 1583  out of  63288     2%  
    Number used as Logic:              1583  out of  63288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1867
   Number with an unused Flip Flop:     505  out of   1867    27%  
   Number with an unused LUT:           284  out of   1867    15%  
   Number of fully used LUT-FF pairs:  1078  out of   1867    57%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                         491
 Number of bonded IOBs:                 401  out of    480    83%  
    IOB Flip Flops/Latches:              67

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
clk_cpu                                      | BUFGP                  | 80    |
SW[6]_SW[5]_OR_158_o(SW[6]_SW[5]_OR_158_o1:O)| NONE(*)(bitmap_15)     | 1     |
clk_mm                                       | BUFGP                  | 291   |
clk_com                                      | BUFGP                  | 49    |
TLBWrite                                     | BUFGP                  | 1008  |
---------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.563ns (Maximum Frequency: 280.702MHz)
   Minimum input arrival time before clock: 29.475ns
   Maximum output required time after clock: 29.070ns
   Maximum combinational path delay: 30.365ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_cpu'
  Clock period: 2.516ns (frequency: 397.442MHz)
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Delay:               2.516ns (Levels of Logic = 1)
  Source:            comWrite (FF)
  Destination:       comWrite (FF)
  Source Clock:      clk_cpu rising
  Destination Clock: clk_cpu rising

  Data Path: comWrite to comWrite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              41   0.447   1.764  comWrite (comWrite)
     LUT6:I1->O            1   0.203   0.000  comWrite_rstpot (comWrite_rstpot)
     FD:D                      0.102          comWrite
    ----------------------------------------
    Total                      2.516ns (0.752ns logic, 1.764ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_mm'
  Clock period: 3.563ns (frequency: 280.702MHz)
  Total number of paths / destination ports: 1539 / 415
-------------------------------------------------------------------------
Delay:               3.563ns (Levels of Logic = 3)
  Source:            u5/flash_state_FSM_FFd3_3 (FF)
  Destination:       u5/FlashData_4 (FF)
  Source Clock:      clk_mm rising
  Destination Clock: clk_mm rising

  Data Path: u5/flash_state_FSM_FFd3_3 to u5/FlashData_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.137  u5/flash_state_FSM_FFd3_3 (u5/flash_state_FSM_FFd3_3)
     LUT5:I2->O            1   0.205   0.684  u5/Mmux_n017111_SW0 (N122)
     LUT6:I4->O            1   0.203   0.580  u5/Mmux_n017111_G (N399)
     LUT3:I2->O            1   0.205   0.000  u5/Mmux_n0171111 (u5/n0171<4>)
     FD:D                      0.102          u5/FlashData_4
    ----------------------------------------
    Total                      3.563ns (1.162ns logic, 2.401ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_com'
  Clock period: 3.197ns (frequency: 312.823MHz)
  Total number of paths / destination ports: 158 / 51
-------------------------------------------------------------------------
Delay:               3.197ns (Levels of Logic = 2)
  Source:            u6/fr_state_FSM_FFd2 (FF)
  Destination:       u6/Ram1Data_26 (FF)
  Source Clock:      clk_com rising
  Destination Clock: clk_com rising

  Data Path: u6/fr_state_FSM_FFd2 to u6/Ram1Data_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   1.210  u6/fr_state_FSM_FFd2 (u6/fr_state_FSM_FFd2)
     LUT4:I1->O           17   0.205   1.028  u6/Mmux_fr_state[2]_PWR_269_o_Mux_20_o11 (u6/fr_state[2]_PWR_269_o_Mux_20_o)
     LUT4:I3->O            1   0.205   0.000  u6/Mmux_n0219210 (u6/n0219<10>)
     FD:D                      0.102          u6/Ram1Data_10
    ----------------------------------------
    Total                      3.197ns (0.959ns logic, 2.238ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_cpu'
  Total number of paths / destination ports: 168787156 / 224
-------------------------------------------------------------------------
Offset:              29.475ns (Levels of Logic = 20)
  Source:            Vaddr<12> (PAD)
  Destination:       bitmapx_2 (FF)
  Destination Clock: clk_cpu rising

  Data Path: Vaddr<12> to bitmapx_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           209   1.222   2.284  Vaddr_12_IBUF (Vaddr_12_IBUF)
     LUT3:I0->O            2   0.205   0.961  u1/Mmux_Paddr<12>813611_SW0 (u1/GND_6_o_GND_6_o_OR_20_o1)
     LUT6:I1->O           44   0.203   1.463  u1/GND_6_o_GND_6_o_OR_20_o3 (u1/GND_6_o_GND_6_o_OR_20_o)
     LUT5:I4->O           29   0.205   1.594  u1/GND_6_o_GND_6_o_OR_21_o1 (u1/Mmux_Paddr<12>6146)
     LUT5:I0->O           27   0.203   1.221  u1/GND_6_o_GND_6_o_OR_23_o (u1/GND_6_o_GND_6_o_OR_23_o)
     LUT5:I4->O           24   0.205   1.173  u1/GND_6_o_GND_6_o_OR_24_o1 (u1/GND_6_o_GND_6_o_OR_24_o)
     LUT5:I4->O           23   0.205   1.258  u1/GND_6_o_GND_6_o_OR_25_o2 (u1/GND_6_o_GND_6_o_OR_25_o)
     LUT6:I4->O           43   0.203   1.449  u1/GND_6_o_GND_6_o_OR_27_o2 (u1/GND_6_o_GND_6_o_OR_27_o)
     LUT5:I4->O           30   0.205   1.608  u1/GND_6_o_GND_6_o_OR_28_o1 (u1/Mmux_Paddr<12>620)
     LUT5:I0->O           26   0.203   1.207  u1/GND_6_o_GND_6_o_OR_30_o (u1/GND_6_o_GND_6_o_OR_30_o)
     LUT5:I4->O           53   0.205   1.932  u1/GND_6_o_GND_6_o_OR_31_o1 (u1/GND_6_o_GND_6_o_OR_31_o)
     LUT6:I0->O            1   0.203   0.924  u1/Mmux_Paddr<12>81446 (u1/Mmux_Paddr<12>81445)
     LUT6:I1->O            5   0.203   0.943  u1/Mmux_Paddr<12>814421 (Paddr<30>)
     LUT3:I0->O            4   0.205   0.684  GND_3_o_Paddr[31]_AND_153_o111 (GND_3_o_Paddr[31]_AND_153_o11)
     LUT5:I4->O            3   0.205   0.995  GND_3_o_Paddr[31]_AND_153_o11 (GND_3_o_Paddr[31]_AND_153_o1)
     LUT6:I1->O            4   0.203   1.048  GND_3_o_Paddr[31]_AND_153_o (GND_3_o_Paddr[31]_AND_153_o)
     LUT6:I0->O           51   0.203   1.802  Mmux_flag31 (flag<2>)
     LUT4:I0->O            1   0.203   0.924  Mmux_n023331 (Mmux_n02333)
     LUT5:I0->O            1   0.203   0.808  Mmux_n023333 (Mmux_n023332)
     LUT6:I3->O            1   0.205   0.000  Mmux_n023334 (n0233<2>)
     FD:D                      0.102          bitmapx_2
    ----------------------------------------
    Total                     29.475ns (5.199ns logic, 24.276ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SW[6]_SW[5]_OR_158_o'
  Total number of paths / destination ports: 10315 / 1
-------------------------------------------------------------------------
Offset:              23.081ns (Levels of Logic = 16)
  Source:            Vaddr<12> (PAD)
  Destination:       bitmap_15 (LATCH)
  Destination Clock: SW[6]_SW[5]_OR_158_o falling

  Data Path: Vaddr<12> to bitmap_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           209   1.222   2.284  Vaddr_12_IBUF (Vaddr_12_IBUF)
     LUT3:I0->O            2   0.205   0.961  u1/Mmux_Paddr<12>813611_SW0 (u1/GND_6_o_GND_6_o_OR_20_o1)
     LUT6:I1->O           44   0.203   1.463  u1/GND_6_o_GND_6_o_OR_20_o3 (u1/GND_6_o_GND_6_o_OR_20_o)
     LUT5:I4->O           29   0.205   1.594  u1/GND_6_o_GND_6_o_OR_21_o1 (u1/Mmux_Paddr<12>6146)
     LUT5:I0->O           27   0.203   1.221  u1/GND_6_o_GND_6_o_OR_23_o (u1/GND_6_o_GND_6_o_OR_23_o)
     LUT5:I4->O           24   0.205   1.173  u1/GND_6_o_GND_6_o_OR_24_o1 (u1/GND_6_o_GND_6_o_OR_24_o)
     LUT5:I4->O           23   0.205   1.258  u1/GND_6_o_GND_6_o_OR_25_o2 (u1/GND_6_o_GND_6_o_OR_25_o)
     LUT6:I4->O           43   0.203   1.449  u1/GND_6_o_GND_6_o_OR_27_o2 (u1/GND_6_o_GND_6_o_OR_27_o)
     LUT5:I4->O           30   0.205   1.608  u1/GND_6_o_GND_6_o_OR_28_o1 (u1/Mmux_Paddr<12>620)
     LUT5:I0->O           26   0.203   1.311  u1/GND_6_o_GND_6_o_OR_30_o (u1/GND_6_o_GND_6_o_OR_30_o)
     LUT3:I1->O           18   0.203   1.414  u1/Mmux_Paddr<12>6211 (u1/Mmux_Paddr<12>621)
     LUT6:I0->O            1   0.203   0.580  u1/Mmux_Paddr<12>8245 (u1/Mmux_Paddr<12>8244)
     LUT6:I5->O            2   0.205   0.864  u1/Mmux_Paddr<12>8247 (u1/Mmux_Paddr<12>8246)
     LUT6:I2->O            7   0.203   0.774  u1/Mmux_Paddr<12>82424 (Paddr<15>)
     LUT6:I5->O            1   0.205   0.808  Mmux_bitmap1011 (Mmux_bitmap101)
     LUT4:I1->O            1   0.205   0.000  Mmux_bitmap1013 (tlb_bitmap[15]_SW[5]_MUX_3362_o)
     LD:D                      0.037          bitmap_15
    ----------------------------------------
    Total                     23.081ns (4.320ns logic, 18.761ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_mm'
  Total number of paths / destination ports: 902285 / 348
-------------------------------------------------------------------------
Offset:              23.790ns (Levels of Logic = 17)
  Source:            Vaddr<12> (PAD)
  Destination:       u5/flash_state_FSM_FFd5 (FF)
  Destination Clock: clk_mm rising

  Data Path: Vaddr<12> to u5/flash_state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           209   1.222   2.284  Vaddr_12_IBUF (Vaddr_12_IBUF)
     LUT3:I0->O            2   0.205   0.961  u1/Mmux_Paddr<12>813611_SW0 (u1/GND_6_o_GND_6_o_OR_20_o1)
     LUT6:I1->O           44   0.203   1.463  u1/GND_6_o_GND_6_o_OR_20_o3 (u1/GND_6_o_GND_6_o_OR_20_o)
     LUT5:I4->O           29   0.205   1.594  u1/GND_6_o_GND_6_o_OR_21_o1 (u1/Mmux_Paddr<12>6146)
     LUT5:I0->O           27   0.203   1.221  u1/GND_6_o_GND_6_o_OR_23_o (u1/GND_6_o_GND_6_o_OR_23_o)
     LUT5:I4->O           24   0.205   1.173  u1/GND_6_o_GND_6_o_OR_24_o1 (u1/GND_6_o_GND_6_o_OR_24_o)
     LUT5:I4->O           23   0.205   1.258  u1/GND_6_o_GND_6_o_OR_25_o2 (u1/GND_6_o_GND_6_o_OR_25_o)
     LUT6:I4->O           43   0.203   1.449  u1/GND_6_o_GND_6_o_OR_27_o2 (u1/GND_6_o_GND_6_o_OR_27_o)
     LUT5:I4->O           30   0.205   1.608  u1/GND_6_o_GND_6_o_OR_28_o1 (u1/Mmux_Paddr<12>620)
     LUT5:I0->O           26   0.203   1.311  u1/GND_6_o_GND_6_o_OR_30_o (u1/GND_6_o_GND_6_o_OR_30_o)
     LUT3:I1->O           18   0.203   1.414  u1/Mmux_Paddr<12>6211 (u1/Mmux_Paddr<12>621)
     LUT6:I0->O            1   0.203   0.580  u1/Mmux_Paddr<12>8325 (u1/Mmux_Paddr<12>8324)
     LUT6:I5->O            2   0.205   0.864  u1/Mmux_Paddr<12>8327 (u1/Mmux_Paddr<12>8326)
     LUT6:I2->O            7   0.203   1.118  u1/Mmux_Paddr<12>83224 (Paddr<16>)
     LUT6:I1->O            2   0.203   0.981  u5/GND_140_o_GND_140_o_equal_2_o<16>3 (u5/GND_140_o_GND_140_o_equal_2_o)
     LUT6:I0->O            1   0.203   0.000  u5/flash_state_FSM_FFd5-In3_F (N396)
     MUXF7:I0->O           3   0.131   0.000  u5/flash_state_FSM_FFd5-In3 (u5/flash_state_FSM_FFd5-In)
     FDC:D                     0.102          u5/flash_state_FSM_FFd5
    ----------------------------------------
    Total                     23.790ns (4.512ns logic, 19.278ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_com'
  Total number of paths / destination ports: 128 / 62
-------------------------------------------------------------------------
Offset:              5.515ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u6/com_status_1 (FF)
  Destination Clock: clk_com rising

  Data Path: rst to u6/com_status_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.222   1.448  rst_IBUF (rst_IBUF)
     INV:I->O           1010   0.206   2.209  u6/rst_inv1_INV_0 (u1/rst_inv)
     FDPE:PRE                  0.430          u6/com_status_0
    ----------------------------------------
    Total                      5.515ns (1.858ns logic, 3.657ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TLBWrite'
  Total number of paths / destination ports: 6048 / 3024
-------------------------------------------------------------------------
Offset:              5.515ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u1/tlb_0_62 (FF)
  Destination Clock: TLBWrite rising

  Data Path: rst to u1/tlb_0_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.222   1.448  rst_IBUF (rst_IBUF)
     INV:I->O           1010   0.206   2.209  u6/rst_inv1_INV_0 (u1/rst_inv)
     FDCE:CLR                  0.430          u1/tlb_14_0
    ----------------------------------------
    Total                      5.515ns (1.858ns logic, 3.657ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_cpu'
  Total number of paths / destination ports: 110 / 82
-------------------------------------------------------------------------
Offset:              5.324ns (Levels of Logic = 2)
  Source:            comWrite (FF)
  Destination:       bitmap<11> (PAD)
  Source Clock:      clk_cpu rising

  Data Path: comWrite to bitmap<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              41   0.447   1.524  comWrite (comWrite)
     LUT6:I4->O            1   0.203   0.579  Mmux_bitmap63 (bitmap_11_OBUF)
     OBUF:I->O                 2.571          bitmap_11_OBUF (bitmap<11>)
    ----------------------------------------
    Total                      5.324ns (3.221ns logic, 2.103ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_mm'
  Total number of paths / destination ports: 262 / 150
-------------------------------------------------------------------------
Offset:              5.923ns (Levels of Logic = 2)
  Source:            u3/Ram1_State[2]_clk_DFF_123 (FF)
  Destination:       Ram1Data<31> (PAD)
  Source Clock:      clk_mm rising

  Data Path: u3/Ram1_State[2]_clk_DFF_123 to Ram1Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.447   1.410  u3/Ram1_State[2]_clk_DFF_123 (u3/Ram1_State[2]_clk_DFF_123)
     LUT2:I0->O           32   0.203   1.291  N331 (N33)
     IOBUF:T->IO               2.571          Ram1Data_31_IOBUF (Ram1Data<31>)
    ----------------------------------------
    Total                      5.923ns (3.221ns logic, 2.702ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_com'
  Total number of paths / destination ports: 100 / 36
-------------------------------------------------------------------------
Offset:              5.835ns (Levels of Logic = 2)
  Source:            u6/fr_state[2]_clk_DFF_261 (FF)
  Destination:       Ram1Data<31> (PAD)
  Source Clock:      clk_com rising

  Data Path: u6/fr_state[2]_clk_DFF_261 to Ram1Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.447   1.321  u6/fr_state[2]_clk_DFF_261 (u6/fr_state[2]_clk_DFF_261)
     LUT2:I1->O           32   0.205   1.291  N331 (N33)
     IOBUF:T->IO               2.571          Ram1Data_31_IOBUF (Ram1Data<31>)
    ----------------------------------------
    Total                      5.835ns (3.223ns logic, 2.612ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SW[6]_SW[5]_OR_158_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            bitmap_15 (LATCH)
  Destination:       bitmap<15> (PAD)
  Source Clock:      SW[6]_SW[5]_OR_158_o falling

  Data Path: bitmap_15 to bitmap<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  bitmap_15 (bitmap_15)
     OBUF:I->O                 2.571          bitmap_15_OBUF (bitmap<15>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TLBWrite'
  Total number of paths / destination ports: 1278518 / 15
-------------------------------------------------------------------------
Offset:              29.070ns (Levels of Logic = 25)
  Source:            u1/tlb_0_44 (FF)
  Destination:       bitmap<1> (PAD)
  Source Clock:      TLBWrite rising

  Data Path: u1/tlb_0_44 to bitmap<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  u1/tlb_0_44 (u1/tlb_0_44)
     LUT6:I0->O            1   0.203   0.000  u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_lut<0> (u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<0> (u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<1> (u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<2> (u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<3> (u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<4> (u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<5> (u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<5>)
     MUXCY:CI->O          30   0.213   1.264  u1/Mcompar_tlb[0][62]_Vaddr[31]_equal_3_o_cy<6> (u1/tlb[0][62]_Vaddr[31]_equal_3_o)
     LUT6:I5->O           44   0.205   1.463  u1/GND_6_o_GND_6_o_OR_20_o3 (u1/GND_6_o_GND_6_o_OR_20_o)
     LUT5:I4->O           29   0.205   1.594  u1/GND_6_o_GND_6_o_OR_21_o1 (u1/Mmux_Paddr<12>6146)
     LUT5:I0->O           27   0.203   1.221  u1/GND_6_o_GND_6_o_OR_23_o (u1/GND_6_o_GND_6_o_OR_23_o)
     LUT5:I4->O           24   0.205   1.173  u1/GND_6_o_GND_6_o_OR_24_o1 (u1/GND_6_o_GND_6_o_OR_24_o)
     LUT5:I4->O           23   0.205   1.258  u1/GND_6_o_GND_6_o_OR_25_o2 (u1/GND_6_o_GND_6_o_OR_25_o)
     LUT6:I4->O           43   0.203   1.449  u1/GND_6_o_GND_6_o_OR_27_o2 (u1/GND_6_o_GND_6_o_OR_27_o)
     LUT5:I4->O           30   0.205   1.608  u1/GND_6_o_GND_6_o_OR_28_o1 (u1/Mmux_Paddr<12>620)
     LUT5:I0->O           26   0.203   1.207  u1/GND_6_o_GND_6_o_OR_30_o (u1/GND_6_o_GND_6_o_OR_30_o)
     LUT5:I4->O           53   0.205   1.932  u1/GND_6_o_GND_6_o_OR_31_o1 (u1/GND_6_o_GND_6_o_OR_31_o)
     LUT6:I0->O            1   0.203   0.924  u1/Mmux_Paddr<12>81446 (u1/Mmux_Paddr<12>81445)
     LUT6:I1->O            5   0.203   0.943  u1/Mmux_Paddr<12>814421 (Paddr<30>)
     LUT3:I0->O            4   0.205   0.684  GND_3_o_Paddr[31]_AND_153_o111 (GND_3_o_Paddr[31]_AND_153_o11)
     LUT5:I4->O            3   0.205   0.995  GND_3_o_Paddr[31]_AND_153_o11 (GND_3_o_Paddr[31]_AND_153_o1)
     LUT6:I1->O            4   0.203   1.048  GND_3_o_Paddr[31]_AND_153_o (GND_3_o_Paddr[31]_AND_153_o)
     LUT6:I0->O           70   0.203   1.784  Mmux_flag28 (flag<1>)
     LUT6:I4->O            1   0.203   0.579  Mmux_bitmap143 (bitmap_1_OBUF)
     OBUF:I->O                 2.571          bitmap_1_OBUF (bitmap<1>)
    ----------------------------------------
    Total                     29.070ns (6.965ns logic, 22.105ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1213834 / 15
-------------------------------------------------------------------------
Delay:               30.365ns (Levels of Logic = 19)
  Source:            Vaddr<12> (PAD)
  Destination:       bitmap<1> (PAD)

  Data Path: Vaddr<12> to bitmap<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           209   1.222   2.284  Vaddr_12_IBUF (Vaddr_12_IBUF)
     LUT3:I0->O            2   0.205   0.961  u1/Mmux_Paddr<12>813611_SW0 (u1/GND_6_o_GND_6_o_OR_20_o1)
     LUT6:I1->O           44   0.203   1.463  u1/GND_6_o_GND_6_o_OR_20_o3 (u1/GND_6_o_GND_6_o_OR_20_o)
     LUT5:I4->O           29   0.205   1.594  u1/GND_6_o_GND_6_o_OR_21_o1 (u1/Mmux_Paddr<12>6146)
     LUT5:I0->O           27   0.203   1.221  u1/GND_6_o_GND_6_o_OR_23_o (u1/GND_6_o_GND_6_o_OR_23_o)
     LUT5:I4->O           24   0.205   1.173  u1/GND_6_o_GND_6_o_OR_24_o1 (u1/GND_6_o_GND_6_o_OR_24_o)
     LUT5:I4->O           23   0.205   1.258  u1/GND_6_o_GND_6_o_OR_25_o2 (u1/GND_6_o_GND_6_o_OR_25_o)
     LUT6:I4->O           43   0.203   1.449  u1/GND_6_o_GND_6_o_OR_27_o2 (u1/GND_6_o_GND_6_o_OR_27_o)
     LUT5:I4->O           30   0.205   1.608  u1/GND_6_o_GND_6_o_OR_28_o1 (u1/Mmux_Paddr<12>620)
     LUT5:I0->O           26   0.203   1.207  u1/GND_6_o_GND_6_o_OR_30_o (u1/GND_6_o_GND_6_o_OR_30_o)
     LUT5:I4->O           53   0.205   1.932  u1/GND_6_o_GND_6_o_OR_31_o1 (u1/GND_6_o_GND_6_o_OR_31_o)
     LUT6:I0->O            1   0.203   0.924  u1/Mmux_Paddr<12>81446 (u1/Mmux_Paddr<12>81445)
     LUT6:I1->O            5   0.203   0.943  u1/Mmux_Paddr<12>814421 (Paddr<30>)
     LUT3:I0->O            4   0.205   0.684  GND_3_o_Paddr[31]_AND_153_o111 (GND_3_o_Paddr[31]_AND_153_o11)
     LUT5:I4->O            3   0.205   0.995  GND_3_o_Paddr[31]_AND_153_o11 (GND_3_o_Paddr[31]_AND_153_o1)
     LUT6:I1->O            4   0.203   1.048  GND_3_o_Paddr[31]_AND_153_o (GND_3_o_Paddr[31]_AND_153_o)
     LUT6:I0->O           70   0.203   1.784  Mmux_flag28 (flag<1>)
     LUT6:I4->O            1   0.203   0.579  Mmux_bitmap143 (bitmap_1_OBUF)
     OBUF:I->O                 2.571          bitmap_1_OBUF (bitmap<1>)
    ----------------------------------------
    Total                     30.365ns (7.260ns logic, 23.105ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SW[6]_SW[5]_OR_158_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TLBWrite       |         |         |   21.786|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_com
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_com        |    3.197|         |         |         |
clk_cpu        |    3.711|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_cpu
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TLBWrite       |   28.179|         |         |         |
clk_com        |    4.104|         |         |         |
clk_cpu        |    2.516|         |         |         |
clk_mm         |    4.584|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_mm
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TLBWrite       |   22.495|         |         |         |
clk_cpu        |    5.018|         |         |         |
clk_mm         |    3.563|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 42.46 secs
 
--> 

Total memory usage is 335060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   17 (   0 filtered)

