TimeQuest Timing Analyzer report for qsys_gui_dotline
Wed Apr 24 14:25:05 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. MTBF Summary
 38. Synchronizer Summary
 39. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 57. Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 61. Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 88. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 90. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 92. Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 93. Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 96. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 97. Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. MTBF Summary
111. Synchronizer Summary
112. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Board Trace Model Assignments
123. Input Transition Times
124. Signal Integrity Metrics (Slow 1200mv 0c Model)
125. Signal Integrity Metrics (Slow 1200mv 85c Model)
126. Signal Integrity Metrics (Fast 1200mv 0c Model)
127. Setup Transfers
128. Hold Transfers
129. Recovery Transfers
130. Removal Transfers
131. Report TCCS
132. Report RSKM
133. Unconstrained Paths
134. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; qsys_gui_dotline                                    ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processor 3            ;  16.7%      ;
;     Processor 4            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; qsys_gui_dotline.out.sdc                                          ; OK     ; Wed Apr 24 14:25:00 2019 ;
; ../qsys/hardware/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Apr 24 14:25:00 2019 ;
; ../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.sdc         ; OK     ; Wed Apr 24 14:25:00 2019 ;
+-------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { altera_reserved_tck }                               ;
; sys_clk                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 57.35 MHz ; 57.35 MHz       ; altera_reserved_tck                               ;      ;
; 79.7 MHz  ; 79.7 MHz        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 92.41 MHz ; 92.41 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.821 ; -10.956       ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.303  ; 0.000         ;
; altera_reserved_tck                               ; 41.281 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.561 ; -0.821        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.407  ; 0.000         ;
; altera_reserved_tck                               ; 0.452  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.383  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.473  ; 0.000         ;
; altera_reserved_tck                               ; 47.577 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.169 ; -22.867       ;
; altera_reserved_tck                               ; 1.341  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.956  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.581  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.632  ; 0.000         ;
; sys_clk                                           ; 9.934  ; 0.000         ;
; altera_reserved_tck                               ; 49.610 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.821 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.750     ;
; -0.676 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 10.609     ;
; -0.664 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.599     ;
; -0.613 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 10.533     ;
; -0.607 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.536     ;
; -0.593 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 10.517     ;
; -0.581 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 10.507     ;
; -0.560 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[12]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 10.493     ;
; -0.522 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.451     ;
; -0.513 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.448     ;
; -0.510 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.439     ;
; -0.479 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[8]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.414     ;
; -0.430 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 10.356     ;
; -0.399 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 10.319     ;
; -0.398 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.333     ;
; -0.358 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.287     ;
; -0.352 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[12]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 10.276     ;
; -0.330 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.259     ;
; -0.315 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 10.241     ;
; -0.314 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 10.234     ;
; -0.302 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 10.222     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.276 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.197     ;
; -0.271 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[8]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 10.197     ;
; -0.265 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[14]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.200     ;
; -0.243 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[2]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.164     ;
; -0.223 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.152     ;
; -0.223 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.152     ;
; -0.223 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.152     ;
; -0.223 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.152     ;
; -0.211 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.146     ;
; -0.208 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.137     ;
; -0.207 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.142     ;
; -0.204 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[3]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.139     ;
; -0.193 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 10.127     ;
; -0.193 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 10.127     ;
; -0.193 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 10.127     ;
; -0.193 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 10.127     ;
; -0.193 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[23]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 10.127     ;
; -0.193 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 10.127     ;
; -0.193 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 10.127     ;
; -0.193 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[16]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 10.127     ;
; -0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 10.119     ;
; -0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 10.119     ;
; -0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 10.119     ;
; -0.182 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 10.102     ;
; -0.171 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.103     ;
; -0.171 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.103     ;
; -0.171 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.103     ;
; -0.171 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[26]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.103     ;
; -0.171 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[25]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.103     ;
; -0.150 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 10.070     ;
; -0.124 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 10.045     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[31]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[15]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[30]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[29]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[27]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[11]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.123 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[19]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.055     ;
; -0.122 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 10.042     ;
; -0.121 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[3]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 10.047     ;
; -0.099 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 10.010     ;
; -0.057 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[14]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.983      ;
; -0.050 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[28]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 9.977      ;
; -0.050 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[24]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 9.977      ;
; -0.050 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[20]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 9.977      ;
; -0.031 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[2]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 9.943      ;
; -0.023 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.958      ;
; -0.023 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.958      ;
; -0.023 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.958      ;
; -0.023 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.958      ;
; -0.020 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.953      ;
; -0.020 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.953      ;
; -0.020 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.953      ;
; -0.020 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.953      ;
; -0.009 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.938      ;
; -0.009 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.938      ;
; -0.009 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.938      ;
; -0.009 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.938      ;
; -0.003 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.929      ;
; 0.000  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.920      ;
; 0.001  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.925      ;
; 0.006  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 9.919      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 10.109     ;
; 4.310 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 10.102     ;
; 4.360 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 10.052     ;
; 4.376 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 10.036     ;
; 4.388 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 10.027     ;
; 4.389 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 10.026     ;
; 4.424 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.991      ;
; 4.494 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.405      ; 9.912      ;
; 4.553 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.417      ; 9.865      ;
; 4.644 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.768      ;
; 4.651 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.761      ;
; 4.652 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.760      ;
; 4.659 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.753      ;
; 4.663 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.767      ;
; 4.670 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.760      ;
; 4.701 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.711      ;
; 4.709 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.703      ;
; 4.717 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.695      ;
; 4.720 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.710      ;
; 4.725 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.687      ;
; 4.729 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.686      ;
; 4.730 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.685      ;
; 4.736 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.694      ;
; 4.737 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.678      ;
; 4.738 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.677      ;
; 4.748 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.685      ;
; 4.749 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.684      ;
; 4.765 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.650      ;
; 4.773 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.396      ; 9.624      ;
; 4.773 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.642      ;
; 4.784 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.649      ;
; 4.796 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.619      ;
; 4.835 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.405      ; 9.571      ;
; 4.843 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.405      ; 9.563      ;
; 4.854 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.423      ; 9.570      ;
; 4.861 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.569      ;
; 4.861 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.569      ;
; 4.868 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.562      ;
; 4.868 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.562      ;
; 4.882 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.530      ;
; 4.889 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.523      ;
; 4.894 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.417      ; 9.524      ;
; 4.902 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.417      ; 9.516      ;
; 4.913 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.435      ; 9.523      ;
; 4.918 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.512      ;
; 4.918 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.512      ;
; 4.934 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.496      ;
; 4.934 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.496      ;
; 4.939 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.473      ;
; 4.946 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.487      ;
; 4.946 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.487      ;
; 4.947 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.486      ;
; 4.947 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.486      ;
; 4.954 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.416      ; 9.463      ;
; 4.955 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.457      ;
; 4.967 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.448      ;
; 4.968 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.447      ;
; 4.982 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.451      ;
; 4.982 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.451      ;
; 5.003 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.412      ;
; 5.015 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.397      ;
; 5.022 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.390      ;
; 5.052 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.423      ; 9.372      ;
; 5.052 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.423      ; 9.372      ;
; 5.059 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.427      ; 9.369      ;
; 5.059 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.427      ; 9.369      ;
; 5.059 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.427      ; 9.369      ;
; 5.059 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.427      ; 9.369      ;
; 5.059 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.427      ; 9.369      ;
; 5.072 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.340      ;
; 5.073 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.405      ; 9.333      ;
; 5.079 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.416      ; 9.338      ;
; 5.088 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.411      ; 9.324      ;
; 5.100 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.315      ;
; 5.101 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.314      ;
; 5.111 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.435      ; 9.325      ;
; 5.111 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.435      ; 9.325      ;
; 5.114 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.396      ; 9.283      ;
; 5.117 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.313      ;
; 5.122 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.396      ; 9.275      ;
; 5.124 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.306      ;
; 5.132 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.417      ; 9.286      ;
; 5.133 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.282      ;
; 5.136 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.279      ;
; 5.137 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.278      ;
; 5.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.414      ; 9.270      ;
; 5.156 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.277      ;
; 5.174 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.256      ;
; 5.190 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.240      ;
; 5.202 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.231      ;
; 5.203 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 9.230      ;
; 5.206 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.405      ; 9.200      ;
; 5.215 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.215      ;
; 5.222 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 9.208      ;
; 5.224 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.733      ; 9.425      ;
; 5.224 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.733      ; 9.425      ;
; 5.224 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.733      ; 9.425      ;
; 5.224 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.733      ; 9.425      ;
; 5.224 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.733      ; 9.425      ;
; 5.224 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.733      ; 9.425      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 8.753      ;
; 41.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 8.671      ;
; 41.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 8.629      ;
; 41.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 8.292      ;
; 41.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 8.102      ;
; 42.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.892      ;
; 42.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 7.469      ;
; 42.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 7.428      ;
; 42.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.400      ;
; 42.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.217      ;
; 42.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.185      ;
; 42.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.183      ;
; 42.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 7.130      ;
; 42.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.087      ;
; 43.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 7.012      ;
; 43.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 6.839      ;
; 43.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 6.686      ;
; 43.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 6.586      ;
; 43.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.036      ; 6.398      ;
; 44.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 5.467      ;
; 44.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 5.174      ;
; 45.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 4.710      ;
; 45.475 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.037      ; 4.563      ;
; 45.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 4.435      ;
; 45.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.145      ;
; 46.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 3.904      ;
; 46.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 3.735      ;
; 46.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.036      ; 3.658      ;
; 46.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 3.510      ;
; 47.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 2.392      ;
; 47.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 2.244      ;
; 47.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 2.138      ;
; 47.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 2.110      ;
; 48.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 1.597      ;
; 49.127 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                          ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 0.908      ;
; 92.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.271      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.078      ;
; 93.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.860      ;
; 93.133 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.784      ;
; 93.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.769      ;
; 93.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.726      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.647      ;
; 93.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.616      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.563      ;
; 93.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.542      ;
; 93.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.540      ;
; 93.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.532      ;
; 93.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.532      ;
; 93.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.532      ;
; 93.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.532      ;
; 93.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.532      ;
; 93.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.532      ;
; 93.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.532      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.534      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.534      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.534      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.534      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.534      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.534      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.534      ;
; 93.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.534      ;
; 93.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.534      ;
; 93.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.492      ;
; 93.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.460      ;
; 93.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.437      ;
; 93.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.416      ;
; 93.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.414      ;
; 93.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.383      ;
; 93.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.378      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.346      ;
; 93.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.343      ;
; 93.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.343      ;
; 93.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.343      ;
; 93.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.343      ;
; 93.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.343      ;
; 93.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.343      ;
; 93.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.343      ;
; 93.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~portb_address_reg0                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 6.018      ;
; 93.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.336      ;
; 93.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.310      ;
; 93.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.309      ;
; 93.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.304      ;
; 93.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.301      ;
; 93.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.301      ;
; 93.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.301      ;
; 93.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.301      ;
; 93.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.301      ;
; 93.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.301      ;
; 93.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.301      ;
; 93.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.288      ;
; 93.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.287      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.561 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.103      ; 4.774      ;
; -0.211 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                             ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.138      ; 5.159      ;
; -0.205 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                             ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.121      ; 5.148      ;
; -0.027 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.102      ; 5.307      ;
; -0.025 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.102      ; 5.309      ;
; -0.012 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                             ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.128      ; 5.348      ;
; -0.010 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.109      ; 5.331      ;
; -0.006 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                             ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.111      ; 5.337      ;
; 0.008  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.127      ; 5.367      ;
; 0.068  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.426      ;
; 0.072  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.103      ; 5.407      ;
; 0.094  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[3]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.465      ;
; 0.111  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[3]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.125      ; 5.468      ;
; 0.131  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.489      ;
; 0.162  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.125      ; 5.519      ;
; 0.174  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.121      ; 5.527      ;
; 0.175  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                             ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.140      ; 5.547      ;
; 0.180  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.102      ; 5.514      ;
; 0.181  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                             ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.123      ; 5.536      ;
; 0.186  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.125      ; 5.543      ;
; 0.198  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.556      ;
; 0.202  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.103      ; 5.537      ;
; 0.213  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.125      ; 5.570      ;
; 0.217  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.575      ;
; 0.218  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.576      ;
; 0.219  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.577      ;
; 0.220  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.578      ;
; 0.220  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.578      ;
; 0.221  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.579      ;
; 0.226  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.108      ; 5.566      ;
; 0.228  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.586      ;
; 0.229  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.103      ; 5.564      ;
; 0.231  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.104      ; 5.567      ;
; 0.232  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.104      ; 5.568      ;
; 0.235  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.109      ; 5.576      ;
; 0.236  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.121      ; 5.589      ;
; 0.239  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.109      ; 5.580      ;
; 0.241  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.121      ; 5.594      ;
; 0.245  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.603      ;
; 0.245  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.616      ;
; 0.246  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.127      ; 5.605      ;
; 0.252  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.623      ;
; 0.274  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.138      ; 5.644      ;
; 0.289  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                                             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.122      ; 5.643      ;
; 0.311  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.125      ; 5.668      ;
; 0.318  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.125      ; 5.675      ;
; 0.369  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.104      ; 5.705      ;
; 0.373  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.744      ;
; 0.373  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.111      ; 5.716      ;
; 0.382  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10]                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.103      ; 5.717      ;
; 0.383  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.127      ; 5.742      ;
; 0.399  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.757      ;
; 0.399  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.127      ; 5.758      ;
; 0.402  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.773      ;
; 0.403  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.110      ; 5.745      ;
; 0.417  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                                             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.122      ; 5.771      ;
; 0.433  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.110      ; 5.775      ;
; 0.438  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.111      ; 5.781      ;
; 0.438  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.127      ; 5.797      ;
; 0.439  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                                             ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.810      ;
; 0.440  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.111      ; 5.783      ;
; 0.450  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.808      ;
; 0.451  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.809      ;
; 0.452  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                            ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                            ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                            ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                            ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                            ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                            ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                                ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_12_5m                                                         ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_12_5m                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                       ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                       ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                      ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.148      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.149      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.151      ;
; 0.410 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|writedata[23]                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_datain_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.145      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.157      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.159      ;
; 0.432 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.172      ;
; 0.436 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_tag_wraddress[5]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.164      ;
; 0.438 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_tag_wraddress[3]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.166      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.178      ;
; 0.445 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.446 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[1]                                                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.180      ;
; 0.447 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.447 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.447 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.174      ;
; 0.450 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.188      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                              ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[13]                                                                                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.187      ;
; 0.452 ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                                                  ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_error                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_error                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|break_on_reset                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|break_on_reset                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_bl|data_out                                                                                                                                                                      ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_bl|data_out                                                                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_bl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_bl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_mlcd_bl_s1_translator|wait_latency_counter[1]                                                                                    ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_mlcd_bl_s1_translator|wait_latency_counter[1]                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_bl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_bl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_bl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                  ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_bl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                           ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_avalon_reg:the_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_avalon_reg:the_qsys_nios2_qsys_nios2_avalon_reg|oci_single_step_mode                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|MISO_reg                                                                                                                              ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|MISO_reg                                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|SCLK_reg                                                                                                                              ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|SCLK_reg                                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|tx_holding_primed                                                                                                                     ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|tx_holding_primed                                                                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|transmitting                                                                                                                          ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|transmitting                                                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|jtag_rd                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|jtag_rd                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_go                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_go                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|wait_latency_counter[1]                                                                      ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[2]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_active                                                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_active                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|read                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|read                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|write                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|write                                                                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                    ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_sdram:sdram|m_count[2]                                                                                                                                                                                  ; qsys:u_qsys|qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_sdram:sdram|m_count[0]                                                                                                                                                                                  ; qsys:u_qsys|qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_sdram:sdram|m_count[1]                                                                                                                                                                                  ; qsys:u_qsys|qsys_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_sdram:sdram|m_next.000000001                                                                                                                                                                            ; qsys:u_qsys|qsys_sdram:sdram|m_next.000000001                                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                         ; qsys:u_qsys|qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_sdram:sdram|m_state.000000100                                                                                                                                                                           ; qsys:u_qsys|qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.479 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 0.794      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.777      ;
; 0.488 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 0.803      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.788      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.797      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.383 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 5.450      ;
; 4.383 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 5.450      ;
; 4.383 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 5.450      ;
; 4.383 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 5.443      ;
; 4.383 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 5.443      ;
; 4.383 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 5.444      ;
; 4.383 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_12_5m                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 5.444      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.647 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.730      ; 5.999      ;
; 8.660 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.729      ; 5.985      ;
; 8.660 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.729      ; 5.985      ;
; 8.660 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.729      ; 5.985      ;
; 8.660 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.729      ; 5.985      ;
; 8.660 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.729      ; 5.985      ;
; 8.660 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.729      ; 5.985      ;
; 8.660 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.729      ; 5.985      ;
; 8.722 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.737      ; 6.063      ;
; 8.735 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.736      ; 6.049      ;
; 8.955 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.464      ;
; 8.955 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.464      ;
; 8.955 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.464      ;
; 8.955 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.464      ;
; 8.955 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.464      ;
; 8.955 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.464      ;
; 8.955 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.464      ;
; 8.956 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.463      ;
; 8.956 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.463      ;
; 8.956 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.463      ;
; 8.956 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.463      ;
; 8.956 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.463      ;
; 8.956 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.463      ;
; 8.956 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.463      ;
; 8.956 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.418      ; 5.463      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 5.463      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 5.463      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 5.463      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.424      ; 5.458      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.424      ; 5.458      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.424      ; 5.458      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.424      ; 5.458      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.424      ; 5.458      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 5.463      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 5.463      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.428      ; 5.462      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.465      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.465      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 5.463      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.464      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.432      ; 5.466      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.429      ; 5.463      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 5.467      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 5.467      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 5.467      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 5.467      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 5.467      ;
; 8.967 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 5.467      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.473 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|step_1                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.458      ;
; 4.473 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[10]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.458      ;
; 4.473 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[15]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.458      ;
; 4.473 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[16]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 5.458      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.456      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[12]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.438      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[13]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.438      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[21]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.438      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[19]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.438      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[23]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.438      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[22]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.438      ;
; 4.474 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[24]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.438      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.464      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.464      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.464      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.464      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.464      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_read                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.446      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[17]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.446      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[11]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.446      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[14]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.446      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[18]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.446      ;
; 4.484 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[20]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.446      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.462      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.462      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.462      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.485 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.464      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[2]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.460      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.459      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[2]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[3]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[4]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[4]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[5]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[5]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[6]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[7]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[7]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[8]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.458      ;
; 4.486 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[8]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.457      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 2.458      ;
; 47.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 2.454      ;
; 48.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.033      ; 2.014      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.692      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.693      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.692      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.692      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.692      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.692      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.692      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.692      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.690      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.690      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.690      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.690      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.688      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.687      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.687      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.687      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.687      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.687      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.687      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.687      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.692      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.692      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.692      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.692      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.692      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.692      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.693      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.689      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
; 95.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.691      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.169 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.199      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.201      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.201      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.199      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.199      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.199      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.199      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.200      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.200      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.200      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.200      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.200      ;
; -0.168 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.136      ; 5.200      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.204      ;
; -0.167 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.126      ; 5.191      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.124      ; 5.190      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.138      ; 5.204      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.134      ; 5.200      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.124      ; 5.190      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.124      ; 5.190      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.124      ; 5.190      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.124      ; 5.190      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.124      ; 5.190      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.124      ; 5.190      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.124      ; 5.190      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.137      ; 5.203      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.166 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.139      ; 5.205      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.130      ; 5.197      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.130      ; 5.197      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.130      ; 5.197      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.130      ; 5.197      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.130      ; 5.197      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.132      ; 5.199      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.202      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.202      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.202      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.202      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.202      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.132      ; 5.199      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.202      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.132      ; 5.199      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.116      ; 5.183      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.202      ;
; -0.165 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 5.135      ; 5.202      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.635      ;
; 1.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.635      ;
; 1.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.635      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.707      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.029      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.029      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.029      ;
; 1.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.029      ;
; 1.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.046      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 1.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.265      ;
; 2.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.346      ;
; 2.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.346      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.349      ;
; 2.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.436      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.605      ;
; 2.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.605      ;
; 2.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.623      ;
; 2.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.623      ;
; 2.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.623      ;
; 2.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.623      ;
; 2.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.623      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.636      ;
; 2.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.704      ;
; 2.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.704      ;
; 2.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.704      ;
; 2.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.704      ;
; 2.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.704      ;
; 2.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.704      ;
; 2.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.704      ;
; 2.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.704      ;
; 2.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.740      ;
; 2.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.740      ;
; 2.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.740      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.956 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 2.750      ;
; 1.956 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 2.750      ;
; 1.956 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_wr_active                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 2.750      ;
; 1.956 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 2.750      ;
; 1.971 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.566      ; 2.749      ;
; 1.971 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.566      ; 2.749      ;
; 1.974 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[18]                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 2.748      ;
; 1.974 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[7]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 2.748      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_stall                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.566      ; 2.755      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[0]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 2.760      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[0]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 2.760      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[22]                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 2.756      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_alu_result[22]                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 2.756      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[6]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 2.756      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[14]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 2.756      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[8]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 2.760      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[6]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 2.756      ;
; 1.977 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_st_data[22]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 2.756      ;
; 1.997 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 2.750      ;
; 1.997 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 2.750      ;
; 1.997 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 2.750      ;
; 2.008 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.747      ;
; 2.008 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.747      ;
; 2.008 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.747      ;
; 2.008 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[3]                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.747      ;
; 2.014 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.749      ;
; 2.014 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 2.764      ;
; 2.014 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 2.764      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][74]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][74]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][60]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][60]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][60]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.736      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][95]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.451 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][95]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.452 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.739      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.000                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.001                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[2]                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[0]                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[1]                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.000                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.111                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.011                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.101                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.101                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.453 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                           ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                            ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.581 ; 4.982        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                           ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.587 ; 4.988        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 9.632 ; 9.852        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ;
; 9.632 ; 9.852        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ;
; 9.632 ; 9.852        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ;
; 9.632 ; 9.852        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ;
; 9.633 ; 9.853        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ;
; 9.634 ; 9.854        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 9.634 ; 9.854        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 9.634 ; 9.854        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                    ;
; 9.634 ; 9.854        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                      ;
; 9.634 ; 9.854        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                     ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                      ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                     ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                     ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                     ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                     ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                     ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                      ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                      ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                      ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                      ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                   ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                   ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                   ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                   ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                    ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                    ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                    ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                    ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                      ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                      ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                       ;
; 9.635 ; 9.855        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                                      ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                     ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                      ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                      ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                      ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                      ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                      ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                      ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                 ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                 ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                  ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                  ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                  ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                                    ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                   ;
; 9.636 ; 9.856        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.610 ; 49.845       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                          ;
; 49.611 ; 49.846       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~portb_address_reg0                                                                                                         ;
; 49.674 ; 49.894       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ;
; 49.674 ; 49.894       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                    ;
; 49.675 ; 49.895       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                   ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[0]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[15]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[23]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[24]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[32]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[33]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[34]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[35]                                                       ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[6]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                         ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                      ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                      ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                                      ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                   ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                   ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                  ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                 ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                 ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                 ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                 ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                 ;
; 49.733 ; 49.921       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.190 ; 3.412 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.324 ; 8.354 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; 5.638 ; 5.803 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 6.018 ; 6.125 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 4.996 ; 5.230 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 4.719 ; 4.971 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 4.830 ; 5.035 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 6.018 ; 6.125 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 5.115 ; 5.393 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 5.461 ; 5.687 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 5.753 ; 5.911 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 5.082 ; 5.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 4.984 ; 5.202 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 4.665 ; 4.885 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 4.994 ; 5.181 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 5.387 ; 5.613 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 5.561 ; 5.771 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 5.524 ; 5.742 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 5.156 ; 5.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 5.240 ; 5.528 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.340 ; 1.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.273 ; 1.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.324 ; 1.368 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.305 ; 1.349 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 1.319 ; 1.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.263 ; 1.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.325 ; 1.369 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.323 ; 1.367 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.330 ; 1.374 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.340 ; 1.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.340 ; 1.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.330 ; 1.374 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.474  ; 1.383  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.155 ; -1.281 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; -4.802 ; -4.939 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; -3.572 ; -3.802 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; -3.982 ; -4.253 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; -3.859 ; -4.092 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; -3.828 ; -4.062 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; -4.114 ; -4.289 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; -4.284 ; -4.525 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; -4.183 ; -4.376 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; -3.572 ; -3.802 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; -3.924 ; -4.180 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; -4.032 ; -4.304 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; -3.809 ; -3.999 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; -4.178 ; -4.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; -4.237 ; -4.465 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; -4.483 ; -4.727 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; -4.247 ; -4.478 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; -4.181 ; -4.445 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; -4.329 ; -4.611 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; -0.676 ; -0.718 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; -0.686 ; -0.728 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; -0.731 ; -0.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; -0.724 ; -0.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; -0.711 ; -0.755 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; -0.725 ; -0.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; -0.726 ; -0.770 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; -0.676 ; -0.718 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; -0.731 ; -0.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; -0.729 ; -0.773 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; -0.737 ; -0.781 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; -0.747 ; -0.791 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; -0.724 ; -0.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; -0.747 ; -0.791 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; -0.737 ; -0.781 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; -0.735 ; -0.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; -0.735 ; -0.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.111 ; 13.642 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 6.245  ; 6.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 7.333  ; 7.230  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 6.517  ; 6.454  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 7.752  ; 7.487  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 13.406 ; 13.170 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 15.550 ; 14.912 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 11.374 ; 11.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 14.875 ; 14.237 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 14.784 ; 14.024 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 15.193 ; 14.418 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 15.392 ; 14.634 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 14.769 ; 14.152 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 14.660 ; 13.975 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 14.501 ; 13.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 13.744 ; 13.139 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 13.801 ; 13.186 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 14.549 ; 13.887 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 15.550 ; 14.912 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 14.961 ; 14.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 15.119 ; 14.437 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 14.741 ; 14.026 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 14.464 ; 13.834 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 11.261 ; 11.031 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 11.428 ; 11.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 7.245  ; 7.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 11.600 ; 11.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 5.102  ; 5.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.708  ; 3.665  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 3.671  ; 3.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.681  ; 3.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.681  ; 3.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.701  ; 3.658  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.727  ; 3.684  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.699  ; 3.661  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.778  ; 3.756  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.798  ; 3.776  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.772  ; 3.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 5.102  ; 5.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.772  ; 3.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.759  ; 3.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 3.688  ; 3.650  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 3.688  ; 3.650  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 3.667  ; 3.629  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.752  ; 3.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 3.680  ; 3.637  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 5.100  ; 5.168  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.683  ; 3.640  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 3.665  ; 3.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 3.652  ; 3.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 3.645  ; 3.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 3.651  ; 3.613  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 5.100  ; 5.168  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 3.673  ; 3.630  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 3.665  ; 3.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.757  ; 3.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 3.639  ; 3.601  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.739  ; 3.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.739  ; 3.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.729  ; 3.707  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.751  ; 3.729  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.751  ; 3.729  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.747  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.747  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.649  ; 3.611  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 3.642  ; 3.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 9.905  ; 9.621  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 22.500 ; 22.283 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 19.344 ; 19.331 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 21.760 ; 21.624 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 21.552 ; 21.284 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 21.962 ; 21.678 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 22.500 ; 22.283 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 21.729 ; 21.592 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 21.546 ; 21.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 21.283 ; 21.086 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 20.851 ; 20.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 20.904 ; 20.829 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 21.614 ; 21.457 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 22.320 ; 22.173 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 22.068 ; 22.019 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 21.634 ; 21.397 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 21.807 ; 21.598 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 21.424 ; 21.274 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 19.968 ; 19.518 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 13.018 ; 12.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 12.949 ; 12.598 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 7.963  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.754 ; 11.294 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 5.609  ; 5.412  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 6.146  ; 6.027  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 5.884  ; 5.828  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 6.218  ; 5.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 7.167  ; 6.867  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 4.792  ; 4.636  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 8.029  ; 7.789  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 5.143  ; 5.019  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 5.370  ; 5.111  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 5.764  ; 5.487  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 5.369  ; 5.150  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 5.182  ; 5.108  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 5.493  ; 5.268  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 5.352  ; 5.247  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 4.792  ; 4.636  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 4.846  ; 4.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 5.136  ; 4.986  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 5.694  ; 5.606  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 5.304  ; 5.225  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 5.447  ; 5.252  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 5.852  ; 5.605  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 4.901  ; 4.751  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 7.952  ; 7.605  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 7.840  ; 7.477  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 6.169  ; 5.997  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 8.053  ; 7.705  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 3.248  ; 3.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.286  ; 3.242  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 3.248  ; 3.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.259  ; 3.215  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.259  ; 3.215  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.278  ; 3.234  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.305  ; 3.261  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.276  ; 3.238  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.354  ; 3.332  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.374  ; 3.352  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.349  ; 3.327  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 4.679  ; 4.747  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.349  ; 3.327  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.336  ; 3.314  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 3.244  ; 3.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 3.264  ; 3.226  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 3.244  ; 3.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.329  ; 3.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 3.258  ; 3.214  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 3.217  ; 3.179  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.260  ; 3.216  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 3.243  ; 3.205  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 3.229  ; 3.191  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 3.222  ; 3.184  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 3.229  ; 3.191  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 4.678  ; 4.746  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 3.250  ; 3.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 3.242  ; 3.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.334  ; 3.312  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 3.217  ; 3.179  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.317  ; 3.295  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.319  ; 3.297  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.317  ; 3.295  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.307  ; 3.285  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.329  ; 3.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.329  ; 3.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.319  ; 3.297  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.319  ; 3.297  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.324  ; 3.302  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.227  ; 3.189  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 3.219  ; 3.181  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.725  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.620  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 7.284  ; 6.942  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 10.373 ; 10.194 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 10.902 ; 10.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 11.346 ; 11.177 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 11.180 ; 10.852 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 11.574 ; 11.232 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 11.873 ; 11.526 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 11.084 ; 10.887 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 11.226 ; 11.001 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 11.359 ; 11.121 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 10.373 ; 10.194 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 10.432 ; 10.246 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 11.475 ; 11.277 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 11.829 ; 11.625 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 11.459 ; 11.275 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 11.601 ; 11.390 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 11.656 ; 11.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 10.872 ; 10.667 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 12.507 ; 12.172 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 11.971 ; 11.842 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 11.905 ; 11.566 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 7.104  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 8.328 ; 8.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 8.930 ; 8.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 8.328 ; 8.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 8.328 ; 8.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 8.939 ; 8.825 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 8.939 ; 8.825 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 9.443 ; 9.329 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 9.137 ; 9.023 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 9.137 ; 9.023 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 8.930 ; 8.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 9.212 ; 9.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 8.930 ; 8.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 9.143 ; 9.029 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 9.143 ; 9.029 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 9.153 ; 9.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 9.153 ; 9.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 9.443 ; 9.329 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.448 ; 3.350 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.472 ; 3.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.464 ; 3.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.461 ; 3.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.464 ; 3.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.460 ; 3.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.909 ; 4.911 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.472 ; 3.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.464 ; 3.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.555 ; 3.478 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.448 ; 3.350 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.537 ; 3.460 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.550 ; 3.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.537 ; 3.460 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.537 ; 3.460 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.549 ; 3.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.549 ; 3.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 6.387 ; 6.273 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 6.965 ; 6.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 6.387 ; 6.273 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 6.387 ; 6.273 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 6.973 ; 6.859 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 6.973 ; 6.859 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 7.458 ; 7.344 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 7.164 ; 7.050 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 7.164 ; 7.050 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 6.965 ; 6.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 7.236 ; 7.122 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 6.965 ; 6.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 7.170 ; 7.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 7.170 ; 7.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 7.179 ; 7.065 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 7.179 ; 7.065 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 7.458 ; 7.344 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.029 ; 2.931 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.052 ; 2.938 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.045 ; 2.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.041 ; 2.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.044 ; 2.946 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.041 ; 2.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.490 ; 4.492 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.052 ; 2.938 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.044 ; 2.946 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.135 ; 3.058 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.029 ; 2.931 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.118 ; 3.041 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.130 ; 3.053 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.118 ; 3.041 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.118 ; 3.041 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.130 ; 3.053 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.130 ; 3.053 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 8.223     ; 8.337     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 8.734     ; 8.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 8.223     ; 8.337     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 8.223     ; 8.337     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 8.758     ; 8.872     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 8.758     ; 8.872     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 9.357     ; 9.471     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 9.037     ; 9.151     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 9.037     ; 9.151     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 8.734     ; 8.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 8.990     ; 9.104     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 8.734     ; 8.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 9.046     ; 9.160     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 9.046     ; 9.160     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 9.058     ; 9.172     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 9.058     ; 9.172     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 9.357     ; 9.471     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.403     ; 3.517     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.403     ; 3.517     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.445     ; 3.543     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.442     ; 3.540     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.445     ; 3.543     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.441     ; 3.539     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.990     ; 4.988     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.403     ; 3.517     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.445     ; 3.543     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.557     ; 3.634     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.429     ; 3.527     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.539     ; 3.616     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.552     ; 3.629     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.539     ; 3.616     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.539     ; 3.616     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.551     ; 3.628     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.551     ; 3.628     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 6.271     ; 6.385     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 6.762     ; 6.876     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 6.271     ; 6.385     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 6.271     ; 6.385     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 6.785     ; 6.899     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 6.785     ; 6.899     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 7.360     ; 7.474     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 7.053     ; 7.167     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 7.053     ; 7.167     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 6.762     ; 6.876     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 7.007     ; 7.121     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 6.762     ; 6.876     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 7.062     ; 7.176     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 7.062     ; 7.176     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 7.073     ; 7.187     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 7.073     ; 7.187     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 7.360     ; 7.474     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 2.982     ; 3.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 2.982     ; 3.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.023     ; 3.121     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.019     ; 3.117     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.022     ; 3.120     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.019     ; 3.117     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.568     ; 4.566     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 2.982     ; 3.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.022     ; 3.120     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.134     ; 3.211     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.007     ; 3.105     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.117     ; 3.194     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.129     ; 3.206     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.117     ; 3.194     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.117     ; 3.194     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.129     ; 3.206     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.129     ; 3.206     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 18.052 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 18.052                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.039        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.013        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 18.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.037        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.025        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 18.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.038        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.024        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.326                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.018       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.308       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 197.458                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.038       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.420       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 61.49 MHz ; 61.49 MHz       ; altera_reserved_tck                               ;      ;
; 85.43 MHz ; 85.43 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 97.7 MHz  ; 97.7 MHz        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.235 ; -0.235        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.709  ; 0.000         ;
; altera_reserved_tck                               ; 41.869 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.730 ; -2.666        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.382  ; 0.000         ;
; altera_reserved_tck                               ; 0.401  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.851  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.925  ; 0.000         ;
; altera_reserved_tck                               ; 47.838 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.250 ; -36.452       ;
; altera_reserved_tck                               ; 1.241  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.749  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.609  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.440  ; 0.000         ;
; sys_clk                                           ; 9.943  ; 0.000         ;
; altera_reserved_tck                               ; 49.494 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.235 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.171     ;
; -0.048 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.984      ;
; 0.019  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.908      ;
; 0.019  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[12]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.922      ;
; 0.040  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.896      ;
; 0.042  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.894      ;
; 0.061  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.882      ;
; 0.061  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.880      ;
; 0.081  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[8]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.862      ;
; 0.110  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.826      ;
; 0.205  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.731      ;
; 0.206  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.721      ;
; 0.211  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 9.721      ;
; 0.213  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.730      ;
; 0.225  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[2]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.705      ;
; 0.227  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.707      ;
; 0.273  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[12]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 9.659      ;
; 0.277  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[14]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.666      ;
; 0.294  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.633      ;
; 0.296  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.631      ;
; 0.315  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.628      ;
; 0.325  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.611      ;
; 0.332  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.611      ;
; 0.335  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[8]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.599      ;
; 0.335  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.608      ;
; 0.352  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.585      ;
; 0.352  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.585      ;
; 0.352  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.585      ;
; 0.352  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.585      ;
; 0.352  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.582      ;
; 0.364  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.563      ;
; 0.379  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.561      ;
; 0.379  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.561      ;
; 0.379  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.561      ;
; 0.379  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.561      ;
; 0.379  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[23]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.561      ;
; 0.379  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.561      ;
; 0.379  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.561      ;
; 0.379  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[16]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.561      ;
; 0.386  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.553      ;
; 0.386  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.553      ;
; 0.386  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.553      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.392  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.538      ;
; 0.402  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.540      ;
; 0.402  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.540      ;
; 0.402  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.540      ;
; 0.402  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[26]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.540      ;
; 0.402  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[25]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.540      ;
; 0.408  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.526      ;
; 0.409  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.521      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[31]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[15]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[30]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[29]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[27]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[11]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.450  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[19]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.492      ;
; 0.459  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.468      ;
; 0.479  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[2]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.442      ;
; 0.480  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[3]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.463      ;
; 0.508  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[28]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 9.427      ;
; 0.508  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[24]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 9.427      ;
; 0.508  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[20]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 9.427      ;
; 0.531  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[14]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.403      ;
; 0.534  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 9.396      ;
; 0.539  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.398      ;
; 0.539  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.398      ;
; 0.539  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.398      ;
; 0.539  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.398      ;
; 0.566  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.374      ;
; 0.566  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.374      ;
; 0.566  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.374      ;
; 0.566  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.374      ;
; 0.566  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[23]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.374      ;
; 0.566  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.374      ;
; 0.566  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.374      ;
; 0.566  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[16]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.374      ;
; 0.573  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.366      ;
; 0.573  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.366      ;
; 0.573  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.366      ;
; 0.579  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 9.348      ;
; 0.586  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.348      ;
; 0.587  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.347      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.709 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.441      ;
; 4.710 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.440      ;
; 4.751 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.399      ;
; 4.772 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.378      ;
; 4.815 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 9.339      ;
; 4.816 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 9.338      ;
; 4.841 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 9.313      ;
; 4.885 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.141      ; 9.258      ;
; 4.955 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.153      ; 9.200      ;
; 5.018 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 9.150      ;
; 5.019 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 9.149      ;
; 5.047 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.103      ;
; 5.048 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.102      ;
; 5.055 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.095      ;
; 5.056 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.094      ;
; 5.060 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 9.108      ;
; 5.081 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 9.087      ;
; 5.089 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.061      ;
; 5.097 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.053      ;
; 5.110 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.040      ;
; 5.118 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 9.032      ;
; 5.124 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 9.048      ;
; 5.125 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 9.047      ;
; 5.147 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.133      ; 8.988      ;
; 5.150 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 9.022      ;
; 5.153 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 9.001      ;
; 5.154 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 9.000      ;
; 5.161 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.993      ;
; 5.162 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.992      ;
; 5.179 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.975      ;
; 5.181 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.973      ;
; 5.187 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.967      ;
; 5.189 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 8.977      ;
; 5.189 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 8.977      ;
; 5.189 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 8.977      ;
; 5.189 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 8.977      ;
; 5.189 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 8.977      ;
; 5.194 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.159      ; 8.967      ;
; 5.197 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.154      ; 8.959      ;
; 5.223 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.141      ; 8.920      ;
; 5.231 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.141      ; 8.912      ;
; 5.233 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 8.917      ;
; 5.234 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 8.916      ;
; 5.248 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.920      ;
; 5.249 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.919      ;
; 5.264 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.171      ; 8.909      ;
; 5.274 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.894      ;
; 5.275 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 8.875      ;
; 5.275 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.893      ;
; 5.290 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.878      ;
; 5.293 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.153      ; 8.862      ;
; 5.296 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 8.854      ;
; 5.301 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.153      ; 8.854      ;
; 5.311 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.857      ;
; 5.316 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.852      ;
; 5.337 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.831      ;
; 5.339 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.815      ;
; 5.340 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.814      ;
; 5.354 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 8.818      ;
; 5.355 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 8.817      ;
; 5.365 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.789      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.434      ; 8.988      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 8.987      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 8.987      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 8.987      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 8.987      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 8.987      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 8.987      ;
; 5.370 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.433      ; 8.987      ;
; 5.380 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 8.792      ;
; 5.380 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 8.792      ;
; 5.381 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 8.791      ;
; 5.406 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 8.766      ;
; 5.409 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.141      ; 8.734      ;
; 5.414 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 8.736      ;
; 5.415 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 8.735      ;
; 5.424 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.159      ; 8.737      ;
; 5.447 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.154      ; 8.709      ;
; 5.450 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.159      ; 8.711      ;
; 5.456 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 8.694      ;
; 5.456 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.151      ; 8.697      ;
; 5.477 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.148      ; 8.673      ;
; 5.479 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.153      ; 8.676      ;
; 5.485 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.133      ; 8.650      ;
; 5.490 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.170      ; 8.682      ;
; 5.493 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.133      ; 8.642      ;
; 5.494 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.171      ; 8.679      ;
; 5.503 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.665      ;
; 5.504 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.166      ; 8.664      ;
; 5.519 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.635      ;
; 5.520 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.152      ; 8.634      ;
; 5.520 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.171      ; 8.653      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 8.265      ;
; 41.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 8.243      ;
; 41.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 8.223      ;
; 42.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.887      ;
; 42.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 7.722      ;
; 42.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 7.518      ;
; 43.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 7.127      ;
; 43.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 7.051      ;
; 43.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 7.011      ;
; 43.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.857      ;
; 43.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 6.785      ;
; 43.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 6.706      ;
; 43.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.664      ;
; 43.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.663      ;
; 43.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.615      ;
; 43.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.471      ;
; 43.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 6.340      ;
; 43.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.240      ;
; 44.073 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 6.065      ;
; 44.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 5.182      ;
; 45.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 4.916      ;
; 45.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 4.458      ;
; 45.820 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.317      ;
; 45.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.199      ;
; 46.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.931      ;
; 46.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.704      ;
; 46.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.536      ;
; 46.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.472      ;
; 46.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.333      ;
; 47.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.282      ;
; 48.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.111      ;
; 48.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.018      ;
; 48.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.020      ;
; 48.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.483      ;
; 49.316 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                          ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 0.819      ;
; 93.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.794      ;
; 93.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.697      ;
; 93.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.422      ;
; 93.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.378      ;
; 93.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.349      ;
; 93.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.323      ;
; 93.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.254      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.250      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.250      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.250      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.250      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.250      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.250      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.250      ;
; 93.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.250      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.230      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.190      ;
; 93.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.188      ;
; 93.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.135      ;
; 93.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.135      ;
; 93.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.135      ;
; 93.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.135      ;
; 93.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.135      ;
; 93.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.135      ;
; 93.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.135      ;
; 93.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.108      ;
; 93.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.086      ;
; 93.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.064      ;
; 93.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.062      ;
; 93.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.066      ;
; 93.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.052      ;
; 93.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.051      ;
; 93.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.037      ;
; 93.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.035      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.042      ;
; 93.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.030      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.979      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.979      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.979      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.979      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.979      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.979      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.979      ;
; 93.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.979      ;
; 93.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.937      ;
; 93.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.937      ;
; 93.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.937      ;
; 93.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.937      ;
; 93.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.937      ;
; 93.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.937      ;
; 93.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.927      ;
; 93.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.927      ;
; 93.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.927      ;
; 93.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.927      ;
; 93.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.927      ;
; 93.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.927      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.730 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.780      ; 4.265      ;
; -0.280 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.749      ;
; -0.265 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.797      ; 4.747      ;
; -0.262 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.777      ; 4.730      ;
; -0.250 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.777      ; 4.742      ;
; -0.248 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 4.771      ;
; -0.221 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.786      ; 4.780      ;
; -0.166 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.780      ; 4.829      ;
; -0.135 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 4.883      ;
; -0.134 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[3]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 4.883      ;
; -0.101 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 4.916      ;
; -0.086 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.785      ; 4.914      ;
; -0.066 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 4.952      ;
; -0.060 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 4.959      ;
; -0.059 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 4.960      ;
; -0.059 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 4.960      ;
; -0.058 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 4.961      ;
; -0.058 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 4.961      ;
; -0.058 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.777      ; 4.934      ;
; -0.057 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 4.962      ;
; -0.056 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 4.961      ;
; -0.053 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.780      ; 4.942      ;
; -0.043 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 4.974      ;
; -0.024 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 4.995      ;
; -0.019 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.781      ; 4.977      ;
; -0.018 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.786      ; 4.983      ;
; -0.017 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.000      ;
; -0.014 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.781      ; 4.982      ;
; -0.010 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.780      ; 4.985      ;
; -0.004 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.014      ;
; 0.006  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.024      ;
; 0.017  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.785      ; 5.017      ;
; 0.019  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[3]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.816      ; 5.050      ;
; 0.023  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.786      ; 5.024      ;
; 0.048  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.797      ; 5.060      ;
; 0.050  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.068      ;
; 0.057  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.816      ; 5.088      ;
; 0.058  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.797      ; 5.070      ;
; 0.065  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 5.094      ;
; 0.072  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.799      ; 5.086      ;
; 0.083  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.100      ;
; 0.090  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.781      ; 5.086      ;
; 0.106  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.125      ;
; 0.108  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.127      ;
; 0.124  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.141      ;
; 0.130  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.797      ; 5.142      ;
; 0.134  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.797      ; 5.146      ;
; 0.137  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.156      ;
; 0.139  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.787      ; 5.141      ;
; 0.146  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.780      ; 5.141      ;
; 0.151  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.787      ; 5.153      ;
; 0.154  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.172      ;
; 0.155  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.173      ;
; 0.156  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.797      ; 5.168      ;
; 0.157  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.176      ;
; 0.158  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 5.187      ;
; 0.164  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.183      ;
; 0.165  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.184      ;
; 0.165  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.184      ;
; 0.166  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.185      ;
; 0.166  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.185      ;
; 0.167  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.186      ;
; 0.170  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.816      ; 5.201      ;
; 0.173  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 5.202      ;
; 0.202  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.810      ; 5.227      ;
; 0.237  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.785      ; 5.237      ;
; 0.261  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.793      ; 5.269      ;
; 0.267  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.793      ; 5.275      ;
; 0.271  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.288      ;
; 0.272  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 5.301      ;
; 0.272  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.289      ;
; 0.272  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.289      ;
; 0.273  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.290      ;
; 0.273  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.290      ;
; 0.274  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.802      ; 5.291      ;
; 0.278  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.810      ; 5.303      ;
; 0.280  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.785      ; 5.280      ;
; 0.284  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.810      ; 5.309      ;
; 0.296  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 5.325      ;
; 0.296  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.315      ;
; 0.297  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.316      ;
; 0.297  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.316      ;
; 0.298  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.317      ;
; 0.298  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.317      ;
; 0.299  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[3]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 5.328      ;
; 0.299  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.318      ;
; 0.305  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.323      ;
; 0.306  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.324      ;
; 0.307  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.325      ;
; 0.309  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.785      ; 5.309      ;
; 0.310  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.328      ;
; 0.311  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.329      ;
; 0.312  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                          ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.803      ; 5.330      ;
; 0.313  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]                           ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.785      ; 5.313      ;
; 0.316  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                          ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 5.345      ;
; 0.321  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.793      ; 5.329      ;
; 0.323  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.793      ; 5.331      ;
; 0.325  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.344      ;
; 0.326  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.345      ;
; 0.326  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                           ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.804      ; 5.345      ;
+--------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.382 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|writedata[23]                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_datain_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.040      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.052      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.055      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.056      ;
; 0.398 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.684      ;
; 0.399 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.400 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.684      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|break_on_reset                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|break_on_reset                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|MonDReg[8]                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|MISO_reg                                                                                                                              ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|MISO_reg                                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|SCLK_reg                                                                                                                              ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|SCLK_reg                                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                              ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                    ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|wait_latency_counter[1]                                                                      ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[1]                                                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                                                  ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|read                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|read                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|write                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|write                                                                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                    ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                         ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                     ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_m0_translator|first_burst_stalled                                                                                         ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_m0_translator|first_burst_stalled                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_m0_translator|end_begintransfer                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_m0_translator|end_begintransfer                                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|altera_avalon_mm_bridge:mm_bridge|use_reg                                                                                                                                                                    ; qsys:u_qsys|altera_avalon_mm_bridge:mm_bridge|use_reg                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                              ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                             ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_error                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_error                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|resetlatch                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|resetlatch                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|jtag_break                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|jtag_break                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_bl|data_out                                                                                                                                                                      ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_bl|data_out                                                                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                                                                                                                                                                ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                                                                                                                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_wr_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_wr_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_dir_s1_translator|wait_latency_counter[1]                                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_dir_s1_translator|wait_latency_counter[1]                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                             ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                           ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_bl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_mlcd_bl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.404 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 0.737      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.721      ;
; 0.458 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 0.746      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.726      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.730      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.851 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 4.997      ;
; 4.851 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 4.997      ;
; 4.851 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 4.998      ;
; 4.851 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_12_5m                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 4.998      ;
; 4.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.145     ; 5.005      ;
; 4.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.145     ; 5.005      ;
; 4.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.145     ; 5.005      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.837 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.431      ; 5.518      ;
; 8.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.502      ;
; 8.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.502      ;
; 8.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.502      ;
; 8.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.502      ;
; 8.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.502      ;
; 8.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.502      ;
; 8.852 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.430      ; 5.502      ;
; 8.954 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.437      ; 5.522      ;
; 8.969 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.436      ; 5.506      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.157      ; 5.021      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.020      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.020      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.157      ; 5.021      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.020      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.157      ; 5.021      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.157      ; 5.021      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.157      ; 5.021      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.157      ; 5.021      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.020      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.020      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.157      ; 5.021      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.020      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.020      ;
; 9.138 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.020      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.021      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 5.016      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 5.016      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 5.016      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 5.016      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 5.016      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.164      ; 5.016      ;
; 9.150 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.015      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.007      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.161      ; 5.012      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.161      ; 5.012      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.161      ; 5.012      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.161      ; 5.012      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.161      ; 5.012      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.018      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.018      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.020      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.020      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.018      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.007      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.007      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.007      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.007      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.007      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.007      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.156      ; 5.007      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.018      ;
; 9.151 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.169      ; 5.020      ;
; 9.152 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.017      ;
; 9.152 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.017      ;
; 9.152 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.163      ; 5.013      ;
; 9.152 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.017      ;
; 9.152 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.017      ;
; 9.152 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.017      ;
; 9.152 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.017      ;
; 9.152 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.167      ; 5.017      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.925 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[12]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.998      ;
; 4.925 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[13]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.998      ;
; 4.925 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[21]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.998      ;
; 4.925 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[19]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.998      ;
; 4.925 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[23]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.998      ;
; 4.925 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[22]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.998      ;
; 4.925 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[24]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.998      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|step_1                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.013      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.012      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[10]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.013      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[15]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.013      ;
; 4.928 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[16]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.013      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.014      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.015      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.015      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 5.015      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.016      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.016      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.016      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.016      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 5.016      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.010      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[4]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[5]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[8]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.940 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[9]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 5.011      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.012      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[2]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.012      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.013      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.013      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.013      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.013      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.013      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.013      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.013      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.012      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.012      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.012      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.012      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.013      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_read                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.000      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[17]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.000      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[11]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.000      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[14]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.000      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[18]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.000      ;
; 4.941 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[20]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 5.000      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[8]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[9]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[7]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[6]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[5]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[4]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[3]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[2]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[1]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[0]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 5.002      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
; 4.942 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 5.017      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.298      ;
; 47.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.295      ;
; 48.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.886      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.360      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.360      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.360      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.360      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.360      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.360      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.361      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.361      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.361      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.361      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.361      ;
; 95.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.360      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.361      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.361      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.361      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.361      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.361      ;
; 95.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.361      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.358      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.358      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.358      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.358      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.358      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.358      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.357      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.357      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.357      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.357      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.357      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.357      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.357      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.361      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.361      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.361      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.361      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.361      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.361      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.360      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.360      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.360      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.360      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.360      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.360      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.360      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.359      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.362      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.806      ; 4.771      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.806      ; 4.771      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.806      ; 4.771      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.806      ; 4.771      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.806      ; 4.771      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.809      ; 4.774      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.815      ; 4.780      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.815      ; 4.780      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.815      ; 4.780      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.815      ; 4.780      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.815      ; 4.780      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.813      ; 4.778      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.815      ; 4.780      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rd_en                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.814      ; 4.779      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.809      ; 4.774      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.809      ; 4.774      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.809      ; 4.774      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.809      ; 4.774      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.809      ; 4.774      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.809      ; 4.774      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.808      ; 4.773      ;
; -0.250 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.812      ; 4.777      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.509      ;
; 1.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.509      ;
; 1.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.509      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.543      ;
; 1.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.834      ;
; 1.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.854      ;
; 1.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.854      ;
; 1.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.854      ;
; 1.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.854      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.892      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.042      ;
; 1.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.110      ;
; 1.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.110      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.113      ;
; 1.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.187      ;
; 2.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.343      ;
; 2.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.343      ;
; 2.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.355      ;
; 2.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.355      ;
; 2.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.355      ;
; 2.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.355      ;
; 2.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.355      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.367      ;
; 2.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.434      ;
; 2.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.434      ;
; 2.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.434      ;
; 2.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.434      ;
; 2.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.434      ;
; 2.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.434      ;
; 2.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.434      ;
; 2.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.434      ;
; 2.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.467      ;
; 2.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.467      ;
; 2.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.467      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.749 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.488      ;
; 1.749 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.488      ;
; 1.749 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_wr_active                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.488      ;
; 1.749 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 2.488      ;
; 1.760 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[18]                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.490      ;
; 1.760 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[7]                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.490      ;
; 1.766 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.488      ;
; 1.766 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 2.488      ;
; 1.770 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[22]                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 2.494      ;
; 1.770 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_alu_result[22]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 2.494      ;
; 1.770 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[6]                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 2.494      ;
; 1.770 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[14]                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 2.494      ;
; 1.770 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[6]                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 2.494      ;
; 1.770 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_st_data[22]                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 2.494      ;
; 1.771 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_stall                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 2.494      ;
; 1.771 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[0]                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 2.497      ;
; 1.771 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[0]                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 2.497      ;
; 1.771 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[8]                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 2.497      ;
; 1.793 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.488      ;
; 1.793 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.488      ;
; 1.793 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.488      ;
; 1.806 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.486      ;
; 1.806 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.486      ;
; 1.806 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.486      ;
; 1.806 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.486      ;
; 1.807 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 2.501      ;
; 1.807 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 2.501      ;
; 1.810 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 2.488      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.470      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.216 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.478      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.478      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.000                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.001                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.010                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[2]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.010                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[0]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[1]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.000                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.111                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.111                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.011                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.101                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.101                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|init_done                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][92]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][74]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][74]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][74]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.478      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][74]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.478      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.484      ;
; 2.217 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.483      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                            ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                           ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.611 ; 4.993        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                           ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                            ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                            ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                             ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                           ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                     ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                             ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                            ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                            ;
; 9.440 ; 9.656        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                            ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                               ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                           ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                           ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                           ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                           ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                              ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                              ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                            ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                              ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                             ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                             ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                              ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                              ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                              ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                              ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                              ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                             ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rd_en                                    ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                     ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                 ;
; 9.441 ; 9.657        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]            ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]            ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]            ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]            ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]            ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                               ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                               ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                               ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                               ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                               ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                             ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                             ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                             ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                             ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                              ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                              ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                              ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                              ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                 ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                 ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                 ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                 ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                 ;
; 9.442 ; 9.658        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.589 ; 49.805       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ;
; 49.589 ; 49.805       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ;
; 49.589 ; 49.805       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]  ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]  ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]  ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]  ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ;
; 49.631 ; 49.815       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                        ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                        ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]     ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ;
; 49.632 ; 49.816       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]            ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]            ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]            ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]            ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]            ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]            ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]            ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ;
; 49.633 ; 49.817       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.131 ; 3.533 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.160 ; 8.119 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; 5.023 ; 4.966 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 5.377 ; 5.251 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 4.397 ; 4.459 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 4.133 ; 4.220 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 4.234 ; 4.301 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 5.377 ; 5.251 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 4.509 ; 4.596 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 4.841 ; 4.871 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 5.145 ; 5.068 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 4.482 ; 4.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 4.378 ; 4.449 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 4.075 ; 4.151 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 4.410 ; 4.407 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 4.783 ; 4.798 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 4.924 ; 4.957 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 4.902 ; 4.913 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 4.550 ; 4.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 4.620 ; 4.735 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.147 ; 1.170 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.088 ; 1.110 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.133 ; 1.156 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.125 ; 1.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.114 ; 1.137 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.126 ; 1.149 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 1.127 ; 1.150 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.078 ; 1.100 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.134 ; 1.157 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.132 ; 1.155 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.137 ; 1.160 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.147 ; 1.170 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.125 ; 1.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.147 ; 1.170 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.137 ; 1.160 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.136 ; 1.159 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.136 ; 1.159 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.253  ; 1.091  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.282 ; -1.520 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; -4.273 ; -4.202 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; -3.080 ; -3.189 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; -3.475 ; -3.598 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; -3.363 ; -3.446 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; -3.333 ; -3.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; -3.619 ; -3.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; -3.781 ; -3.826 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; -3.685 ; -3.706 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; -3.080 ; -3.189 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; -3.434 ; -3.532 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; -3.516 ; -3.645 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; -3.322 ; -3.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; -3.685 ; -3.673 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; -3.741 ; -3.774 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; -3.951 ; -4.033 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; -3.742 ; -3.795 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; -3.690 ; -3.766 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; -3.793 ; -3.923 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; -0.553 ; -0.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; -0.563 ; -0.586 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; -0.603 ; -0.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; -0.595 ; -0.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; -0.584 ; -0.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; -0.596 ; -0.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; -0.598 ; -0.622 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; -0.553 ; -0.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; -0.604 ; -0.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; -0.602 ; -0.626 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; -0.607 ; -0.631 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; -0.617 ; -0.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; -0.595 ; -0.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; -0.617 ; -0.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; -0.607 ; -0.631 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; -0.606 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; -0.606 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.255 ; 12.549 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 5.900  ; 5.514  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 6.929  ; 6.540  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 6.140  ; 5.858  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 7.330  ; 6.811  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 12.585 ; 12.071 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 14.822 ; 13.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 10.781 ; 10.133 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 14.192 ; 12.968 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 14.106 ; 12.774 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 14.509 ; 13.126 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 14.709 ; 13.332 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 14.066 ; 12.906 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 13.969 ; 12.732 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 13.820 ; 12.612 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 13.100 ; 11.993 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 13.154 ; 12.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 13.874 ; 12.664 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 14.822 ; 13.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 14.255 ; 13.113 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 14.406 ; 13.146 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 14.055 ; 12.785 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 13.783 ; 12.613 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 10.566 ; 10.266 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 10.654 ; 10.640 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 6.845  ; 6.512  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 10.814 ; 10.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 4.606  ; 4.659  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.398  ; 3.380  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 3.361  ; 3.343  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.371  ; 3.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.371  ; 3.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.391  ; 3.373  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.417  ; 3.399  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.386  ; 3.377  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.473  ; 3.447  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.493  ; 3.467  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.471  ; 3.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 4.606  ; 4.659  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.471  ; 3.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.459  ; 3.433  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 3.370  ; 3.361  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 3.370  ; 3.361  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 3.352  ; 3.343  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.452  ; 3.426  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 3.369  ; 3.351  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 4.604  ; 4.657  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.372  ; 3.354  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 3.351  ; 3.342  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 3.339  ; 3.330  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 3.330  ; 3.321  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 3.338  ; 3.329  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 4.604  ; 4.657  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 3.362  ; 3.344  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 3.350  ; 3.341  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.455  ; 3.429  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 3.327  ; 3.318  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.440  ; 3.414  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.442  ; 3.416  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.440  ; 3.414  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.430  ; 3.404  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.451  ; 3.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.451  ; 3.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.445  ; 3.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.442  ; 3.416  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.445  ; 3.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.335  ; 3.326  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 3.329  ; 3.320  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.997  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.868  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 9.408  ; 8.712  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 21.071 ; 20.329 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 18.004 ; 17.708 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 20.350 ; 19.732 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 20.161 ; 19.444 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 20.564 ; 19.797 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 21.071 ; 20.329 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 20.296 ; 19.734 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 20.128 ; 19.496 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 19.884 ; 19.263 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 19.461 ; 18.989 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 19.511 ; 19.031 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 20.205 ; 19.609 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 20.878 ; 20.242 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 20.615 ; 20.108 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 20.220 ; 19.534 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 20.387 ; 19.731 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 20.012 ; 19.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 18.636 ; 17.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 12.161 ; 11.985 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 12.220 ; 11.606 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 7.196  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.947  ; 10.251 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 5.310  ; 4.939  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 5.770  ; 5.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 5.554  ; 5.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 5.900  ; 5.384  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 6.813  ; 6.232  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 4.465  ; 4.240  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 7.587  ; 7.084  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 4.824  ; 4.587  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 5.027  ; 4.670  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 5.411  ; 5.008  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 5.071  ; 4.697  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 4.840  ; 4.668  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 5.128  ; 4.804  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 4.999  ; 4.808  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 4.465  ; 4.240  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 4.517  ; 4.297  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 4.818  ; 4.560  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 5.340  ; 5.115  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 4.962  ; 4.783  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 5.095  ; 4.783  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 5.480  ; 5.111  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 4.565  ; 4.348  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 7.544  ; 6.904  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 7.444  ; 6.788  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 5.855  ; 5.449  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 7.648  ; 7.006  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 2.990  ; 2.972  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.027  ; 3.009  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 2.990  ; 2.972  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.000  ; 2.982  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.000  ; 2.982  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.020  ; 3.002  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.046  ; 3.028  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.014  ; 3.004  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.101  ; 3.074  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.121  ; 3.094  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.099  ; 3.072  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 4.234  ; 4.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.099  ; 3.072  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.087  ; 3.060  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 2.981  ; 2.971  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 2.998  ; 2.988  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 2.981  ; 2.971  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.081  ; 3.054  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 2.998  ; 2.980  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 2.956  ; 2.946  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.001  ; 2.983  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 2.980  ; 2.970  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 2.968  ; 2.958  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 2.959  ; 2.949  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 2.967  ; 2.957  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 4.234  ; 4.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 2.991  ; 2.973  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 2.979  ; 2.969  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.084  ; 3.057  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 2.956  ; 2.946  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.069  ; 3.042  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.071  ; 3.044  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.069  ; 3.042  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.059  ; 3.032  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.080  ; 3.053  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.080  ; 3.053  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.071  ; 3.044  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.071  ; 3.044  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.074  ; 3.047  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 2.964  ; 2.954  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 2.958  ; 2.948  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.536  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.412  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 6.913  ; 6.294  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 9.748  ; 9.416  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 10.225 ; 9.990  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 10.685 ; 10.296 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 10.538 ; 10.004 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 10.926 ; 10.344 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 11.213 ; 10.603 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 10.421 ; 10.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 10.554 ; 10.142 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 10.683 ; 10.255 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 9.748  ; 9.416  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 9.807  ; 9.468  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 10.794 ; 10.392 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 11.141 ; 10.694 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 10.776 ; 10.393 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 10.915 ; 10.487 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 10.965 ; 10.510 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 10.225 ; 9.845  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 11.762 ; 11.262 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 11.186 ; 11.005 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 11.241 ; 10.650 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 6.406  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 7.797 ; 7.704 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 8.373 ; 8.280 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 7.797 ; 7.704 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 7.797 ; 7.704 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 8.400 ; 8.307 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 8.400 ; 8.307 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 8.853 ; 8.760 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 8.573 ; 8.480 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 8.573 ; 8.480 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 8.373 ; 8.280 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 8.638 ; 8.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 8.373 ; 8.280 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 8.578 ; 8.485 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 8.578 ; 8.485 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 8.587 ; 8.494 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 8.587 ; 8.494 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 8.853 ; 8.760 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.156 ; 3.081 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.178 ; 3.085 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.170 ; 3.095 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.168 ; 3.093 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.169 ; 3.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.167 ; 3.092 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.435 ; 4.408 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.178 ; 3.085 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.169 ; 3.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.272 ; 3.173 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.156 ; 3.081 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.257 ; 3.158 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.269 ; 3.170 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.257 ; 3.158 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.257 ; 3.158 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.268 ; 3.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.268 ; 3.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 5.985 ; 5.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 6.538 ; 6.445 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 5.985 ; 5.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 5.985 ; 5.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 6.563 ; 6.470 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 6.563 ; 6.470 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 6.999 ; 6.906 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 6.730 ; 6.637 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 6.730 ; 6.637 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 6.538 ; 6.445 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 6.792 ; 6.699 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 6.538 ; 6.445 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 6.735 ; 6.642 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 6.735 ; 6.642 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 6.743 ; 6.650 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 6.743 ; 6.650 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 6.999 ; 6.906 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 2.787 ; 2.712 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 2.809 ; 2.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 2.801 ; 2.726 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 2.799 ; 2.724 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 2.800 ; 2.725 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 2.798 ; 2.723 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.067 ; 4.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 2.809 ; 2.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 2.800 ; 2.725 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 2.903 ; 2.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 2.787 ; 2.712 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 2.888 ; 2.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 2.900 ; 2.801 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 2.888 ; 2.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 2.888 ; 2.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 2.899 ; 2.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 2.899 ; 2.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 7.480     ; 7.573     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 7.939     ; 8.032     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 7.480     ; 7.573     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 7.480     ; 7.573     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 7.958     ; 8.051     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 7.958     ; 8.051     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 8.508     ; 8.601     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 8.210     ; 8.303     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 8.210     ; 8.303     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 7.939     ; 8.032     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 8.164     ; 8.257     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 7.939     ; 8.032     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 8.221     ; 8.314     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 8.221     ; 8.314     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 8.233     ; 8.326     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 8.233     ; 8.326     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 8.508     ; 8.601     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.125     ; 3.218     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.125     ; 3.218     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.171     ; 3.246     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.169     ; 3.244     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.170     ; 3.245     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.168     ; 3.243     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.484     ; 4.511     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.125     ; 3.218     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.170     ; 3.245     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.249     ; 3.348     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.157     ; 3.232     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.234     ; 3.333     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.246     ; 3.345     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.234     ; 3.333     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.234     ; 3.333     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.245     ; 3.344     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.245     ; 3.344     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 5.718     ; 5.811     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 6.158     ; 6.251     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 5.718     ; 5.811     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 5.718     ; 5.811     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 6.176     ; 6.269     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 6.176     ; 6.269     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 6.704     ; 6.797     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 6.418     ; 6.511     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 6.418     ; 6.511     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 6.158     ; 6.251     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 6.374     ; 6.467     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 6.158     ; 6.251     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 6.429     ; 6.522     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 6.429     ; 6.522     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 6.440     ; 6.533     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 6.440     ; 6.533     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 6.704     ; 6.797     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 2.755     ; 2.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 2.755     ; 2.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 2.799     ; 2.874     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 2.797     ; 2.872     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 2.798     ; 2.873     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 2.796     ; 2.871     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.113     ; 4.140     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 2.755     ; 2.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 2.798     ; 2.873     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 2.877     ; 2.976     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 2.785     ; 2.860     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 2.862     ; 2.961     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 2.874     ; 2.973     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 2.862     ; 2.961     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 2.862     ; 2.961     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 2.873     ; 2.972     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 2.873     ; 2.972     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 18.238 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 18.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.134        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.104        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 18.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.133        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.123        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 18.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.134        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.122        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.584                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.115       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.469       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 197.691                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.133       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.558       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.332  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.097  ; 0.000         ;
; altera_reserved_tck                               ; 46.356 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.213 ; -0.467        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.136  ; 0.000         ;
; altera_reserved_tck                               ; 0.183  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.343  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.386  ; 0.000         ;
; altera_reserved_tck                               ; 49.064 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.020 ; -2.443        ;
; altera_reserved_tck                               ; 0.562  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.906  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.732  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.538  ; 0.000         ;
; sys_clk                                           ; 9.594  ; 0.000         ;
; altera_reserved_tck                               ; 49.497 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.332 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.621      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.401 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.550      ;
; 5.419 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.527      ;
; 5.427 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.526      ;
; 5.436 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.521      ;
; 5.446 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.513      ;
; 5.447 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[12]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.509      ;
; 5.449 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.504      ;
; 5.456 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.497      ;
; 5.470 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.483      ;
; 5.494 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[8]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.465      ;
; 5.514 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.432      ;
; 5.518 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.432      ;
; 5.519 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.440      ;
; 5.528 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.424      ;
; 5.534 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[12]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.415      ;
; 5.536 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.410      ;
; 5.537 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.416      ;
; 5.543 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.403      ;
; 5.552 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[2]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.398      ;
; 5.557 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.389      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.390      ;
; 5.561 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.398      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.566 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]         ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.385      ;
; 5.578 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[14]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.381      ;
; 5.581 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[8]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.371      ;
; 5.593 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.360      ;
; 5.593 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.360      ;
; 5.593 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.360      ;
; 5.596 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.359      ;
; 5.596 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.359      ;
; 5.596 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.359      ;
; 5.596 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.359      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.356      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.356      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.356      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.356      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[23]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.356      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.356      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.356      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[16]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.356      ;
; 5.598 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.355      ;
; 5.601 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.351      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.348      ;
; 5.610 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.349      ;
; 5.611 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_line_field[3]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.348      ;
; 5.611 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 4.348      ;
; 5.619 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.339      ;
; 5.619 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.339      ;
; 5.619 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.339      ;
; 5.619 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[26]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.339      ;
; 5.619 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10]   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[25]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.339      ;
; 5.624 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.322      ;
; 5.630 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.321      ;
; 5.634 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]        ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.327      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.097 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.784      ;
; 7.107 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.774      ;
; 7.119 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.762      ;
; 7.126 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.755      ;
; 7.201 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.887      ; 4.673      ;
; 7.217 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.900      ; 4.670      ;
; 7.289 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.597      ;
; 7.301 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.882      ; 4.568      ;
; 7.302 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.584      ;
; 7.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.583      ;
; 7.317 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.564      ;
; 7.317 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.564      ;
; 7.327 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.554      ;
; 7.327 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.554      ;
; 7.339 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.552      ;
; 7.339 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.542      ;
; 7.339 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.542      ;
; 7.341 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.545      ;
; 7.346 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.535      ;
; 7.346 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.535      ;
; 7.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.542      ;
; 7.361 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.530      ;
; 7.368 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.523      ;
; 7.384 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.497      ;
; 7.394 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.487      ;
; 7.406 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.475      ;
; 7.413 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.468      ;
; 7.421 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.887      ; 4.453      ;
; 7.421 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.887      ; 4.453      ;
; 7.426 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.465      ;
; 7.427 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.901      ; 4.461      ;
; 7.429 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.901      ; 4.459      ;
; 7.436 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.455      ;
; 7.437 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.900      ; 4.450      ;
; 7.437 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.900      ; 4.450      ;
; 7.443 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.897      ; 4.441      ;
; 7.448 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.443      ;
; 7.455 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.436      ;
; 7.459 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.910      ; 4.438      ;
; 7.488 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.887      ; 4.386      ;
; 7.502 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.384      ;
; 7.502 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.384      ;
; 7.504 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.387      ;
; 7.504 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.900      ; 4.383      ;
; 7.507 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.379      ;
; 7.507 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.379      ;
; 7.509 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.377      ;
; 7.509 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.377      ;
; 7.510 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.371      ;
; 7.510 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.882      ; 4.359      ;
; 7.514 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.377      ;
; 7.515 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.882      ; 4.354      ;
; 7.520 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.361      ;
; 7.526 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.365      ;
; 7.530 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.897      ; 4.354      ;
; 7.531 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.365      ;
; 7.532 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.349      ;
; 7.533 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.358      ;
; 7.538 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.897      ; 4.346      ;
; 7.539 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.894      ; 4.342      ;
; 7.540 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.351      ;
; 7.543 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.892      ; 4.336      ;
; 7.544 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.352      ;
; 7.545 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.351      ;
; 7.546 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.910      ; 4.351      ;
; 7.550 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.341      ;
; 7.550 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.341      ;
; 7.560 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.331      ;
; 7.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.325      ;
; 7.561 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.325      ;
; 7.562 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.329      ;
; 7.569 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.322      ;
; 7.570 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.887      ; 4.304      ;
; 7.572 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.319      ;
; 7.576 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.310      ;
; 7.579 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.312      ;
; 7.583 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.313      ;
; 7.588 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.882      ; 4.281      ;
; 7.589 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.297      ;
; 7.590 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.296      ;
; 7.607 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.289      ;
; 7.607 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.289      ;
; 7.610 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.281      ;
; 7.618 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.278      ;
; 7.620 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.271      ;
; 7.620 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.271      ;
; 7.621 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.270      ;
; 7.624 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.910      ; 4.273      ;
; 7.625 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.271      ;
; 7.625 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.271      ;
; 7.628 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.258      ;
; 7.630 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.900      ; 4.257      ;
; 7.630 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.892      ; 4.249      ;
; 7.630 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.261      ;
; 7.631 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.909      ; 4.265      ;
; 7.631 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.260      ;
; 7.632 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.259      ;
; 7.639 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.247      ;
; 7.639 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 4.247      ;
; 7.639 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 4.252      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.865      ;
; 46.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.845      ;
; 46.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.829      ;
; 46.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.689      ;
; 46.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.564      ;
; 46.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.464      ;
; 46.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.317      ;
; 46.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.292      ;
; 46.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.267      ;
; 47.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.178      ;
; 47.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.175      ;
; 47.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.163      ;
; 47.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.142      ;
; 47.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.126      ;
; 47.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.123      ;
; 47.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.062      ;
; 47.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.991      ;
; 47.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.885      ;
; 47.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.840      ;
; 47.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.416      ;
; 47.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.302      ;
; 48.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.086      ;
; 48.217 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.007      ;
; 48.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.922      ;
; 48.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.816      ;
; 48.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.676      ;
; 48.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.648      ;
; 48.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.592      ;
; 48.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.526      ;
; 49.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.061      ;
; 49.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 0.969      ;
; 49.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 0.950      ;
; 49.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 0.886      ;
; 49.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 0.685      ;
; 49.838 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                          ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 0.385      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.242      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.154      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.035      ;
; 96.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.016      ;
; 96.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.999      ;
; 96.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.983      ;
; 97.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.942      ;
; 97.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.942      ;
; 97.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.942      ;
; 97.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.942      ;
; 97.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.942      ;
; 97.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.942      ;
; 97.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.942      ;
; 97.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.942      ;
; 97.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.908      ;
; 97.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.895      ;
; 97.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.890      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.888      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.871      ;
; 97.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.870      ;
; 97.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.870      ;
; 97.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.874      ;
; 97.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.874      ;
; 97.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.874      ;
; 97.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.874      ;
; 97.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.874      ;
; 97.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.874      ;
; 97.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.874      ;
; 97.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.845      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.837      ;
; 97.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.829      ;
; 97.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.826      ;
; 97.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.813      ;
; 97.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.810      ;
; 97.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.809      ;
; 97.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.795      ;
; 97.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.795      ;
; 97.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.795      ;
; 97.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.795      ;
; 97.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.795      ;
; 97.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.795      ;
; 97.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.802      ;
; 97.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.789      ;
; 97.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.787      ;
; 97.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.785      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.784      ;
; 97.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.793      ;
; 97.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.773      ;
; 97.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.213 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.203      ; 2.094      ;
; -0.080 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.228      ; 2.252      ;
; -0.074 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.250      ;
; -0.070 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.202      ; 2.236      ;
; -0.067 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.256      ;
; -0.025 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.202      ; 2.281      ;
; -0.006 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.317      ;
; -0.005 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[3]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.230      ; 2.329      ;
; -0.005 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.318      ;
; -0.004 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.319      ;
; -0.004 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.319      ;
; -0.003 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.320      ;
; -0.003 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.320      ;
; 0.033  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.215      ; 2.352      ;
; 0.042  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.203      ; 2.349      ;
; 0.046  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.206      ; 2.356      ;
; 0.048  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.205      ; 2.357      ;
; 0.056  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[3]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.378      ;
; 0.062  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.227      ; 2.393      ;
; 0.070  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.210      ; 2.384      ;
; 0.075  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.398      ;
; 0.079  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.402      ;
; 0.081  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.202      ; 2.387      ;
; 0.083  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.228      ; 2.415      ;
; 0.084  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.408      ;
; 0.088  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.411      ;
; 0.088  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.203      ; 2.395      ;
; 0.093  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.203      ; 2.400      ;
; 0.096  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.419      ;
; 0.100  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.422      ;
; 0.101  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.424      ;
; 0.101  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.423      ;
; 0.102  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.227      ; 2.433      ;
; 0.111  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.434      ;
; 0.111  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.205      ; 2.420      ;
; 0.111  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.230      ; 2.445      ;
; 0.113  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                                              ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.435      ;
; 0.117  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.205      ; 2.426      ;
; 0.120  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.443      ;
; 0.130  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.210      ; 2.444      ;
; 0.132  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.454      ;
; 0.134  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.458      ;
; 0.135  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.458      ;
; 0.137  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.461      ;
; 0.140  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.230      ; 2.474      ;
; 0.146  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.210      ; 2.460      ;
; 0.151  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.474      ;
; 0.151  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10]                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.203      ; 2.458      ;
; 0.152  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.475      ;
; 0.152  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                                              ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.230      ; 2.486      ;
; 0.153  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.475      ;
; 0.153  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.476      ;
; 0.153  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                                              ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.475      ;
; 0.154  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.477      ;
; 0.154  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.477      ;
; 0.154  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.478      ;
; 0.155  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.478      ;
; 0.155  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.478      ;
; 0.158  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.487      ;
; 0.163  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.492      ;
; 0.175  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.228      ; 2.507      ;
; 0.177  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.211      ; 2.492      ;
; 0.179  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]                                               ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.221      ; 2.504      ;
; 0.180  ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.215      ; 2.499      ;
; 0.181  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.510      ;
; 0.181  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.503      ;
; 0.184  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.513      ;
; 0.184  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.506      ;
; 0.185  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.508      ;
; 0.185  ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.507      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]                                                  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                                  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]                                                  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                                ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.468      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.467      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.146 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.151 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_tag_wraddress[5]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.474      ;
; 0.151 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|writedata[23]                                                                              ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_datain_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.153 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_tag_wraddress[3]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.157 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[1]                                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_tag_wraddress[4]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[13]                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_tag_wraddress[1]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.166 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_tag_wraddress[6]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[2]                                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[0]                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[11]                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[12]                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[14]                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.172 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[1]                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[4]                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.496      ;
; 0.178 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.504      ;
; 0.180 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.181 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[22]                                                                                                                              ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.511      ;
; 0.183 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.185 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                             ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                           ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                   ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                     ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|read                                                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|read                                                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|write                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|write                                                                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[3]                                                                                                                                                     ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_count[2]                                                                                                                                                   ; qsys:u_qsys|qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_count[0]                                                                                                                                                   ; qsys:u_qsys|qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_count[1]                                                                                                                                                   ; qsys:u_qsys|qsys_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|ack_refresh_request                                                                                                                                          ; qsys:u_qsys|qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_state.000000100                                                                                                                                            ; qsys:u_qsys|qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_next.010000000                                                                                                                                             ; qsys:u_qsys|qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; qsys:u_qsys|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; qsys:u_qsys|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|rd_address                                                                                   ; qsys:u_qsys|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|wr_address                                                                                   ; qsys:u_qsys|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                               ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_error          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_error                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready          ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.343 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 2.566      ;
; 7.343 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 2.566      ;
; 7.343 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 2.566      ;
; 7.344 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.558      ;
; 7.344 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.558      ;
; 7.344 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.559      ;
; 7.344 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_12_5m                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.559      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.205 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.787      ;
; 9.212 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.036      ; 2.779      ;
; 9.212 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.036      ; 2.779      ;
; 9.212 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.036      ; 2.779      ;
; 9.212 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.036      ; 2.779      ;
; 9.212 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.036      ; 2.779      ;
; 9.212 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.036      ; 2.779      ;
; 9.212 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.036      ; 2.779      ;
; 9.242 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.037      ; 2.804      ;
; 9.249 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 2.036      ; 2.796      ;
; 9.308 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.895      ; 2.574      ;
; 9.308 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.895      ; 2.574      ;
; 9.308 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.895      ; 2.574      ;
; 9.308 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.895      ; 2.574      ;
; 9.308 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.895      ; 2.574      ;
; 9.308 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.895      ; 2.574      ;
; 9.308 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.895      ; 2.574      ;
; 9.308 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.895      ; 2.574      ;
; 9.309 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.896      ; 2.574      ;
; 9.309 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.896      ; 2.574      ;
; 9.309 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.896      ; 2.574      ;
; 9.309 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.896      ; 2.574      ;
; 9.309 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.896      ; 2.574      ;
; 9.309 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.896      ; 2.574      ;
; 9.309 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.896      ; 2.574      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.901      ; 2.574      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.901      ; 2.574      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.901      ; 2.574      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.900      ; 2.573      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 2.572      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 2.572      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 2.572      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.899      ; 2.572      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.905      ; 2.578      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rd_en                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.903      ; 2.576      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.904      ; 2.577      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.906      ; 2.579      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.900      ; 2.573      ;
; 9.314 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.900      ; 2.573      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|step_1                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.567      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.566      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[10]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.567      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[12]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.556      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[13]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.556      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[15]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.567      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[16]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.567      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[21]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.556      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[19]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.556      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[23]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.556      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[22]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.556      ;
; 7.386 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[24]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.556      ;
; 7.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.573      ;
; 7.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.573      ;
; 7.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.573      ;
; 7.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 2.575      ;
; 7.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 2.575      ;
; 7.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 2.575      ;
; 7.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 2.575      ;
; 7.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.571      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[2]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.571      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.572      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.572      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.572      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.572      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.572      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.572      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.572      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.571      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.571      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.571      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.571      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.572      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 2.573      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.575      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[4]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[5]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[6]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[7]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[7]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[8]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.392 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[9]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.570      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[8]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[9]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[7]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[6]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[5]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[4]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[3]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[2]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[1]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[0]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.560      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.570      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.568      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.569      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.569      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.569      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.569      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.569      ;
; 7.393 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.569      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.159      ;
; 49.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.154      ;
; 49.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 0.907      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.236      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.236      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.236      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.236      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.236      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.236      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.237      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.237      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.237      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.237      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.237      ;
; 97.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.236      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.237      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.237      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.237      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.237      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.237      ;
; 97.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.237      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.238      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.238      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.238      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.238      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.238      ;
; 97.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.238      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.237      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.237      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.237      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.237      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.235      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.238      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.238      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.238      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.238      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.238      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.238      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.239      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.239      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.239      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.239      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.239      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.239      ;
; 97.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.239      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.020 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.309      ;
; -0.020 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[9]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.309      ;
; -0.020 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_disp[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[10]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_total[10]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.307      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_disp[8]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.224      ; 2.309      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[1]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.223      ; 2.308      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.225      ; 2.310      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.221      ; 2.306      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.221      ; 2.306      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.221      ; 2.306      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.221      ; 2.306      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.221      ; 2.306      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.221      ; 2.306      ;
; -0.019 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.220      ; 2.305      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.214      ; 2.300      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.305      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.217      ; 2.303      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.217      ; 2.303      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.217      ; 2.303      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.217      ; 2.303      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.217      ; 2.303      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.304      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.304      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_back[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.304      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.206      ; 2.292      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|h_sync[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.218      ; 2.304      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.219      ; 2.305      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.222      ; 2.308      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.213      ; 2.299      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.214      ; 2.300      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.214      ; 2.300      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.214      ; 2.300      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.214      ; 2.300      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.213      ; 2.299      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.213      ; 2.299      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.213      ; 2.299      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.213      ; 2.299      ;
; -0.018 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.213      ; 2.299      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.683      ;
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.683      ;
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.683      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.700      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.849      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.858      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.858      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.858      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.858      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.950      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.991      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.991      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.995      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.016      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.107      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.107      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.108      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.108      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.108      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.108      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.108      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 1.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.156      ;
; 1.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.164      ;
; 1.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.164      ;
; 1.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.164      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.906 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.230      ;
; 0.906 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.230      ;
; 0.906 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_xfer_wr_active                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.230      ;
; 0.906 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.230      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.230      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.230      ;
; 0.917 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_stall                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.231      ;
; 0.917 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[18]                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.231      ;
; 0.917 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[7]                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.231      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[0]                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.236      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[0]                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.236      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[22]                                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.232      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_alu_result[22]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.232      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[6]                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.232      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[14]                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.232      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[8]                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.236      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[6]                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.232      ;
; 0.918 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_st_data[22]                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.232      ;
; 0.921 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.230      ;
; 0.921 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.230      ;
; 0.921 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.230      ;
; 0.927 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.927 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.927 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.927 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.930 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.230      ;
; 0.930 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.237      ;
; 0.930 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.237      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.000                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.001                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.010                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[2]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.010                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[0]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_count[1]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.000                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.111                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.111                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.011                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_next.101                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_state.101                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|init_done                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][17]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][17]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[2]                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[1]                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[0]                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|rd_valid[0]                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|rd_valid[1]                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|rd_valid[2]                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_sdram:sdram|za_valid                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.229      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][75]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][75]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.224      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.224      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.223      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.224      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.223      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.224      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.224      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.223      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.223      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.228      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                                                                                                                                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                                                                                                                                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_we_reg                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_address_reg0                                                                                              ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_we_reg                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~porta_address_reg0                                                                                                                                                                                                  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~porta_we_reg                                                                                                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~porta_address_reg0                                                                                                                                                                                                  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~porta_we_reg                                                                                                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom|altsyncram_im41:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_tag_module:qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_amg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_tag_module:qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_amg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a8~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_tag_module:qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_amg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                     ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                     ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                      ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_b_module:qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_b_module:qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                               ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~porta_datain_reg0                                                                                                                                                                                                   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~porta_datain_reg0                                                                                                                                                                                                   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                      ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                      ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_tag_module:qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_amg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                      ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~portb_re_reg                                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_b_module:qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_b_module:qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_sdram:sdram|oe                                                                                                                                                                                                                                                                                          ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                             ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                             ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                             ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 9.538 ; 9.768        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ;
; 9.539 ; 9.769        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 9.539 ; 9.769        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 9.539 ; 9.769        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 9.539 ; 9.769        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 9.539 ; 9.769        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 9.539 ; 9.769        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 9.539 ; 9.769        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 9.539 ; 9.769        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ;
; 9.599 ; 9.783        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ;
; 9.599 ; 9.783        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ;
; 9.599 ; 9.783        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ;
; 9.599 ; 9.783        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ;
; 9.599 ; 9.783        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ;
; 9.599 ; 9.783        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ;
; 9.599 ; 9.783        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                                  ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                                  ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                                  ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                                   ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                                   ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                                   ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                                 ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                                                 ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                                ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                                ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                                 ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                                                 ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                                 ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                                 ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                                                                 ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rd_en                                                                       ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ;
; 9.600 ; 9.784        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|v_total[3]                                                                  ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                              ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                                 ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                                ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                                ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                                ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                                ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                                 ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                                 ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                                 ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                                 ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.497 ; 49.727       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                          ;
; 49.497 ; 49.727       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ram_block1a36~portb_address_reg0                                                                                                         ;
; 49.511 ; 49.727       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ;
; 49.511 ; 49.727       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                    ;
; 49.512 ; 49.728       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.530 ; 49.714       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.530 ; 49.714       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.530 ; 49.714       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[6]                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                         ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                  ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                 ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.262 ; 1.453 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 3.135 ; 3.568 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; 2.646 ; 3.276 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 2.803 ; 3.479 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 2.433 ; 3.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 2.287 ; 2.901 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 2.325 ; 2.929 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 2.803 ; 3.479 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 2.460 ; 3.109 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 2.601 ; 3.244 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 2.717 ; 3.389 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 2.466 ; 3.105 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 2.393 ; 3.008 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 2.287 ; 2.867 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 2.381 ; 3.005 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 2.545 ; 3.196 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 2.621 ; 3.251 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 2.627 ; 3.298 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 2.487 ; 3.140 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 2.549 ; 3.215 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 0.676 ; 1.055 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 0.651 ; 1.028 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 0.667 ; 1.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 0.658 ; 1.037 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 0.647 ; 1.026 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 0.660 ; 1.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 0.660 ; 1.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 0.641 ; 1.018 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 0.667 ; 1.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 0.669 ; 1.048 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 0.666 ; 1.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 0.676 ; 1.055 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 0.658 ; 1.037 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 0.676 ; 1.055 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 0.666 ; 1.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 0.670 ; 1.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 0.670 ; 1.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.907  ; 0.627  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.238 ; -0.491 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; -2.264 ; -2.876 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; -1.791 ; -2.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; -1.981 ; -2.595 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; -1.898 ; -2.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; -1.889 ; -2.477 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; -1.984 ; -2.581 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; -2.057 ; -2.692 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; -2.042 ; -2.649 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; -1.791 ; -2.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; -1.944 ; -2.549 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; -1.981 ; -2.580 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; -1.876 ; -2.442 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; -2.010 ; -2.618 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; -2.042 ; -2.670 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; -2.150 ; -2.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; -2.068 ; -2.686 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; -2.041 ; -2.663 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; -2.144 ; -2.790 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; -0.374 ; -0.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; -0.384 ; -0.761 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; -0.398 ; -0.777 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; -0.390 ; -0.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; -0.379 ; -0.758 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; -0.391 ; -0.770 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; -0.392 ; -0.771 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; -0.374 ; -0.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; -0.399 ; -0.778 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; -0.401 ; -0.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; -0.398 ; -0.777 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; -0.408 ; -0.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; -0.390 ; -0.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; -0.408 ; -0.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; -0.398 ; -0.777 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; -0.401 ; -0.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; -0.401 ; -0.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.364  ; 6.840  ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 2.726  ; 2.866  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 3.260  ; 3.489  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 2.932  ; 3.150  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 3.350  ; 3.596  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 5.805  ; 6.004  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 6.668  ; 7.198  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 5.005  ; 5.291  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 6.356  ; 6.821  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 6.323  ; 6.763  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 6.496  ; 6.973  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 6.556  ; 7.039  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 6.358  ; 6.810  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 6.275  ; 6.718  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 6.238  ; 6.679  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 5.906  ; 6.313  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 5.922  ; 6.335  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 6.255  ; 6.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 6.668  ; 7.198  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 6.442  ; 6.931  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 6.478  ; 6.957  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 6.348  ; 6.800  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 6.245  ; 6.695  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 5.057  ; 5.105  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 5.190  ; 5.153  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 3.189  ; 3.442  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 5.257  ; 5.236  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 2.634  ; 2.689  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 1.754  ; 1.757  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 1.717  ; 1.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 1.728  ; 1.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 1.728  ; 1.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 1.747  ; 1.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 1.773  ; 1.776  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 1.752  ; 1.751  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 1.786  ; 1.805  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 1.806  ; 1.825  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 1.787  ; 1.806  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 2.634  ; 2.689  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 1.787  ; 1.806  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 1.776  ; 1.795  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 1.732  ; 1.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 1.732  ; 1.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 1.718  ; 1.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 1.773  ; 1.792  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 1.730  ; 1.733  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 2.638  ; 2.693  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.732  ; 1.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.721  ; 1.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.709  ; 1.708  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.700  ; 1.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.708  ; 1.707  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 2.638  ; 2.693  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.722  ; 1.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.720  ; 1.719  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.772  ; 1.791  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.701  ; 1.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.765  ; 1.784  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.763  ; 1.782  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.765  ; 1.784  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.755  ; 1.774  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.772  ; 1.791  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.772  ; 1.791  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 1.763  ; 1.782  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 1.763  ; 1.782  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 1.762  ; 1.781  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 1.706  ; 1.705  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 1.699  ; 1.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.544 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.498 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 4.185  ; 4.490  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 9.698  ; 10.127 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 8.476  ; 8.734  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 9.395  ; 9.790  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 9.302  ; 9.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 9.477  ; 9.872  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 9.698  ; 10.127 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 9.420  ; 9.795  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 9.316  ; 9.687  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 9.239  ; 9.594  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 9.047  ; 9.400  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 9.059  ; 9.418  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 9.355  ; 9.739  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 9.648  ; 10.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 9.583  ; 10.018 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 9.344  ; 9.718  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 9.449  ; 9.841  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 9.307  ; 9.680  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 8.675  ; 8.829  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 5.746  ; 5.773  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 5.573  ; 5.820  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 3.811  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.184  ; 5.661  ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 2.437  ; 2.571  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 2.760  ; 2.889  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 2.643  ; 2.856  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 2.677  ; 2.836  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 3.094  ; 3.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 2.130  ; 2.192  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 3.504  ; 3.770  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 2.267  ; 2.378  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 2.360  ; 2.437  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 2.524  ; 2.635  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 2.325  ; 2.428  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 2.295  ; 2.404  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 2.415  ; 2.504  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 2.374  ; 2.492  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 2.130  ; 2.192  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 2.154  ; 2.225  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 2.264  ; 2.364  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 2.532  ; 2.697  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 2.363  ; 2.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 2.382  ; 2.475  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 2.582  ; 2.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 2.194  ; 2.264  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 3.459  ; 3.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 3.379  ; 3.636  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 2.686  ; 2.878  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 3.486  ; 3.774  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 1.514  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 1.551  ; 1.554  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 1.514  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 1.524  ; 1.527  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 1.524  ; 1.527  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 1.544  ; 1.547  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 1.570  ; 1.573  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 1.548  ; 1.548  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 1.582  ; 1.602  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 1.602  ; 1.622  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 1.584  ; 1.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 2.431  ; 2.487  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 1.584  ; 1.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 1.572  ; 1.592  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 1.515  ; 1.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 1.528  ; 1.528  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 1.515  ; 1.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 1.570  ; 1.590  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 1.526  ; 1.529  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.497  ; 1.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.529  ; 1.532  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.517  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.506  ; 1.506  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.497  ; 1.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.504  ; 1.504  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 2.435  ; 2.491  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.519  ; 1.522  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.517  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.569  ; 1.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.498  ; 1.498  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.562  ; 1.582  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.560  ; 1.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.562  ; 1.582  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.552  ; 1.572  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.568  ; 1.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.568  ; 1.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 1.560  ; 1.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 1.503  ; 1.503  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 1.496  ; 1.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 3.120  ; 3.301  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 4.491  ; 4.631  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 4.739  ; 4.919  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 4.877  ; 5.082  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 4.802  ; 4.962  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 4.970  ; 5.165  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 5.083  ; 5.284  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 4.800  ; 4.968  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 4.834  ; 5.012  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 4.921  ; 5.102  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 4.491  ; 4.631  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 4.512  ; 4.660  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 4.953  ; 5.147  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 5.095  ; 5.346  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 4.973  ; 5.182  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 4.993  ; 5.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 5.035  ; 5.243  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 4.724  ; 4.893  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 5.401  ; 5.530  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 5.275  ; 5.295  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 5.105  ; 5.343  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 3.417  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 3.732 ; 3.718 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 3.969 ; 3.955 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 3.732 ; 3.718 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 3.732 ; 3.718 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 3.973 ; 3.959 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 3.973 ; 3.959 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 4.250 ; 4.236 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 4.084 ; 4.070 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 4.084 ; 4.070 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 3.969 ; 3.955 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 4.079 ; 4.065 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 3.969 ; 3.955 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 4.101 ; 4.087 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 4.101 ; 4.087 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 4.104 ; 4.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 4.104 ; 4.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 4.250 ; 4.236 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 1.623 ; 1.610 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 1.641 ; 1.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 1.633 ; 1.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 1.631 ; 1.618 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 1.632 ; 1.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 1.630 ; 1.617 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 2.564 ; 2.599 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 1.641 ; 1.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 1.632 ; 1.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 1.685 ; 1.684 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 1.623 ; 1.610 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 1.678 ; 1.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 1.686 ; 1.685 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 1.678 ; 1.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 1.678 ; 1.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 1.685 ; 1.684 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 1.685 ; 1.684 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 2.871 ; 2.857 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 3.098 ; 3.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 2.871 ; 2.857 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 2.871 ; 2.857 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 3.102 ; 3.088 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 3.102 ; 3.088 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 3.368 ; 3.354 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 3.209 ; 3.195 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 3.209 ; 3.195 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 3.098 ; 3.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 3.204 ; 3.190 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 3.098 ; 3.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 3.225 ; 3.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 3.225 ; 3.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 3.227 ; 3.213 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 3.227 ; 3.213 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 3.368 ; 3.354 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 1.421 ; 1.408 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 1.439 ; 1.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 1.430 ; 1.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 1.429 ; 1.416 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 1.430 ; 1.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 1.427 ; 1.414 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 2.362 ; 2.397 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 1.439 ; 1.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 1.430 ; 1.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 1.483 ; 1.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 1.421 ; 1.408 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 1.476 ; 1.475 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 1.484 ; 1.483 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 1.476 ; 1.475 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 1.476 ; 1.475 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 1.482 ; 1.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 1.482 ; 1.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 4.055     ; 4.069     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 4.310     ; 4.324     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 4.055     ; 4.069     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 4.055     ; 4.069     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 4.326     ; 4.340     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 4.326     ; 4.340     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 4.668     ; 4.682     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 4.470     ; 4.484     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 4.470     ; 4.484     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 4.310     ; 4.324     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 4.430     ; 4.444     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 4.310     ; 4.324     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 4.489     ; 4.503     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 4.489     ; 4.503     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 4.493     ; 4.507     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 4.493     ; 4.507     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 4.668     ; 4.682     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 1.642     ; 1.655     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 1.646     ; 1.660     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 1.652     ; 1.665     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 1.650     ; 1.663     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 1.651     ; 1.664     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 1.649     ; 1.662     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 2.631     ; 2.596     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 1.646     ; 1.660     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 1.651     ; 1.664     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 1.716     ; 1.717     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 1.642     ; 1.655     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 1.709     ; 1.710     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 1.717     ; 1.718     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 1.709     ; 1.710     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 1.709     ; 1.710     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 1.716     ; 1.717     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 1.716     ; 1.717     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 3.095     ; 3.109     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 3.340     ; 3.354     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 3.095     ; 3.109     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 3.095     ; 3.109     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 3.356     ; 3.370     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 3.356     ; 3.370     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 3.684     ; 3.698     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 3.494     ; 3.508     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 3.494     ; 3.508     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 3.340     ; 3.354     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 3.455     ; 3.469     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 3.340     ; 3.354     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 3.513     ; 3.527     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 3.513     ; 3.527     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 3.516     ; 3.530     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 3.516     ; 3.530     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 3.684     ; 3.698     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 1.439     ; 1.452     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 1.444     ; 1.458     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 1.448     ; 1.461     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 1.447     ; 1.460     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 1.448     ; 1.461     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 1.445     ; 1.458     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 2.428     ; 2.393     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 1.444     ; 1.458     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 1.448     ; 1.461     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 1.513     ; 1.514     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 1.439     ; 1.452     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 1.506     ; 1.507     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 1.514     ; 1.515     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 1.506     ; 1.507     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 1.506     ; 1.507     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 1.512     ; 1.513     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 1.512     ; 1.513     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 19.147 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 19.147                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.576        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.571        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 19.148                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.577        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.571        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 19.148                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.578        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.570        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.439                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.569       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.870       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.910                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.576       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.334       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -0.821  ; -0.730 ; 4.383    ; -0.250  ; 4.581               ;
;  altera_reserved_tck                               ; 41.281  ; 0.183  ; 47.577   ; 0.562   ; 49.494              ;
;  sys_clk                                           ; N/A     ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.821  ; 0.136  ; 4.473    ; 0.906   ; 4.581               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.303   ; -0.730 ; 4.383    ; -0.250  ; 9.440               ;
; Design-wide TNS                                    ; -10.956 ; -2.666 ; 0.0      ; -36.452 ; 0.0                 ;
;  altera_reserved_tck                               ; 0.000   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                           ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -10.956 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000   ; -2.666 ; 0.000    ; -36.452 ; 0.000               ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.190 ; 3.533 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.324 ; 8.354 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; 5.638 ; 5.803 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 6.018 ; 6.125 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 4.996 ; 5.230 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 4.719 ; 4.971 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 4.830 ; 5.035 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 6.018 ; 6.125 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 5.115 ; 5.393 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 5.461 ; 5.687 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 5.753 ; 5.911 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 5.082 ; 5.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 4.984 ; 5.202 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 4.665 ; 4.885 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 4.994 ; 5.181 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 5.387 ; 5.613 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 5.561 ; 5.771 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 5.524 ; 5.742 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 5.156 ; 5.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 5.240 ; 5.528 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.340 ; 1.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.273 ; 1.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.324 ; 1.368 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.305 ; 1.349 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 1.319 ; 1.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.263 ; 1.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.325 ; 1.369 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.323 ; 1.367 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.330 ; 1.374 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.340 ; 1.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.340 ; 1.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.330 ; 1.374 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.474  ; 1.383  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.238 ; -0.491 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; -2.264 ; -2.876 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; -1.791 ; -2.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; -1.981 ; -2.595 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; -1.898 ; -2.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; -1.889 ; -2.477 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; -1.984 ; -2.581 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; -2.057 ; -2.692 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; -2.042 ; -2.649 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; -1.791 ; -2.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; -1.944 ; -2.549 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; -1.981 ; -2.580 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; -1.876 ; -2.442 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; -2.010 ; -2.618 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; -2.042 ; -2.670 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; -2.150 ; -2.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; -2.068 ; -2.686 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; -2.041 ; -2.663 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; -2.144 ; -2.790 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; -0.374 ; -0.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; -0.384 ; -0.586 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; -0.398 ; -0.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; -0.390 ; -0.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; -0.379 ; -0.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; -0.391 ; -0.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; -0.392 ; -0.622 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; -0.374 ; -0.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; -0.399 ; -0.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; -0.401 ; -0.626 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; -0.398 ; -0.631 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; -0.408 ; -0.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; -0.390 ; -0.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; -0.408 ; -0.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; -0.398 ; -0.631 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; -0.401 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; -0.401 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.111 ; 13.642 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 6.245  ; 6.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 7.333  ; 7.230  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 6.517  ; 6.454  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 7.752  ; 7.487  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 13.406 ; 13.170 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 15.550 ; 14.912 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 11.374 ; 11.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 14.875 ; 14.237 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 14.784 ; 14.024 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 15.193 ; 14.418 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 15.392 ; 14.634 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 14.769 ; 14.152 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 14.660 ; 13.975 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 14.501 ; 13.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 13.744 ; 13.139 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 13.801 ; 13.186 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 14.549 ; 13.887 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 15.550 ; 14.912 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 14.961 ; 14.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 15.119 ; 14.437 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 14.741 ; 14.026 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 14.464 ; 13.834 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 11.261 ; 11.031 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 11.428 ; 11.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 7.245  ; 7.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 11.600 ; 11.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 5.102  ; 5.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.708  ; 3.665  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 3.671  ; 3.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.681  ; 3.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.681  ; 3.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.701  ; 3.658  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.727  ; 3.684  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.699  ; 3.661  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.778  ; 3.756  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.798  ; 3.776  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.772  ; 3.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 5.102  ; 5.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.772  ; 3.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.759  ; 3.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 3.688  ; 3.650  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 3.688  ; 3.650  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 3.667  ; 3.629  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.752  ; 3.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 3.680  ; 3.637  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 5.100  ; 5.168  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.683  ; 3.640  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 3.665  ; 3.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 3.652  ; 3.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 3.645  ; 3.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 3.651  ; 3.613  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 5.100  ; 5.168  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 3.673  ; 3.630  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 3.665  ; 3.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.757  ; 3.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 3.639  ; 3.601  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.739  ; 3.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.739  ; 3.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.729  ; 3.707  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.751  ; 3.729  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.751  ; 3.729  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.747  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.747  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.649  ; 3.611  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 3.642  ; 3.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 9.905  ; 9.621  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 22.500 ; 22.283 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 19.344 ; 19.331 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 21.760 ; 21.624 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 21.552 ; 21.284 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 21.962 ; 21.678 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 22.500 ; 22.283 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 21.729 ; 21.592 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 21.546 ; 21.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 21.283 ; 21.086 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 20.851 ; 20.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 20.904 ; 20.829 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 21.614 ; 21.457 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 22.320 ; 22.173 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 22.068 ; 22.019 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 21.634 ; 21.397 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 21.807 ; 21.598 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 21.424 ; 21.274 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 19.968 ; 19.518 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 13.018 ; 12.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 12.949 ; 12.598 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 7.963  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.184  ; 5.661  ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 2.437  ; 2.571  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 2.760  ; 2.889  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 2.643  ; 2.856  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 2.677  ; 2.836  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 3.094  ; 3.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 2.130  ; 2.192  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 3.504  ; 3.770  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 2.267  ; 2.378  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 2.360  ; 2.437  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 2.524  ; 2.635  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 2.325  ; 2.428  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 2.295  ; 2.404  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 2.415  ; 2.504  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 2.374  ; 2.492  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 2.130  ; 2.192  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 2.154  ; 2.225  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 2.264  ; 2.364  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 2.532  ; 2.697  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 2.363  ; 2.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 2.382  ; 2.475  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 2.582  ; 2.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 2.194  ; 2.264  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 3.459  ; 3.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 3.379  ; 3.636  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 2.686  ; 2.878  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 3.486  ; 3.774  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 1.514  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 1.551  ; 1.554  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 1.514  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 1.524  ; 1.527  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 1.524  ; 1.527  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 1.544  ; 1.547  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 1.570  ; 1.573  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 1.548  ; 1.548  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 1.582  ; 1.602  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 1.602  ; 1.622  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 1.584  ; 1.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 2.431  ; 2.487  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 1.584  ; 1.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 1.572  ; 1.592  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 1.515  ; 1.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 1.528  ; 1.528  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 1.515  ; 1.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 1.570  ; 1.590  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 1.526  ; 1.529  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.497  ; 1.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.529  ; 1.532  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.517  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.506  ; 1.506  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.497  ; 1.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.504  ; 1.504  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 2.435  ; 2.491  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.519  ; 1.522  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.517  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.569  ; 1.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.498  ; 1.498  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.562  ; 1.582  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.560  ; 1.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.562  ; 1.582  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.552  ; 1.572  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.568  ; 1.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.568  ; 1.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 1.560  ; 1.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 1.503  ; 1.503  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 1.496  ; 1.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 3.120  ; 3.301  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 4.491  ; 4.631  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 4.739  ; 4.919  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 4.877  ; 5.082  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 4.802  ; 4.962  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 4.970  ; 5.165  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 5.083  ; 5.284  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 4.800  ; 4.968  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 4.834  ; 5.012  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 4.921  ; 5.102  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 4.491  ; 4.631  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 4.512  ; 4.660  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 4.953  ; 5.147  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 5.095  ; 5.346  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 4.973  ; 5.182  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 4.993  ; 5.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 5.035  ; 5.243  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 4.724  ; 4.893  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 5.401  ; 5.530  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 5.275  ; 5.295  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 5.105  ; 5.343  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 3.417  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; epcs_dclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; epcs_sce            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; epcs_sdo            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de_cs           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs_rs           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs_wr           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_clk_rd          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; sdram_dq[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[12]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[13]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[14]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[15]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; epcs_data0          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; epcs_dclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; epcs_sce            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; epcs_sdo            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_de_cs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs_rs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs_wr           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk_rd          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; epcs_dclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; epcs_sce            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; epcs_sdo            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de_cs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs_rs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs_wr           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk_rd          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; epcs_dclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; epcs_sce            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; epcs_sdo            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de_cs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs_rs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs_wr           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk_rd          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 7589       ; 0          ; 59       ; 2        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 536186     ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 32         ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 2832       ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 70857      ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 7589       ; 0          ; 59       ; 2        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 536186     ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 32         ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 2832       ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 70857      ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 351        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2863       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 163        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 351        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2863       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 163        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 446   ; 446  ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 888   ; 888  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Apr 24 14:24:58 2019
Info: Command: quartus_sta qsys_gui_dotline -c qsys_gui_dotline
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_afk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'qsys_gui_dotline.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at qsys_gui_dotline.out.sdc(123): *ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at qsys_gui_dotline.out.sdc(123): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a*}]
Info (332104): Reading SDC File: '../qsys/hardware/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.821             -10.956 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.303               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.281               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.561              -0.821 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.407               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.383               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.473               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.577               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is -0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.169             -22.867 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.341               0.000 altera_reserved_tck 
    Info (332119):     1.956               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.581               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.632               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    49.610               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 18.052 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.235              -0.235 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.709               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.869               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.730              -2.666 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.382               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.851
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.851               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.925               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.838               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is -0.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.250             -36.452 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.241               0.000 altera_reserved_tck 
    Info (332119):     1.749               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.609               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.440               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    49.494               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 18.238 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 5.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.332               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.097               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.356               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.213              -0.467 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.136               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.183               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.343               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.386               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.064               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is -0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.020              -2.443 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.562               0.000 altera_reserved_tck 
    Info (332119):     0.906               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.538               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    49.497               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 19.147 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 631 megabytes
    Info: Processing ended: Wed Apr 24 14:25:05 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


