<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project_ISE_multiplier_adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="add_mul_2bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="add_mul_2bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="add_mul_2bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="add_mul_2bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_mul_2bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="add_mul_2bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="add_mul_2bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="add_mul_2bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add_mul_2bit_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_mul_2bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_mul_2bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/add_mul_2bit_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/add_mul_2bit_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1619161997" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1619161997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619161997" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3740485904715535061" xil_pn:start_ts="1619161997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619161997" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2781137034435666386" xil_pn:start_ts="1619161997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619161997" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1619161997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619161997" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2234968994767476535" xil_pn:start_ts="1619161997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619161997" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6999446234337387650" xil_pn:start_ts="1619161997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619161997" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8225407536199339912" xil_pn:start_ts="1619161997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619162014" xil_pn:in_ck="7576683956404804918" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="-8343021202725825859" xil_pn:start_ts="1619161997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="add_mul_2bit.lso"/>
      <outfile xil_pn:name="add_mul_2bit.ngc"/>
      <outfile xil_pn:name="add_mul_2bit.ngr"/>
      <outfile xil_pn:name="add_mul_2bit.prj"/>
      <outfile xil_pn:name="add_mul_2bit.stx"/>
      <outfile xil_pn:name="add_mul_2bit.syr"/>
      <outfile xil_pn:name="add_mul_2bit.xst"/>
      <outfile xil_pn:name="add_mul_2bit_vhdl.prj"/>
      <outfile xil_pn:name="add_mul_2bit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1619162198" xil_pn:in_ck="7576683956404803666" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5069313106348386082" xil_pn:start_ts="1619162198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619162202" xil_pn:in_ck="7576683956404796172" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-6841603646343334936" xil_pn:start_ts="1619162198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/add_mul_2bit_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/add_mul_2bit_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
