INFO: [VRFC 10-2263] Analyzing Verilog file "E:/indicus_material/verilog_at_indicus/j-k_ff/dut/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [E:/indicus_material/verilog_at_indicus/j-k_ff/dut/main.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/indicus_material/verilog_at_indicus/j-k_ff/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
