Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:31:54 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file phasegen_control_sets_placed.rpt
| Design       : phasegen
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |             168 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+------------------+------------------+----------------+
| Clock Signal |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+----------------------------------+------------------+------------------+----------------+
|  ap_clk      | ap_CS_fsm_state3                 |                  |                1 |              6 |
|  ap_clk      |                                  |                  |                3 |              7 |
|  ap_clk      |                                  | params_V_Rst_A   |                4 |             13 |
|  ap_clk      | outval_V_1_payload_A[30]_i_1_n_0 |                  |                8 |             30 |
|  ap_clk      | outval_V_1_load_B                |                  |                6 |             30 |
|  ap_clk      | p_17_in                          |                  |                8 |             32 |
|  ap_clk      | ap_CS_fsm_state8                 |                  |                7 |             32 |
|  ap_clk      | ap_CS_fsm_state7                 |                  |               10 |             38 |
+--------------+----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 6      |                     1 |
| 7      |                     1 |
| 13     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


