Loading plugins phase: Elapsed time ==> 0s.375ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\IceTimer.cyprj -d CY8C3866AXI-040 -s C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.421ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  IceTimer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\IceTimer.cyprj -dcpsoc3 IceTimer.v -verilog
======================================================================

======================================================================
Compiling:  IceTimer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\IceTimer.cyprj -dcpsoc3 IceTimer.v -verilog
======================================================================

======================================================================
Compiling:  IceTimer.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\IceTimer.cyprj -dcpsoc3 -verilog IceTimer.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Mar 23 22:37:13 2015


======================================================================
Compiling:  IceTimer.v
Program  :   vpp
Options  :    -yv2 -q10 IceTimer.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Mar 23 22:37:13 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'IceTimer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  IceTimer.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\IceTimer.cyprj -dcpsoc3 -verilog IceTimer.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Mar 23 22:37:14 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\codegentemp\IceTimer.ctl'.
Linking 'C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\codegentemp\IceTimer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  IceTimer.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\IceTimer.cyprj -dcpsoc3 -verilog IceTimer.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Mar 23 22:37:19 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\codegentemp\IceTimer.ctl'.
Linking 'C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\codegentemp\IceTimer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1048
	\sec_CNTR:Net_82\
	\sec_CNTR:Net_95\
	\sec_CNTR:Net_91\
	\sec_CNTR:Net_102\
	\sec_CNTR:CounterUDB:ctrl_cmod_2\
	\sec_CNTR:CounterUDB:ctrl_cmod_1\
	\sec_CNTR:CounterUDB:ctrl_cmod_0\
	\sec_CNTR:CounterUDB:ctrl_enable\
	\sec_CNTR:CounterUDB:control_7\
	\sec_CNTR:CounterUDB:control_6\
	\sec_CNTR:CounterUDB:control_5\
	\sec_CNTR:CounterUDB:control_4\
	\sec_CNTR:CounterUDB:control_3\
	\sec_CNTR:CounterUDB:control_2\
	\sec_CNTR:CounterUDB:control_1\
	\sec_CNTR:CounterUDB:control_0\
	Net_1047
	Net_1001
	\min_CNTR:Net_82\
	\min_CNTR:Net_95\
	\min_CNTR:Net_91\
	\min_CNTR:Net_102\
	\min_CNTR:CounterUDB:ctrl_cmod_2\
	\min_CNTR:CounterUDB:ctrl_cmod_1\
	\min_CNTR:CounterUDB:ctrl_cmod_0\
	\min_CNTR:CounterUDB:ctrl_enable\
	\min_CNTR:CounterUDB:control_7\
	\min_CNTR:CounterUDB:control_6\
	\min_CNTR:CounterUDB:control_5\
	\min_CNTR:CounterUDB:control_4\
	\min_CNTR:CounterUDB:control_3\
	\min_CNTR:CounterUDB:control_2\
	\min_CNTR:CounterUDB:control_1\
	\min_CNTR:CounterUDB:control_0\
	Net_1000
	Net_816
	\Timer:Net_102\
	Net_1057
	\tenthSec_CNTR:Net_82\
	\tenthSec_CNTR:Net_95\
	\tenthSec_CNTR:Net_91\
	\tenthSec_CNTR:Net_102\
	\tenthSec_CNTR:CounterUDB:ctrl_enable\
	Net_1056
	Net_976
	Net_973
	\hr_CNTR:Net_49\
	\hr_CNTR:Net_82\
	\hr_CNTR:Net_95\
	\hr_CNTR:Net_91\
	\hr_CNTR:Net_102\
	\hr_CNTR:CounterUDB:ctrl_cmod_2\
	\hr_CNTR:CounterUDB:ctrl_cmod_1\
	\hr_CNTR:CounterUDB:ctrl_cmod_0\
	\hr_CNTR:CounterUDB:ctrl_enable\
	\hr_CNTR:CounterUDB:control_7\
	\hr_CNTR:CounterUDB:control_6\
	\hr_CNTR:CounterUDB:control_5\
	\hr_CNTR:CounterUDB:control_4\
	\hr_CNTR:CounterUDB:control_3\
	\hr_CNTR:CounterUDB:control_2\
	\hr_CNTR:CounterUDB:control_1\
	\hr_CNTR:CounterUDB:control_0\
	Net_974


Deleted 65 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__downPosition_PIN_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__upPosition_PIN_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \sec_CNTR:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \sec_CNTR:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \sec_CNTR:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \sec_CNTR:CounterUDB:capt_rising\ to zero
Aliasing Net_977 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \min_CNTR:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \min_CNTR:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \min_CNTR:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \min_CNTR:CounterUDB:capt_rising\ to zero
Aliasing \min_CNTR:CounterUDB:final_enable\ to \sec_CNTR:CounterUDB:final_enable\
Aliasing \Timer:Net_260\ to zero
Aliasing Net_863 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \tenthSec_CNTR:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \tenthSec_CNTR:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \tenthSec_CNTR:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \tenthSec_CNTR:CounterUDB:capt_rising\ to zero
Aliasing \tenthSec_CNTR:CounterUDB:final_enable\ to \sec_CNTR:CounterUDB:final_enable\
Aliasing \hr_CNTR:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \hr_CNTR:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \hr_CNTR:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \hr_CNTR:CounterUDB:capt_rising\ to zero
Aliasing \hr_CNTR:CounterUDB:final_enable\ to \sec_CNTR:CounterUDB:final_enable\
Aliasing \upPositionPin_DBNC:DEBOUNCER[0]:d_sync_1\\D\ to Net_838
Aliasing Net_844D to zero
Aliasing Net_845D to zero
Aliasing \downPositionPin_DBNC:DEBOUNCER[0]:d_sync_1\\D\ to Net_104
Aliasing Net_474D to zero
Aliasing Net_475D to zero
Aliasing \sec_CNTR:CounterUDB:prevCapture\\D\ to zero
Aliasing \sec_CNTR:CounterUDB:cmp_out_reg_i\\D\ to \sec_CNTR:CounterUDB:prevCompare\\D\
Aliasing \min_CNTR:CounterUDB:prevCapture\\D\ to zero
Aliasing \min_CNTR:CounterUDB:cmp_out_reg_i\\D\ to \min_CNTR:CounterUDB:prevCompare\\D\
Aliasing \tenthSec_CNTR:CounterUDB:prevCapture\\D\ to zero
Aliasing \tenthSec_CNTR:CounterUDB:cmp_out_reg_i\\D\ to \tenthSec_CNTR:CounterUDB:prevCompare\\D\
Aliasing \hr_CNTR:CounterUDB:prevCapture\\D\ to zero
Aliasing \hr_CNTR:CounterUDB:cmp_out_reg_i\\D\ to \hr_CNTR:CounterUDB:prevCompare\\D\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire Net_838[34] = \upPositionPin_DBNC:DEBOUNCER[0]:d_sync_0\[31]
Removing Rhs of wire Net_104[39] = \downPositionPin_DBNC:DEBOUNCER[0]:d_sync_0\[53]
Removing Lhs of wire tmpOE__downPosition_PIN_net_0[41] = one[24]
Removing Lhs of wire tmpOE__upPosition_PIN_net_0[47] = one[24]
Removing Rhs of wire Net_574[61] = \sec_CNTR:Net_49\[62]
Removing Rhs of wire Net_574[61] = \sec_CNTR:CounterUDB:tc_reg_i\[115]
Removing Lhs of wire \sec_CNTR:Net_89\[64] = one[24]
Removing Lhs of wire \sec_CNTR:CounterUDB:ctrl_capmode_1\[74] = zero[8]
Removing Lhs of wire \sec_CNTR:CounterUDB:ctrl_capmode_0\[75] = zero[8]
Removing Lhs of wire \sec_CNTR:CounterUDB:capt_rising\[86] = zero[8]
Removing Lhs of wire \sec_CNTR:CounterUDB:capt_falling\[87] = \sec_CNTR:CounterUDB:prevCapture\[85]
Removing Lhs of wire \sec_CNTR:CounterUDB:final_enable\[93] = one[24]
Removing Lhs of wire Net_977[94] = one[24]
Removing Lhs of wire \sec_CNTR:CounterUDB:counter_enable\[95] = one[24]
Removing Rhs of wire \sec_CNTR:CounterUDB:status_0\[96] = \sec_CNTR:CounterUDB:cmp_out_status\[97]
Removing Rhs of wire \sec_CNTR:CounterUDB:status_1\[98] = \sec_CNTR:CounterUDB:per_zero\[99]
Removing Rhs of wire \sec_CNTR:CounterUDB:status_2\[100] = \sec_CNTR:CounterUDB:overflow_status\[101]
Removing Rhs of wire \sec_CNTR:CounterUDB:status_3\[102] = \sec_CNTR:CounterUDB:underflow_status\[103]
Removing Lhs of wire \sec_CNTR:CounterUDB:status_4\[104] = \sec_CNTR:CounterUDB:hwCapture\[89]
Removing Rhs of wire \sec_CNTR:CounterUDB:status_5\[105] = \sec_CNTR:CounterUDB:fifo_full\[106]
Removing Rhs of wire \sec_CNTR:CounterUDB:status_6\[107] = \sec_CNTR:CounterUDB:fifo_nempty\[108]
Removing Lhs of wire \sec_CNTR:CounterUDB:dp_dir\[110] = one[24]
Removing Rhs of wire \sec_CNTR:CounterUDB:cmp_out_i\[116] = \sec_CNTR:CounterUDB:cmp_equal\[117]
Removing Rhs of wire Net_1054[122] = \tenthSec_CNTR:Net_49\[261]
Removing Rhs of wire Net_1054[122] = \tenthSec_CNTR:CounterUDB:tc_reg_i\[315]
Removing Lhs of wire \sec_CNTR:CounterUDB:cs_addr_2\[124] = one[24]
Removing Lhs of wire \sec_CNTR:CounterUDB:cs_addr_1\[125] = \sec_CNTR:CounterUDB:count_enable\[123]
Removing Lhs of wire \sec_CNTR:CounterUDB:cs_addr_0\[126] = \sec_CNTR:CounterUDB:reload\[90]
Removing Rhs of wire Net_566[158] = \min_CNTR:Net_49\[159]
Removing Rhs of wire Net_566[158] = \min_CNTR:CounterUDB:tc_reg_i\[210]
Removing Lhs of wire \min_CNTR:Net_89\[161] = one[24]
Removing Lhs of wire \min_CNTR:CounterUDB:ctrl_capmode_1\[170] = zero[8]
Removing Lhs of wire \min_CNTR:CounterUDB:ctrl_capmode_0\[171] = zero[8]
Removing Lhs of wire \min_CNTR:CounterUDB:capt_rising\[182] = zero[8]
Removing Lhs of wire \min_CNTR:CounterUDB:capt_falling\[183] = \min_CNTR:CounterUDB:prevCapture\[181]
Removing Lhs of wire \min_CNTR:CounterUDB:final_enable\[189] = one[24]
Removing Lhs of wire \min_CNTR:CounterUDB:counter_enable\[190] = one[24]
Removing Rhs of wire \min_CNTR:CounterUDB:status_0\[191] = \min_CNTR:CounterUDB:cmp_out_status\[192]
Removing Rhs of wire \min_CNTR:CounterUDB:status_1\[193] = \min_CNTR:CounterUDB:per_zero\[194]
Removing Rhs of wire \min_CNTR:CounterUDB:status_2\[195] = \min_CNTR:CounterUDB:overflow_status\[196]
Removing Rhs of wire \min_CNTR:CounterUDB:status_3\[197] = \min_CNTR:CounterUDB:underflow_status\[198]
Removing Lhs of wire \min_CNTR:CounterUDB:status_4\[199] = \min_CNTR:CounterUDB:hwCapture\[185]
Removing Rhs of wire \min_CNTR:CounterUDB:status_5\[200] = \min_CNTR:CounterUDB:fifo_full\[201]
Removing Rhs of wire \min_CNTR:CounterUDB:status_6\[202] = \min_CNTR:CounterUDB:fifo_nempty\[203]
Removing Lhs of wire \min_CNTR:CounterUDB:dp_dir\[205] = one[24]
Removing Rhs of wire \min_CNTR:CounterUDB:cmp_out_i\[211] = \min_CNTR:CounterUDB:cmp_equal\[212]
Removing Lhs of wire \min_CNTR:CounterUDB:cs_addr_2\[218] = one[24]
Removing Lhs of wire \min_CNTR:CounterUDB:cs_addr_1\[219] = \min_CNTR:CounterUDB:count_enable\[217]
Removing Lhs of wire \min_CNTR:CounterUDB:cs_addr_0\[220] = \min_CNTR:CounterUDB:reload\[186]
Removing Lhs of wire \Timer:Net_260\[250] = zero[8]
Removing Lhs of wire \Timer:Net_266\[251] = one[24]
Removing Rhs of wire Net_858[256] = \Timer:Net_51\[252]
Removing Lhs of wire Net_863[258] = one[24]
Removing Lhs of wire \tenthSec_CNTR:Net_89\[263] = one[24]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\[269] = \tenthSec_CNTR:CounterUDB:control_2\[270]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\[271] = \tenthSec_CNTR:CounterUDB:control_1\[272]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\[273] = \tenthSec_CNTR:CounterUDB:control_0\[274]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:ctrl_capmode_1\[275] = zero[8]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:ctrl_capmode_0\[276] = zero[8]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:capt_rising\[287] = zero[8]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:capt_falling\[288] = \tenthSec_CNTR:CounterUDB:prevCapture\[286]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:final_enable\[294] = one[24]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:counter_enable\[295] = one[24]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:status_0\[296] = \tenthSec_CNTR:CounterUDB:cmp_out_status\[297]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:status_1\[298] = \tenthSec_CNTR:CounterUDB:per_zero\[299]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:status_2\[300] = \tenthSec_CNTR:CounterUDB:overflow_status\[301]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:status_3\[302] = \tenthSec_CNTR:CounterUDB:underflow_status\[303]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:status_4\[304] = \tenthSec_CNTR:CounterUDB:hwCapture\[290]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:status_5\[305] = \tenthSec_CNTR:CounterUDB:fifo_full\[306]
Removing Rhs of wire \tenthSec_CNTR:CounterUDB:status_6\[307] = \tenthSec_CNTR:CounterUDB:fifo_nempty\[308]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:dp_dir\[310] = one[24]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:cs_addr_2\[325] = one[24]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:cs_addr_1\[326] = \tenthSec_CNTR:CounterUDB:count_enable\[324]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:cs_addr_0\[327] = \tenthSec_CNTR:CounterUDB:reload\[291]
Removing Lhs of wire \hr_CNTR:Net_89\[361] = one[24]
Removing Lhs of wire \hr_CNTR:CounterUDB:ctrl_capmode_1\[370] = zero[8]
Removing Lhs of wire \hr_CNTR:CounterUDB:ctrl_capmode_0\[371] = zero[8]
Removing Lhs of wire \hr_CNTR:CounterUDB:capt_rising\[382] = zero[8]
Removing Lhs of wire \hr_CNTR:CounterUDB:capt_falling\[383] = \hr_CNTR:CounterUDB:prevCapture\[381]
Removing Lhs of wire \hr_CNTR:CounterUDB:final_enable\[389] = one[24]
Removing Lhs of wire \hr_CNTR:CounterUDB:counter_enable\[390] = one[24]
Removing Rhs of wire \hr_CNTR:CounterUDB:status_0\[391] = \hr_CNTR:CounterUDB:cmp_out_status\[392]
Removing Rhs of wire \hr_CNTR:CounterUDB:status_1\[393] = \hr_CNTR:CounterUDB:per_zero\[394]
Removing Rhs of wire \hr_CNTR:CounterUDB:status_2\[395] = \hr_CNTR:CounterUDB:overflow_status\[396]
Removing Rhs of wire \hr_CNTR:CounterUDB:status_3\[397] = \hr_CNTR:CounterUDB:underflow_status\[398]
Removing Lhs of wire \hr_CNTR:CounterUDB:status_4\[399] = \hr_CNTR:CounterUDB:hwCapture\[385]
Removing Rhs of wire \hr_CNTR:CounterUDB:status_5\[400] = \hr_CNTR:CounterUDB:fifo_full\[401]
Removing Rhs of wire \hr_CNTR:CounterUDB:status_6\[402] = \hr_CNTR:CounterUDB:fifo_nempty\[403]
Removing Lhs of wire \hr_CNTR:CounterUDB:dp_dir\[405] = one[24]
Removing Rhs of wire \hr_CNTR:CounterUDB:cmp_out_i\[411] = \hr_CNTR:CounterUDB:cmp_equal\[412]
Removing Lhs of wire \hr_CNTR:CounterUDB:cs_addr_2\[418] = one[24]
Removing Lhs of wire \hr_CNTR:CounterUDB:cs_addr_1\[419] = \hr_CNTR:CounterUDB:count_enable\[417]
Removing Lhs of wire \hr_CNTR:CounterUDB:cs_addr_0\[420] = \hr_CNTR:CounterUDB:reload\[386]
Removing Lhs of wire \upPositionPin_DBNC:DEBOUNCER[0]:d_sync_0\\D\[450] = Net_105[32]
Removing Lhs of wire \upPositionPin_DBNC:DEBOUNCER[0]:d_sync_1\\D\[451] = Net_838[34]
Removing Lhs of wire Net_844D[453] = zero[8]
Removing Lhs of wire Net_845D[454] = zero[8]
Removing Lhs of wire \downPositionPin_DBNC:DEBOUNCER[0]:d_sync_0\\D\[455] = Net_122[42]
Removing Lhs of wire \downPositionPin_DBNC:DEBOUNCER[0]:d_sync_1\\D\[456] = Net_104[39]
Removing Lhs of wire Net_474D[458] = zero[8]
Removing Lhs of wire Net_475D[459] = zero[8]
Removing Lhs of wire \sec_CNTR:CounterUDB:prevCapture\\D\[460] = zero[8]
Removing Lhs of wire \sec_CNTR:CounterUDB:overflow_reg_i\\D\[461] = \sec_CNTR:CounterUDB:overflow\[91]
Removing Lhs of wire \sec_CNTR:CounterUDB:underflow_reg_i\\D\[462] = \sec_CNTR:CounterUDB:underflow\[92]
Removing Lhs of wire \sec_CNTR:CounterUDB:tc_reg_i\\D\[463] = \sec_CNTR:CounterUDB:tc_i\[114]
Removing Lhs of wire \sec_CNTR:CounterUDB:prevCompare\\D\[464] = \sec_CNTR:CounterUDB:cmp_out_i\[116]
Removing Lhs of wire \sec_CNTR:CounterUDB:cmp_out_reg_i\\D\[465] = \sec_CNTR:CounterUDB:cmp_out_i\[116]
Removing Lhs of wire \sec_CNTR:CounterUDB:count_stored_i\\D\[466] = Net_1054[122]
Removing Lhs of wire \min_CNTR:CounterUDB:prevCapture\\D\[467] = zero[8]
Removing Lhs of wire \min_CNTR:CounterUDB:overflow_reg_i\\D\[468] = \min_CNTR:CounterUDB:overflow\[187]
Removing Lhs of wire \min_CNTR:CounterUDB:underflow_reg_i\\D\[469] = \min_CNTR:CounterUDB:underflow\[188]
Removing Lhs of wire \min_CNTR:CounterUDB:tc_reg_i\\D\[470] = \min_CNTR:CounterUDB:tc_i\[209]
Removing Lhs of wire \min_CNTR:CounterUDB:prevCompare\\D\[471] = \min_CNTR:CounterUDB:cmp_out_i\[211]
Removing Lhs of wire \min_CNTR:CounterUDB:cmp_out_reg_i\\D\[472] = \min_CNTR:CounterUDB:cmp_out_i\[211]
Removing Lhs of wire \min_CNTR:CounterUDB:count_stored_i\\D\[473] = Net_574[61]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:prevCapture\\D\[474] = zero[8]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:overflow_reg_i\\D\[475] = \tenthSec_CNTR:CounterUDB:overflow\[292]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:underflow_reg_i\\D\[476] = \tenthSec_CNTR:CounterUDB:underflow\[293]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:tc_reg_i\\D\[477] = \tenthSec_CNTR:CounterUDB:tc_i\[314]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:prevCompare\\D\[478] = \tenthSec_CNTR:CounterUDB:cmp_out_i\[316]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:cmp_out_reg_i\\D\[479] = \tenthSec_CNTR:CounterUDB:cmp_out_i\[316]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:count_stored_i\\D\[480] = Net_862[323]
Removing Lhs of wire \hr_CNTR:CounterUDB:prevCapture\\D\[481] = zero[8]
Removing Lhs of wire \hr_CNTR:CounterUDB:overflow_reg_i\\D\[482] = \hr_CNTR:CounterUDB:overflow\[387]
Removing Lhs of wire \hr_CNTR:CounterUDB:underflow_reg_i\\D\[483] = \hr_CNTR:CounterUDB:underflow\[388]
Removing Lhs of wire \hr_CNTR:CounterUDB:tc_reg_i\\D\[484] = \hr_CNTR:CounterUDB:tc_i\[409]
Removing Lhs of wire \hr_CNTR:CounterUDB:prevCompare\\D\[485] = \hr_CNTR:CounterUDB:cmp_out_i\[411]
Removing Lhs of wire \hr_CNTR:CounterUDB:cmp_out_reg_i\\D\[486] = \hr_CNTR:CounterUDB:cmp_out_i\[411]
Removing Lhs of wire \hr_CNTR:CounterUDB:count_stored_i\\D\[487] = Net_566[158]

------------------------------------------------------
Aliased 0 equations, 136 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\sec_CNTR:CounterUDB:capt_either_edge\' (cost = 0):
\sec_CNTR:CounterUDB:capt_either_edge\ <= (\sec_CNTR:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\sec_CNTR:CounterUDB:overflow\' (cost = 0):
\sec_CNTR:CounterUDB:overflow\ <= (\sec_CNTR:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\sec_CNTR:CounterUDB:underflow\' (cost = 0):
\sec_CNTR:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\min_CNTR:CounterUDB:capt_either_edge\' (cost = 0):
\min_CNTR:CounterUDB:capt_either_edge\ <= (\min_CNTR:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\min_CNTR:CounterUDB:overflow\' (cost = 0):
\min_CNTR:CounterUDB:overflow\ <= (\min_CNTR:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\min_CNTR:CounterUDB:underflow\' (cost = 0):
\min_CNTR:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\tenthSec_CNTR:CounterUDB:capt_either_edge\' (cost = 0):
\tenthSec_CNTR:CounterUDB:capt_either_edge\ <= (\tenthSec_CNTR:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\tenthSec_CNTR:CounterUDB:overflow\' (cost = 0):
\tenthSec_CNTR:CounterUDB:overflow\ <= (\tenthSec_CNTR:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\tenthSec_CNTR:CounterUDB:underflow\' (cost = 0):
\tenthSec_CNTR:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\tenthSec_CNTR:CounterUDB:cmp_out_i\' (cost = 5):
\tenthSec_CNTR:CounterUDB:cmp_out_i\ <= ((not \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ and not \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ and \tenthSec_CNTR:CounterUDB:cmp_equal\)
	OR (not \tenthSec_CNTR:CounterUDB:cmp_less\ and not \tenthSec_CNTR:CounterUDB:cmp_equal\ and \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ and \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\)
	OR (not \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ and not \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ and \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ and \tenthSec_CNTR:CounterUDB:cmp_less\)
	OR (not \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ and not \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ and \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ and \tenthSec_CNTR:CounterUDB:cmp_less\)
	OR (not \tenthSec_CNTR:CounterUDB:cmp_less\ and \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\));

Note:  Expanding virtual equation for '\hr_CNTR:CounterUDB:capt_either_edge\' (cost = 0):
\hr_CNTR:CounterUDB:capt_either_edge\ <= (\hr_CNTR:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\hr_CNTR:CounterUDB:overflow\' (cost = 0):
\hr_CNTR:CounterUDB:overflow\ <= (\hr_CNTR:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\hr_CNTR:CounterUDB:underflow\' (cost = 0):
\hr_CNTR:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 15 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \sec_CNTR:CounterUDB:hwCapture\ to zero
Aliasing \sec_CNTR:CounterUDB:underflow\ to zero
Aliasing \sec_CNTR:CounterUDB:status_3\ to zero
Aliasing \min_CNTR:CounterUDB:hwCapture\ to zero
Aliasing \min_CNTR:CounterUDB:underflow\ to zero
Aliasing \min_CNTR:CounterUDB:status_3\ to zero
Aliasing \tenthSec_CNTR:CounterUDB:hwCapture\ to zero
Aliasing \tenthSec_CNTR:CounterUDB:underflow\ to zero
Aliasing \tenthSec_CNTR:CounterUDB:status_3\ to zero
Aliasing \hr_CNTR:CounterUDB:hwCapture\ to zero
Aliasing \hr_CNTR:CounterUDB:underflow\ to zero
Aliasing \hr_CNTR:CounterUDB:status_3\ to zero
Removing Lhs of wire \sec_CNTR:CounterUDB:hwCapture\[89] = zero[8]
Removing Lhs of wire \sec_CNTR:CounterUDB:underflow\[92] = zero[8]
Removing Lhs of wire \sec_CNTR:CounterUDB:status_3\[102] = zero[8]
Removing Lhs of wire \sec_CNTR:CounterUDB:tc_i\[114] = \sec_CNTR:CounterUDB:per_equal\[111]
Removing Lhs of wire \min_CNTR:CounterUDB:hwCapture\[185] = zero[8]
Removing Lhs of wire \min_CNTR:CounterUDB:underflow\[188] = zero[8]
Removing Lhs of wire \min_CNTR:CounterUDB:status_3\[197] = zero[8]
Removing Lhs of wire \min_CNTR:CounterUDB:tc_i\[209] = \min_CNTR:CounterUDB:per_equal\[206]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:hwCapture\[290] = zero[8]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:underflow\[293] = zero[8]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:status_3\[302] = zero[8]
Removing Lhs of wire \tenthSec_CNTR:CounterUDB:tc_i\[314] = \tenthSec_CNTR:CounterUDB:per_equal\[311]
Removing Lhs of wire \hr_CNTR:CounterUDB:hwCapture\[385] = zero[8]
Removing Lhs of wire \hr_CNTR:CounterUDB:underflow\[388] = zero[8]
Removing Lhs of wire \hr_CNTR:CounterUDB:status_3\[397] = zero[8]
Removing Lhs of wire \hr_CNTR:CounterUDB:tc_i\[409] = \hr_CNTR:CounterUDB:per_equal\[406]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\IceTimer.cyprj -dcpsoc3 IceTimer.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.562ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1722, Family: PSoC3, Started at: Monday, 23 March 2015 22:37:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\SLawson\Documents\personal_projects\ice_timer\IceTimer\IceTimer.cydsn\IceTimer.cyprj -d CY8C3866AXI-040 IceTimer.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_474 from registered to combinatorial
    Converted constant MacroCell: Net_475 from registered to combinatorial
    Converted constant MacroCell: Net_844 from registered to combinatorial
    Converted constant MacroCell: Net_845 from registered to combinatorial
    Converted constant MacroCell: \hr_CNTR:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \hr_CNTR:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \min_CNTR:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \min_CNTR:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \sec_CNTR:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \sec_CNTR:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \tenthSec_CNTR:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \tenthSec_CNTR:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_CLK'. Fanout=7, Signal=Net_961
    Digital Clock 1: Automatic-assigning  clock 'dbnc_CLK'. Fanout=2, Signal=Net_129
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \downPositionPin_DBNC:ClkSync\: with output requested to be synchronous
        ClockIn: dbnc_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dbnc_CLK, EnableOut: Constant 1
    UDB Clk/Enable \hr_CNTR:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_CLK, EnableOut: Constant 1
    UDB Clk/Enable \min_CNTR:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_CLK, EnableOut: Constant 1
    UDB Clk/Enable \sec_CNTR:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_CLK, EnableOut: Constant 1
    UDB Clk/Enable \tenthSec_CNTR:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_CLK, EnableOut: Constant 1
    UDB Clk/Enable \tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_CLK, EnableOut: Constant 1
    UDB Clk/Enable \upPositionPin_DBNC:ClkSync\: with output requested to be synchronous
        ClockIn: dbnc_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: dbnc_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \tenthSec_CNTR:CounterUDB:overflow_reg_i\, Duplicate of Net_1054 
    MacroCell: Name=\tenthSec_CNTR:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tenthSec_CNTR:CounterUDB:per_equal\
        );
        Output = \tenthSec_CNTR:CounterUDB:overflow_reg_i\ (fanout=1)

    Removing \sec_CNTR:CounterUDB:overflow_reg_i\, Duplicate of Net_574 
    MacroCell: Name=\sec_CNTR:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_CNTR:CounterUDB:per_equal\
        );
        Output = \sec_CNTR:CounterUDB:overflow_reg_i\ (fanout=1)

    Removing \min_CNTR:CounterUDB:overflow_reg_i\, Duplicate of Net_566 
    MacroCell: Name=\min_CNTR:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \min_CNTR:CounterUDB:per_equal\
        );
        Output = \min_CNTR:CounterUDB:overflow_reg_i\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = downPosition_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => downPosition_PIN(0)__PA ,
            fb => Net_122 ,
            pad => downPosition_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = upPosition_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => upPosition_PIN(0)__PA ,
            fb => Net_105 ,
            pad => upPosition_PIN(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_104, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = Net_104 (fanout=1)

    MacroCell: Name=Net_1054, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tenthSec_CNTR:CounterUDB:per_equal\
        );
        Output = Net_1054 (fanout=3)

    MacroCell: Name=Net_566, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \min_CNTR:CounterUDB:per_equal\
        );
        Output = Net_566 (fanout=3)

    MacroCell: Name=Net_574, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_CNTR:CounterUDB:per_equal\
        );
        Output = Net_574 (fanout=3)

    MacroCell: Name=Net_838, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_105
        );
        Output = Net_838 (fanout=11)

    MacroCell: Name=Net_840, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_838
        );
        Output = Net_840 (fanout=1)

    MacroCell: Name=\hr_CNTR:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_566 * !\hr_CNTR:CounterUDB:count_stored_i\
        );
        Output = \hr_CNTR:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\hr_CNTR:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_566
        );
        Output = \hr_CNTR:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\hr_CNTR:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \hr_CNTR:CounterUDB:per_equal\
        );
        Output = \hr_CNTR:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\hr_CNTR:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \hr_CNTR:CounterUDB:cmp_out_i\
        );
        Output = \hr_CNTR:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\hr_CNTR:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_838 * !\hr_CNTR:CounterUDB:per_equal\
        );
        Output = \hr_CNTR:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\hr_CNTR:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \hr_CNTR:CounterUDB:cmp_out_i\ * 
              !\hr_CNTR:CounterUDB:prevCompare\
        );
        Output = \hr_CNTR:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\hr_CNTR:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \hr_CNTR:CounterUDB:per_equal\ * 
              !\hr_CNTR:CounterUDB:overflow_reg_i\
        );
        Output = \hr_CNTR:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\min_CNTR:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_574 * !\min_CNTR:CounterUDB:count_stored_i\
        );
        Output = \min_CNTR:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\min_CNTR:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_574
        );
        Output = \min_CNTR:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\min_CNTR:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \min_CNTR:CounterUDB:cmp_out_i\
        );
        Output = \min_CNTR:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\min_CNTR:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_838 * !\min_CNTR:CounterUDB:per_equal\
        );
        Output = \min_CNTR:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\min_CNTR:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \min_CNTR:CounterUDB:cmp_out_i\ * 
              !\min_CNTR:CounterUDB:prevCompare\
        );
        Output = \min_CNTR:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\min_CNTR:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_566 * \min_CNTR:CounterUDB:per_equal\
        );
        Output = \min_CNTR:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\sec_CNTR:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\sec_CNTR:CounterUDB:count_stored_i\ * Net_1054
        );
        Output = \sec_CNTR:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\sec_CNTR:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1054
        );
        Output = \sec_CNTR:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\sec_CNTR:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_CNTR:CounterUDB:cmp_out_i\
        );
        Output = \sec_CNTR:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\sec_CNTR:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_838 * !\sec_CNTR:CounterUDB:per_equal\
        );
        Output = \sec_CNTR:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\sec_CNTR:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_CNTR:CounterUDB:cmp_out_i\ * 
              !\sec_CNTR:CounterUDB:prevCompare\
        );
        Output = \sec_CNTR:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\sec_CNTR:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_574 * \sec_CNTR:CounterUDB:per_equal\
        );
        Output = \sec_CNTR:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\tenthSec_CNTR:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\tenthSec_CNTR:CounterUDB:count_stored_i\ * Net_862
        );
        Output = \tenthSec_CNTR:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\tenthSec_CNTR:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_862
        );
        Output = \tenthSec_CNTR:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\tenthSec_CNTR:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_less\
            + !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_less\
            + !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_equal\
            + \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_less\
            + \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_equal\
        );
        Output = \tenthSec_CNTR:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\tenthSec_CNTR:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_838 * !\tenthSec_CNTR:CounterUDB:per_equal\
        );
        Output = \tenthSec_CNTR:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\tenthSec_CNTR:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
            + !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
            + !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_equal\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
            + \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
            + \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_equal\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
        );
        Output = \tenthSec_CNTR:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\tenthSec_CNTR:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1054 * \tenthSec_CNTR:CounterUDB:per_equal\
        );
        Output = \tenthSec_CNTR:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\hr_CNTR:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_961 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \hr_CNTR:CounterUDB:count_enable\ ,
            cs_addr_0 => \hr_CNTR:CounterUDB:reload\ ,
            ce0_comb => \hr_CNTR:CounterUDB:per_equal\ ,
            z0_comb => \hr_CNTR:CounterUDB:status_1\ ,
            ce1_comb => \hr_CNTR:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \hr_CNTR:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \hr_CNTR:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\min_CNTR:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_961 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \min_CNTR:CounterUDB:count_enable\ ,
            cs_addr_0 => \min_CNTR:CounterUDB:reload\ ,
            ce0_comb => \min_CNTR:CounterUDB:per_equal\ ,
            z0_comb => \min_CNTR:CounterUDB:status_1\ ,
            ce1_comb => \min_CNTR:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \min_CNTR:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \min_CNTR:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\sec_CNTR:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_961 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \sec_CNTR:CounterUDB:count_enable\ ,
            cs_addr_0 => \sec_CNTR:CounterUDB:reload\ ,
            ce0_comb => \sec_CNTR:CounterUDB:per_equal\ ,
            z0_comb => \sec_CNTR:CounterUDB:status_1\ ,
            ce1_comb => \sec_CNTR:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \sec_CNTR:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \sec_CNTR:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_961 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \tenthSec_CNTR:CounterUDB:count_enable\ ,
            cs_addr_0 => \tenthSec_CNTR:CounterUDB:reload\ ,
            ce0_comb => \tenthSec_CNTR:CounterUDB:per_equal\ ,
            z0_comb => \tenthSec_CNTR:CounterUDB:status_1\ ,
            ce1_comb => \tenthSec_CNTR:CounterUDB:cmp_equal\ ,
            cl1_comb => \tenthSec_CNTR:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \tenthSec_CNTR:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \tenthSec_CNTR:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_838 ,
            clock => Net_961 ,
            status_6 => \hr_CNTR:CounterUDB:status_6\ ,
            status_5 => \hr_CNTR:CounterUDB:status_5\ ,
            status_2 => \hr_CNTR:CounterUDB:status_2\ ,
            status_1 => \hr_CNTR:CounterUDB:status_1\ ,
            status_0 => \hr_CNTR:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_838 ,
            clock => Net_961 ,
            status_6 => \min_CNTR:CounterUDB:status_6\ ,
            status_5 => \min_CNTR:CounterUDB:status_5\ ,
            status_2 => \min_CNTR:CounterUDB:status_2\ ,
            status_1 => \min_CNTR:CounterUDB:status_1\ ,
            status_0 => \min_CNTR:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_838 ,
            clock => Net_961 ,
            status_6 => \sec_CNTR:CounterUDB:status_6\ ,
            status_5 => \sec_CNTR:CounterUDB:status_5\ ,
            status_2 => \sec_CNTR:CounterUDB:status_2\ ,
            status_1 => \sec_CNTR:CounterUDB:status_1\ ,
            status_0 => \sec_CNTR:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_838 ,
            clock => Net_961 ,
            status_6 => \tenthSec_CNTR:CounterUDB:status_6\ ,
            status_5 => \tenthSec_CNTR:CounterUDB:status_5\ ,
            status_2 => \tenthSec_CNTR:CounterUDB:status_2\ ,
            status_1 => \tenthSec_CNTR:CounterUDB:status_1\ ,
            status_0 => \tenthSec_CNTR:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SYNC:genblk1[0]:INST\
        PORT MAP (
            clock => Net_961 ,
            in => Net_858 ,
            out => Net_862 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_961 ,
            control_7 => \tenthSec_CNTR:CounterUDB:control_7\ ,
            control_6 => \tenthSec_CNTR:CounterUDB:control_6\ ,
            control_5 => \tenthSec_CNTR:CounterUDB:control_5\ ,
            control_4 => \tenthSec_CNTR:CounterUDB:control_4\ ,
            control_3 => \tenthSec_CNTR:CounterUDB:control_3\ ,
            control_2 => \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ ,
            control_1 => \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ ,
            control_0 => \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =readyTimer_ISR
        PORT MAP (
            interrupt => Net_838 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =startTimer_ISR
        PORT MAP (
            interrupt => Net_840 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =stopTimer_ISR
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   12 :   60 :   72 :  16.67%
UDB Macrocells                :   32 :  160 :  192 :  16.67%
UDB Unique Pterms             :   39 :  345 :  384 :  10.16%
UDB Total Pterms              :   39 :      :      : 
UDB Datapath Cells            :    4 :   20 :   24 :  16.67%
UDB Status Cells              :    5 :   19 :   24 :  20.83%
            StatusI Registers :    4 
                   Sync Cells :    1 (in 1 status cell)
UDB Control Cells             :    1 :   23 :   24 :   4.17%
            Control Registers :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 2s.093ms
Tech mapping phase: Elapsed time ==> 2s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : downPosition_PIN(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : upPosition_PIN(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.687ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.23
                   Pterms :            3.00
               Macrocells :            2.46
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.015ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 215, final cost is 215 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       5.43 :       4.57
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\hr_CNTR:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_566
        );
        Output = \hr_CNTR:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\tenthSec_CNTR:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_862
        );
        Output = \tenthSec_CNTR:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\min_CNTR:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \min_CNTR:CounterUDB:cmp_out_i\
        );
        Output = \min_CNTR:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\min_CNTR:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_838 * !\min_CNTR:CounterUDB:per_equal\
        );
        Output = \min_CNTR:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\tenthSec_CNTR:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\tenthSec_CNTR:CounterUDB:count_stored_i\ * Net_862
        );
        Output = \tenthSec_CNTR:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\min_CNTR:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_566 * \min_CNTR:CounterUDB:per_equal\
        );
        Output = \min_CNTR:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\min_CNTR:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \min_CNTR:CounterUDB:cmp_out_i\ * 
              !\min_CNTR:CounterUDB:prevCompare\
        );
        Output = \min_CNTR:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\min_CNTR:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_961 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \min_CNTR:CounterUDB:count_enable\ ,
        cs_addr_0 => \min_CNTR:CounterUDB:reload\ ,
        ce0_comb => \min_CNTR:CounterUDB:per_equal\ ,
        z0_comb => \min_CNTR:CounterUDB:status_1\ ,
        ce1_comb => \min_CNTR:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \min_CNTR:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \min_CNTR:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\min_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_838 ,
        clock => Net_961 ,
        status_6 => \min_CNTR:CounterUDB:status_6\ ,
        status_5 => \min_CNTR:CounterUDB:status_5\ ,
        status_2 => \min_CNTR:CounterUDB:status_2\ ,
        status_1 => \min_CNTR:CounterUDB:status_1\ ,
        status_0 => \min_CNTR:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\hr_CNTR:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_566 * !\hr_CNTR:CounterUDB:count_stored_i\
        );
        Output = \hr_CNTR:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\hr_CNTR:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \hr_CNTR:CounterUDB:per_equal\ * 
              !\hr_CNTR:CounterUDB:overflow_reg_i\
        );
        Output = \hr_CNTR:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\hr_CNTR:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \hr_CNTR:CounterUDB:per_equal\
        );
        Output = \hr_CNTR:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\hr_CNTR:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_961 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \hr_CNTR:CounterUDB:count_enable\ ,
        cs_addr_0 => \hr_CNTR:CounterUDB:reload\ ,
        ce0_comb => \hr_CNTR:CounterUDB:per_equal\ ,
        z0_comb => \hr_CNTR:CounterUDB:status_1\ ,
        ce1_comb => \hr_CNTR:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \hr_CNTR:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \hr_CNTR:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\hr_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_838 ,
        clock => Net_961 ,
        status_6 => \hr_CNTR:CounterUDB:status_6\ ,
        status_5 => \hr_CNTR:CounterUDB:status_5\ ,
        status_2 => \hr_CNTR:CounterUDB:status_2\ ,
        status_1 => \hr_CNTR:CounterUDB:status_1\ ,
        status_0 => \hr_CNTR:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\hr_CNTR:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \hr_CNTR:CounterUDB:cmp_out_i\
        );
        Output = \hr_CNTR:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\hr_CNTR:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_838 * !\hr_CNTR:CounterUDB:per_equal\
        );
        Output = \hr_CNTR:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\hr_CNTR:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \hr_CNTR:CounterUDB:cmp_out_i\ * 
              !\hr_CNTR:CounterUDB:prevCompare\
        );
        Output = \hr_CNTR:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_574, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_CNTR:CounterUDB:per_equal\
        );
        Output = Net_574 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_566, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \min_CNTR:CounterUDB:per_equal\
        );
        Output = Net_566 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\min_CNTR:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_574
        );
        Output = \min_CNTR:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_104, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = Net_104 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\sec_CNTR:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_838 * !\sec_CNTR:CounterUDB:per_equal\
        );
        Output = \sec_CNTR:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\min_CNTR:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_574 * !\min_CNTR:CounterUDB:count_stored_i\
        );
        Output = \min_CNTR:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\SYNC:genblk1[0]:INST\
    PORT MAP (
        clock => Net_961 ,
        in => Net_858 ,
        out => Net_862 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\sec_CNTR:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_574 * \sec_CNTR:CounterUDB:per_equal\
        );
        Output = \sec_CNTR:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\sec_CNTR:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\sec_CNTR:CounterUDB:count_stored_i\ * Net_1054
        );
        Output = \sec_CNTR:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1054, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tenthSec_CNTR:CounterUDB:per_equal\
        );
        Output = Net_1054 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\sec_CNTR:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_CNTR:CounterUDB:cmp_out_i\
        );
        Output = \sec_CNTR:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\sec_CNTR:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_CNTR:CounterUDB:cmp_out_i\ * 
              !\sec_CNTR:CounterUDB:prevCompare\
        );
        Output = \sec_CNTR:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_838, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_105
        );
        Output = Net_838 (fanout=11)
        Properties               : 
        {
        }
}

datapathcell: Name =\sec_CNTR:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_961 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \sec_CNTR:CounterUDB:count_enable\ ,
        cs_addr_0 => \sec_CNTR:CounterUDB:reload\ ,
        ce0_comb => \sec_CNTR:CounterUDB:per_equal\ ,
        z0_comb => \sec_CNTR:CounterUDB:status_1\ ,
        ce1_comb => \sec_CNTR:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \sec_CNTR:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \sec_CNTR:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\sec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_838 ,
        clock => Net_961 ,
        status_6 => \sec_CNTR:CounterUDB:status_6\ ,
        status_5 => \sec_CNTR:CounterUDB:status_5\ ,
        status_2 => \sec_CNTR:CounterUDB:status_2\ ,
        status_1 => \sec_CNTR:CounterUDB:status_1\ ,
        status_0 => \sec_CNTR:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\tenthSec_CNTR:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
            + !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
            + !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_equal\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
            + \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
            + \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_equal\ * 
              !\tenthSec_CNTR:CounterUDB:prevCompare\
        );
        Output = \tenthSec_CNTR:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\sec_CNTR:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1054
        );
        Output = \sec_CNTR:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\tenthSec_CNTR:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_838 * !\tenthSec_CNTR:CounterUDB:per_equal\
        );
        Output = \tenthSec_CNTR:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\tenthSec_CNTR:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1054 * \tenthSec_CNTR:CounterUDB:per_equal\
        );
        Output = \tenthSec_CNTR:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\tenthSec_CNTR:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_961) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_less\
            + !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_less\
            + !\tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              \tenthSec_CNTR:CounterUDB:cmp_equal\
            + \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_less\
            + \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ * 
              \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_less\ * 
              !\tenthSec_CNTR:CounterUDB:cmp_equal\
        );
        Output = \tenthSec_CNTR:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_840, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_838
        );
        Output = Net_840 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\tenthSec_CNTR:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_961 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \tenthSec_CNTR:CounterUDB:count_enable\ ,
        cs_addr_0 => \tenthSec_CNTR:CounterUDB:reload\ ,
        ce0_comb => \tenthSec_CNTR:CounterUDB:per_equal\ ,
        z0_comb => \tenthSec_CNTR:CounterUDB:status_1\ ,
        ce1_comb => \tenthSec_CNTR:CounterUDB:cmp_equal\ ,
        cl1_comb => \tenthSec_CNTR:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \tenthSec_CNTR:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \tenthSec_CNTR:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\tenthSec_CNTR:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_838 ,
        clock => Net_961 ,
        status_6 => \tenthSec_CNTR:CounterUDB:status_6\ ,
        status_5 => \tenthSec_CNTR:CounterUDB:status_5\ ,
        status_2 => \tenthSec_CNTR:CounterUDB:status_2\ ,
        status_1 => \tenthSec_CNTR:CounterUDB:status_1\ ,
        status_0 => \tenthSec_CNTR:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\tenthSec_CNTR:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_961 ,
        control_7 => \tenthSec_CNTR:CounterUDB:control_7\ ,
        control_6 => \tenthSec_CNTR:CounterUDB:control_6\ ,
        control_5 => \tenthSec_CNTR:CounterUDB:control_5\ ,
        control_4 => \tenthSec_CNTR:CounterUDB:control_4\ ,
        control_3 => \tenthSec_CNTR:CounterUDB:control_3\ ,
        control_2 => \tenthSec_CNTR:CounterUDB:ctrl_cmod_2\ ,
        control_1 => \tenthSec_CNTR:CounterUDB:ctrl_cmod_1\ ,
        control_0 => \tenthSec_CNTR:CounterUDB:ctrl_cmod_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =readyTimer_ISR
        PORT MAP (
            interrupt => Net_838 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =startTimer_ISR
        PORT MAP (
            interrupt => Net_840 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =stopTimer_ISR
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = upPosition_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => upPosition_PIN(0)__PA ,
        fb => Net_105 ,
        pad => upPosition_PIN(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = downPosition_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => downPosition_PIN(0)__PA ,
        fb => Net_122 ,
        pad => downPosition_PIN(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_961 ,
            dclk_0 => Net_961_local ,
            dclk_glb_1 => Net_129 ,
            dclk_1 => Net_129_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_961 ,
            enable => __ONE__ ,
            timer_reset => Net_838 ,
            tc => Net_858 ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+------------
   0 |   0 |     * |      NONE |    RES_PULL_DOWN |   upPosition_PIN(0) | FB(Net_105)
-----+-----+-------+-----------+------------------+---------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+---------------------+------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN | downPosition_PIN(0) | FB(Net_122)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 3s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in IceTimer_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.953ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.500ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.218ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.437ms
API generation phase: Elapsed time ==> 2s.046ms
Dependency generation phase: Elapsed time ==> 0s.078ms
Cleanup phase: Elapsed time ==> 0s.031ms
