Search.setIndex({"docnames": ["index", "installation/index", "installation/install-configure/getting-started", "installation/install-configure/index", "installation/install-configure/install-tools/install", "installation/install-configure/install-tools/install_prerequisites", "installation/install-configure/system-requirements/requirements", "intro/index", "prog-guide/arch-hw-guide/index", "prog-guide/index", "prog-guide/prog-ref/assembly-for-xmos-xs1-abi/assembly-for-abi", "prog-guide/prog-ref/assembly-manual/assembly", "prog-guide/prog-ref/c-imp-defined-behavior/c-imp", "prog-guide/prog-ref/c-lang-ref/clangref", "prog-guide/prog-ref/calling-between-c-xc/calling", "prog-guide/prog-ref/cheat", "prog-guide/prog-ref/index", "prog-guide/prog-ref/inline-assembly/inline-assembly", "prog-guide/prog-ref/memory-models", "prog-guide/prog-ref/programming-in-asm", "prog-guide/prog-ref/programming-in-c-xc", "prog-guide/prog-ref/programming-xs1-devices", "prog-guide/prog-ref/xc-imp-defined-behavior/xc-imp", "prog-guide/prog-ref/xcc-pragma-directives/pragmas", "prog-guide/prog-ref/xs1-abi/abi", "prog-guide/prog-ref/xs1-data-types/datatypes", "prog-guide/prog-ref/xs1-port-to-pin-map/portmap", "prog-guide/quick-start/c-programming-guide/index", "prog-guide/quick-start/index", "prog-guide/quick-start/prog-model", "tools-guide/index", "tools-guide/quick-start/build-system", "tools-guide/quick-start/debug", "tools-guide/quick-start/fast-printf", "tools-guide/quick-start/index", "tools-guide/quick-start/multi-tile", "tools-guide/quick-start/single-tile", "tools-guide/quick-start/switch-setup", "tools-guide/tools-ref/cmd-line-tools/index", "tools-guide/tools-ref/cmd-line-tools/xburn-manual/xburn-manual", "tools-guide/tools-ref/cmd-line-tools/xcc-manual/xcc-manual", "tools-guide/tools-ref/cmd-line-tools/xflash-manual/xflash-manual", "tools-guide/tools-ref/cmd-line-tools/xgdb-manual/xgdb-manual", "tools-guide/tools-ref/cmd-line-tools/xgdbserver-manual/xgdbserver-manual", "tools-guide/tools-ref/cmd-line-tools/xmake-manual/xmake-manual", "tools-guide/tools-ref/cmd-line-tools/xobjdump-manual/xobjdump-manual", "tools-guide/tools-ref/cmd-line-tools/xrun-manual/xrun-manual", "tools-guide/tools-ref/cmd-line-tools/xsim-manual/xsim-manual", "tools-guide/tools-ref/formats/config-xscope", "tools-guide/tools-ref/formats/index", "tools-guide/tools-ref/formats/xe", "tools-guide/tools-ref/formats/xn-spec/xn-spec", "tools-guide/tools-ref/formats/xsim-trace", "tools-guide/tools-ref/index", "tools-guide/tools-ref/libraries/index", "tools-guide/tools-ref/libraries/lib-otp-api/lib-otp-api", "tools-guide/tools-ref/libraries/lib-xcore-api/lib-xcore-api", "tools-guide/tools-ref/libraries/libflash-api/libflash-api", "tools-guide/tools-ref/libraries/libflash-included-devices/libflash-devices", "tools-guide/tools-ref/libraries/libquadflash-api/libquadflash-api", "tools-guide/tools-ref/libraries/libquadflash-included-devices/libquadflash-devices", "tools-guide/tools-ref/libraries/libxs1/lib-xs1-api", "tools-guide/tools-ref/libraries/libxs1/lib-xs1-defines-xs2a", "tools-guide/tools-ref/libraries/libxs1/lib-xs1-defines-xs3a", "tools-guide/tools-ref/transitioning/index", "tools-guide/tools-ref/xcommon/index", "tools-guide/tools-ref/xcommon/makefile-libraries", "tools-guide/tools-ref/xcommon/using-makefiles", "tools-guide/tools-ref/xcommon_cmake", "tools-guide/tools-ref/xscope/index", "tools-guide/tools-ref/xscope/xscope-command-line-options", "tools-guide/tools-ref/xscope/xscope-host-library", "tools-guide/tools-ref/xscope/xscope-performance", "tools-guide/tools-ref/xscope/xscope-target-library", "tools-guide/tutorials/add-flash-support/flash", "tools-guide/tutorials/args-and-ret-codes", "tools-guide/tutorials/describe-a-target-platform/platform", "tools-guide/tutorials/design-with-flash/flash", "tools-guide/tutorials/index", "tools-guide/tutorials/lpddr", "tools-guide/tutorials/safeguard-ip/safeguard", "tools-guide/tutorials/swmem", "tools-guide/tutorials/understanding-xe-structure", "tools-guide/tutorials/using-xsim", "tools-guide/tutorials/working-with-targets/index", "tools-guide/tutorials/working-with-targets/intro", "tools-guide/vscode-guide/example/index", "tools-guide/vscode-guide/index", "tools-guide/vscode-guide/next-steps/index"], "filenames": ["index.rst", "installation/index.rst", "installation/install-configure/getting-started.rst", "installation/install-configure/index.rst", "installation/install-configure/install-tools/install.rst", "installation/install-configure/install-tools/install_prerequisites.rst", "installation/install-configure/system-requirements/requirements.rst", "intro/index.rst", "prog-guide/arch-hw-guide/index.rst", "prog-guide/index.rst", "prog-guide/prog-ref/assembly-for-xmos-xs1-abi/assembly-for-abi.rst", "prog-guide/prog-ref/assembly-manual/assembly.rst", "prog-guide/prog-ref/c-imp-defined-behavior/c-imp.rst", "prog-guide/prog-ref/c-lang-ref/clangref.rst", "prog-guide/prog-ref/calling-between-c-xc/calling.rst", "prog-guide/prog-ref/cheat.rst", "prog-guide/prog-ref/index.rst", "prog-guide/prog-ref/inline-assembly/inline-assembly.rst", "prog-guide/prog-ref/memory-models.rst", "prog-guide/prog-ref/programming-in-asm.rst", "prog-guide/prog-ref/programming-in-c-xc.rst", "prog-guide/prog-ref/programming-xs1-devices.rst", "prog-guide/prog-ref/xc-imp-defined-behavior/xc-imp.rst", "prog-guide/prog-ref/xcc-pragma-directives/pragmas.rst", "prog-guide/prog-ref/xs1-abi/abi.rst", "prog-guide/prog-ref/xs1-data-types/datatypes.rst", "prog-guide/prog-ref/xs1-port-to-pin-map/portmap.rst", "prog-guide/quick-start/c-programming-guide/index.rst", "prog-guide/quick-start/index.rst", "prog-guide/quick-start/prog-model.rst", "tools-guide/index.rst", "tools-guide/quick-start/build-system.rst", "tools-guide/quick-start/debug.rst", "tools-guide/quick-start/fast-printf.rst", "tools-guide/quick-start/index.rst", "tools-guide/quick-start/multi-tile.rst", "tools-guide/quick-start/single-tile.rst", "tools-guide/quick-start/switch-setup.rst", "tools-guide/tools-ref/cmd-line-tools/index.rst", "tools-guide/tools-ref/cmd-line-tools/xburn-manual/xburn-manual.rst", "tools-guide/tools-ref/cmd-line-tools/xcc-manual/xcc-manual.rst", "tools-guide/tools-ref/cmd-line-tools/xflash-manual/xflash-manual.rst", "tools-guide/tools-ref/cmd-line-tools/xgdb-manual/xgdb-manual.rst", "tools-guide/tools-ref/cmd-line-tools/xgdbserver-manual/xgdbserver-manual.rst", "tools-guide/tools-ref/cmd-line-tools/xmake-manual/xmake-manual.rst", "tools-guide/tools-ref/cmd-line-tools/xobjdump-manual/xobjdump-manual.rst", "tools-guide/tools-ref/cmd-line-tools/xrun-manual/xrun-manual.rst", "tools-guide/tools-ref/cmd-line-tools/xsim-manual/xsim-manual.rst", "tools-guide/tools-ref/formats/config-xscope.rst", "tools-guide/tools-ref/formats/index.rst", "tools-guide/tools-ref/formats/xe.rst", "tools-guide/tools-ref/formats/xn-spec/xn-spec.rst", "tools-guide/tools-ref/formats/xsim-trace.rst", "tools-guide/tools-ref/index.rst", "tools-guide/tools-ref/libraries/index.rst", "tools-guide/tools-ref/libraries/lib-otp-api/lib-otp-api.rst", "tools-guide/tools-ref/libraries/lib-xcore-api/lib-xcore-api.rst", "tools-guide/tools-ref/libraries/libflash-api/libflash-api.rst", "tools-guide/tools-ref/libraries/libflash-included-devices/libflash-devices.rst", "tools-guide/tools-ref/libraries/libquadflash-api/libquadflash-api.rst", "tools-guide/tools-ref/libraries/libquadflash-included-devices/libquadflash-devices.rst", "tools-guide/tools-ref/libraries/libxs1/lib-xs1-api.rst", "tools-guide/tools-ref/libraries/libxs1/lib-xs1-defines-xs2a.rst", "tools-guide/tools-ref/libraries/libxs1/lib-xs1-defines-xs3a.rst", "tools-guide/tools-ref/transitioning/index.rst", "tools-guide/tools-ref/xcommon/index.rst", "tools-guide/tools-ref/xcommon/makefile-libraries.rst", "tools-guide/tools-ref/xcommon/using-makefiles.rst", "tools-guide/tools-ref/xcommon_cmake.rst", "tools-guide/tools-ref/xscope/index.rst", "tools-guide/tools-ref/xscope/xscope-command-line-options.rst", "tools-guide/tools-ref/xscope/xscope-host-library.rst", "tools-guide/tools-ref/xscope/xscope-performance.rst", "tools-guide/tools-ref/xscope/xscope-target-library.rst", "tools-guide/tutorials/add-flash-support/flash.rst", "tools-guide/tutorials/args-and-ret-codes.rst", "tools-guide/tutorials/describe-a-target-platform/platform.rst", "tools-guide/tutorials/design-with-flash/flash.rst", "tools-guide/tutorials/index.rst", "tools-guide/tutorials/lpddr.rst", "tools-guide/tutorials/safeguard-ip/safeguard.rst", "tools-guide/tutorials/swmem.rst", "tools-guide/tutorials/understanding-xe-structure.rst", "tools-guide/tutorials/using-xsim.rst", "tools-guide/tutorials/working-with-targets/index.rst", "tools-guide/tutorials/working-with-targets/intro.rst", "tools-guide/vscode-guide/example/index.rst", "tools-guide/vscode-guide/index.rst", "tools-guide/vscode-guide/next-steps/index.rst"], "titles": ["XMOS XTC Tools User Guide", "Installation guide", "Configuring the command-line environment", "Installation and configuration", "Installation instructions", "Installation of required third-party tools", "System requirements", "Introduction", "Architecture &amp; hardware guide", "Programming guide", "Make assembly programs compatible with the XMOS XS1 ABI", "Assembly programming manual", "C implementation-defined behavior", "C and C++ language reference", "Calling between C/C++ and XC", "XC to C cheat sheet", "Reference", "Inline assembly", "Memory models", "Programming in assembly", "Programming in C/XC", "Programming for XCORE Devices", "XC implementation-defined behavior", "XCC pragma directives", "XCORE 32-bit application binary interface", "xcore data types", "xcore port-to-pin mapping", "Programming an XCORE tile with C and lib_xcore", "Quick start", "The multicore programming model", "Tools guide", "Build system", "Debugging with XGDB", "Using xSCOPE for fast \u201cprintf debugging\u201d", "Quick start", "Targeting multiple tiles", "A single-tile program", "Communicating between tiles", "Command line tools", "XBURN", "XCC", "XFLASH", "XGDB", "XGDBSERVER", "XMAKE", "XOBJDUMP", "XRUN", "XSIM", "xSCOPE config file", "File formats and data descriptions", "XMOS executable (XE) file format", "XN specification", "XSIM trace output", "Reference", "Libraries", "lib_otp", "lib_xcore", "libflash API", "List of devices natively supported by libflash", "libquadflash API", "List of devices natively supported by libquadflash", "lib_xs1", "XS2 definitions", "XS3 definitions", "Transitioning from older tools releases", "XCOMMON build system", "Using XMOS Makefiles to create binary libraries", "Using the XCOMMON build system", "XCommon CMake build system", "xSCOPE", "xSCOPE command line options", "xSCOPE host library", "xSCOPE performance figures", "xSCOPE target library", "Add support for a new flash device", "How to use arguments and return codes", "Describe a target platform", "Design and manufacture systems with flash memory", "Tools and target features", "Using LPDDR", "Safeguard IP and device authenticity", "Using software-defined memory", "Understanding XE files and how they are loaded", "Using XSIM", "Working with targets", "Introduction", "Building an example", "Using VS Code", "Using VS Code with a real project"], "terms": {"2024": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "07": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "24": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "xm": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "014363": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "pc": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "v15": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "3": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "15": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "http": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "www": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "com": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "softwar": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 80, 82, 83, 84, 85, 86, 87, 88], "view": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "document": [0, 1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "copyright": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "ltd": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "i": [0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 84, 85, 86, 87, 88], "owner": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "license": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "thi": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "design": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 78, 79, 81, 82, 83, 84, 85, 86, 87, 88], "code": [0, 1, 2, 3, 4, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 76, 77, 78, 79, 80, 81, 82, 84, 85], "inform": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "collect": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "provid": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "you": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "AS": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "warranti": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "ani": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "kind": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "express": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "impli": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "shall": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "have": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "liabil": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "relat": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 65, 66, 67, 68, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "its": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "us": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 38, 39, 40, 41, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 65, 68, 69, 70, 71, 72, 73, 74, 76, 78, 80, 82, 84], "make": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "represent": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "particular": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "implement": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88], "thereof": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "free": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "from": [0, 1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 78, 79, 80, 81, 82, 83, 84, 86, 87, 88], "claim": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "infring": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "again": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "xcore": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 73, 74, 75, 76, 77, 78, 79, 81, 82, 83, 84, 85, 86, 87, 88], "vocalfus": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "logo": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "ar": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 83, 84, 85, 86, 87, 88], "regist": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "trademark": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "unit": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "kingdom": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "other": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "countri": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "mai": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 80, 81, 82, 83, 84, 85, 86, 87, 88], "without": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "written": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "permiss": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "compani": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "product": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 81, 82, 83, 84, 85, 86, 87, 88], "name": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "mention": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "respect": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00bd": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00bc": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u215b": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00be": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u215c": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u215d": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u215e": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "_": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00b5": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c9": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00aa": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00ba": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00b9": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00b2": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00b3": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2135": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u00e5": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u212c": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u0192": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u210b": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u01b6": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2112": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2134": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2133": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b1": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b2": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b4": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b7": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b5": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b3": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b9": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03ba": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c7": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03bb": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03bc": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03bd": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03bf": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c0": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c6": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c8": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c1": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c2": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c3": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c4": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b8": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03c5": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03be": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u03b6": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\ufb03": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\ufb00": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\ufb04": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\ufb01": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\ufb02": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2153": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2155": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2159": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2154": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2156": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2157": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u2158": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "\u215a": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "2": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 75, 76, 77, 78, 80, 81, 82, 83, 84, 85, 86, 87, 88], "": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "c": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 80, 81, 82, 83, 84, 85, 86, 87, 88], "introduct": [0, 8, 34, 78, 84], "support": [0, 4, 5, 8, 11, 12, 17, 22, 23, 25, 27, 29, 30, 32, 36, 39, 40, 41, 42, 43, 46, 47, 50, 51, 53, 54, 56, 59, 62, 63, 64, 67, 69, 70, 73, 77, 78, 80, 84], "devic": [0, 2, 4, 8, 9, 10, 11, 12, 16, 26, 30, 36, 37, 39, 40, 41, 42, 43, 46, 47, 49, 50, 52, 53, 54, 55, 56, 57, 59, 62, 63, 64, 72, 73, 78, 79, 83, 85, 87], "upgrad": [0, 39, 41, 43, 57, 59, 74, 78, 85], "earlier": [0, 23, 27, 48, 55, 64, 85], "xtimecompos": [0, 64], "releas": [0, 2, 4, 5, 6, 8, 30, 31, 39, 41, 53, 56, 74, 76, 77, 85], "structur": [0, 27, 39, 40, 41, 55, 64, 65, 66, 74, 77, 80, 84], "refer": [0, 5, 8, 9, 10, 11, 12, 14, 15, 17, 20, 30, 31, 32, 35, 36, 40, 41, 47, 51, 56, 58, 60, 62, 63, 64, 67, 68, 69, 73, 76, 77, 79, 87], "terminologi": [0, 87], "instal": [0, 2, 7, 31, 33, 34, 39, 41, 42, 64, 71, 77, 85], "system": [0, 1, 4, 5, 7, 8, 9, 12, 14, 24, 27, 29, 30, 34, 36, 39, 40, 41, 42, 43, 46, 47, 50, 51, 53, 56, 61, 64, 66, 69, 71, 73, 74, 76, 78, 80, 81, 83, 84, 85, 86], "requir": [0, 1, 2, 4, 7, 8, 9, 10, 11, 12, 15, 22, 26, 27, 34, 36, 39, 40, 41, 42, 43, 45, 48, 50, 51, 56, 57, 59, 60, 62, 63, 64, 65, 67, 68, 70, 71, 72, 74, 76, 77, 79, 80, 81, 82, 85, 86, 88], "instruct": [0, 1, 5, 7, 8, 10, 17, 19, 22, 27, 31, 39, 40, 41, 42, 43, 47, 50, 52, 56, 61, 62, 63, 74, 76, 79, 81, 85, 86], "download": [0, 1, 5, 85], "check": [0, 1, 5, 10, 15, 22, 23, 27, 36, 40, 41, 42, 56, 64, 69, 74, 77, 85, 86], "your": [0, 1, 7, 36, 39, 42, 43, 47, 55, 56, 67, 69, 73, 77, 80], "configur": [0, 1, 8, 26, 27, 29, 34, 36, 37, 39, 40, 41, 42, 43, 47, 48, 50, 51, 53, 56, 59, 60, 62, 63, 64, 67, 69, 70, 71, 74, 75, 76, 77, 79, 85, 87], "xtag": [0, 1, 7, 33, 34, 36, 42, 43, 46, 53, 69, 73, 78, 84, 88], "usb": [0, 1, 36, 43, 46, 63, 69, 76, 77, 85], "driver": [0, 1, 40, 64, 85], "access": [0, 1, 5, 8, 9, 12, 17, 20, 27, 39, 41, 42, 43, 47, 48, 52, 55, 56, 57, 59, 61, 62, 63, 64, 73, 74, 76, 77, 78, 80, 81, 85], "third": [0, 1, 11, 17, 32, 33, 34, 42, 74, 80, 85, 86], "parti": [0, 1, 32, 33, 34, 64, 80, 85, 86], "command": [0, 1, 4, 7, 11, 30, 31, 32, 36, 39, 40, 46, 47, 48, 53, 57, 59, 60, 62, 63, 69, 73, 75, 77, 78, 80, 84, 86, 88], "line": [0, 1, 4, 7, 8, 11, 12, 30, 32, 33, 36, 39, 40, 41, 42, 43, 46, 47, 52, 53, 56, 59, 63, 69, 72, 73, 75, 76, 77, 79, 80, 81, 83, 85, 86, 88], "usag": [0, 1, 2, 27, 39, 40, 41, 42, 43, 44, 46, 53, 55, 56, 62, 63, 69, 85, 86], "v": [0, 1, 7, 11, 12, 15, 30, 40, 41, 62, 63, 64, 74, 77, 85], "graphic": [0, 1, 4, 53, 85], "editor": [0, 1, 39], "environ": [0, 1, 4, 5, 11, 20, 22, 38, 39, 41, 53, 62, 63, 67, 77, 80, 85, 86, 87], "queri": [0, 1, 41, 42, 43, 64, 74], "version": [0, 1, 4, 5, 7, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 57, 59, 62, 63, 64, 73, 76, 77], "quick": [0, 9, 15, 30, 31, 42, 46, 69], "start": [0, 2, 9, 10, 11, 23, 27, 29, 30, 31, 32, 36, 39, 40, 41, 42, 43, 46, 47, 48, 50, 56, 57, 59, 62, 63, 67, 69, 70, 73, 76, 77, 80, 81, 82, 85, 87], "A": [0, 7, 8, 10, 11, 12, 14, 22, 23, 25, 26, 27, 29, 30, 32, 33, 34, 37, 40, 41, 42, 43, 47, 48, 50, 51, 52, 56, 57, 59, 61, 62, 63, 64, 66, 67, 72, 73, 77, 78, 79, 80, 81, 82, 83, 85, 86], "singl": [0, 4, 8, 10, 11, 12, 18, 22, 26, 27, 29, 30, 32, 33, 34, 35, 39, 41, 42, 43, 46, 48, 51, 52, 56, 57, 59, 62, 63, 64, 67, 73, 74, 75, 78, 79, 82, 85], "tile": [0, 7, 9, 11, 18, 20, 26, 28, 29, 30, 32, 33, 34, 39, 40, 41, 42, 43, 45, 46, 47, 50, 52, 53, 55, 56, 61, 62, 63, 64, 69, 73, 75, 77, 78, 79, 80, 81, 82, 85], "program": [0, 2, 7, 8, 12, 13, 15, 16, 26, 28, 30, 34, 37, 40, 42, 43, 46, 47, 48, 50, 51, 52, 53, 55, 57, 59, 60, 62, 63, 69, 70, 71, 73, 76, 78, 81, 82, 83, 84, 86], "target": [0, 2, 4, 7, 8, 10, 11, 20, 25, 27, 30, 32, 33, 34, 37, 40, 43, 44, 46, 47, 48, 50, 51, 53, 56, 58, 59, 62, 63, 64, 66, 69, 70, 71, 74, 75, 77, 79, 80, 81, 82, 83, 86, 87, 88], "multipl": [0, 8, 10, 11, 12, 20, 23, 26, 27, 29, 30, 32, 34, 40, 41, 42, 43, 47, 48, 50, 56, 62, 63, 64, 76, 77, 79, 80, 82, 83, 85, 88], "commun": [0, 7, 22, 28, 30, 33, 34, 35, 41, 42, 43, 56, 62, 63, 64, 69, 71, 73, 80, 85], "between": [0, 8, 10, 11, 16, 20, 26, 27, 30, 33, 34, 39, 40, 41, 42, 51, 53, 56, 62, 63, 64, 69, 71, 73, 74, 76, 77, 79, 81, 85], "xscope": [0, 30, 34, 40, 41, 42, 43, 45, 46, 49, 51, 53, 56, 64, 76, 78, 82, 84], "fast": [0, 30, 34, 41, 46, 56, 62, 63, 64, 69, 71, 73, 79, 83], "printf": [0, 10, 15, 27, 30, 32, 34, 35, 36, 37, 48, 64, 69, 75, 81, 82, 83, 85], "debug": [0, 4, 30, 34, 39, 41, 42, 43, 46, 48, 51, 52, 62, 63, 64, 69, 76, 80, 83, 84], "xgdb": [0, 30, 34, 38, 41, 43, 46, 48, 53, 69, 70, 75, 78, 80, 82, 84, 86], "build": [0, 2, 5, 7, 10, 15, 30, 32, 33, 34, 35, 37, 40, 44, 45, 53, 57, 59, 64, 66, 69, 75, 81, 82, 83, 85, 87, 88], "an": [0, 2, 4, 7, 8, 9, 10, 11, 12, 14, 15, 17, 18, 22, 23, 28, 29, 30, 31, 32, 33, 34, 35, 37, 39, 40, 41, 43, 45, 46, 47, 48, 49, 51, 52, 53, 55, 56, 57, 59, 60, 61, 62, 63, 64, 66, 67, 69, 70, 71, 72, 73, 74, 75, 76, 78, 80, 81, 87, 88], "exampl": [0, 2, 4, 5, 8, 11, 12, 17, 18, 19, 23, 26, 27, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 45, 47, 48, 51, 52, 53, 56, 57, 59, 62, 63, 64, 66, 67, 69, 72, 74, 76, 77, 78, 79, 82, 83, 84, 87, 88], "real": [0, 8, 30, 33, 34, 35, 42, 46, 64, 69, 87], "project": [0, 30, 40, 42, 53, 55, 67, 86, 87], "featur": [0, 7, 8, 9, 12, 13, 27, 30, 39, 41, 42, 43, 56, 62, 63, 64, 69, 74, 80, 81, 84], "describ": [0, 8, 10, 11, 17, 18, 22, 27, 30, 33, 34, 38, 40, 41, 42, 49, 50, 51, 58, 62, 63, 67, 74, 77, 78, 79, 82, 85], "platform": [0, 4, 6, 8, 15, 27, 30, 32, 34, 35, 37, 39, 40, 41, 42, 46, 47, 51, 56, 73, 77, 78, 81, 85], "work": [0, 18, 27, 30, 39, 40, 41, 42, 67, 69, 78, 79, 85, 86], "manufactur": [0, 30, 41, 58, 60, 74, 78, 80], "flash": [0, 7, 27, 30, 36, 39, 40, 41, 42, 43, 51, 53, 57, 59, 76, 78, 79, 84, 87, 88], "memori": [0, 7, 8, 10, 16, 17, 20, 22, 25, 27, 30, 36, 39, 40, 41, 42, 43, 50, 51, 52, 55, 56, 57, 59, 62, 63, 64, 76, 78, 80, 85], "safeguard": [0, 30, 78], "ip": [0, 30, 46, 70, 78], "authent": [0, 30, 39, 78], "add": [0, 5, 11, 14, 17, 27, 30, 32, 33, 36, 40, 41, 43, 48, 52, 56, 58, 60, 63, 75, 77, 78, 85, 88], "new": [0, 4, 7, 12, 22, 30, 36, 41, 42, 43, 44, 45, 48, 53, 56, 57, 58, 59, 60, 69, 71, 73, 77, 78, 79, 85, 86, 88], "lpddr": [0, 30, 51, 63, 76, 78, 80, 81], "defin": [0, 7, 9, 11, 14, 16, 18, 20, 27, 30, 33, 37, 40, 41, 42, 47, 48, 50, 51, 55, 56, 57, 59, 62, 63, 71, 73, 75, 77, 78, 80, 85], "how": [0, 7, 10, 11, 29, 30, 32, 34, 35, 36, 42, 43, 50, 51, 56, 62, 63, 67, 69, 76, 77, 78, 79, 81, 83, 84, 86, 88], "argument": [0, 10, 11, 12, 20, 23, 27, 30, 32, 33, 37, 40, 42, 43, 46, 47, 51, 56, 57, 59, 61, 70, 71, 77, 78, 85, 87], "return": [0, 11, 12, 15, 23, 27, 30, 32, 35, 36, 37, 40, 41, 42, 46, 47, 50, 55, 56, 57, 59, 61, 62, 63, 71, 73, 74, 77, 78, 79, 80, 81, 82, 85], "xsim": [0, 30, 33, 36, 38, 40, 42, 43, 49, 53, 75, 78], "understand": [0, 8, 30, 35, 50, 78, 85], "xe": [0, 24, 30, 32, 33, 35, 37, 39, 40, 41, 42, 43, 45, 46, 47, 49, 53, 67, 74, 75, 77, 78, 80, 81, 83, 85, 86, 88], "file": [0, 2, 4, 10, 12, 14, 18, 24, 26, 27, 30, 31, 32, 33, 34, 39, 41, 42, 43, 45, 46, 47, 51, 53, 55, 56, 57, 58, 59, 60, 61, 64, 65, 69, 70, 71, 73, 74, 76, 78, 79, 80, 81, 84, 86, 88], "thei": [0, 8, 11, 22, 27, 29, 30, 31, 33, 35, 37, 42, 43, 48, 50, 52, 56, 59, 62, 63, 64, 67, 69, 71, 73, 74, 75, 77, 78, 85, 86], "load": [0, 11, 25, 30, 32, 35, 36, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 52, 56, 62, 63, 69, 77, 78, 79, 80], "format": [0, 5, 11, 12, 24, 26, 30, 38, 40, 41, 43, 45, 47, 53, 57, 58, 59, 60, 63, 64, 77, 80, 81, 82, 85], "data": [0, 8, 12, 16, 18, 21, 23, 27, 29, 30, 33, 39, 41, 42, 43, 45, 46, 47, 48, 50, 53, 54, 55, 56, 61, 62, 63, 64, 69, 70, 71, 73, 76, 77, 78, 79, 80, 81, 82, 84], "descript": [0, 10, 12, 30, 32, 36, 38, 48, 50, 51, 53, 56, 70, 74, 76, 82], "librari": [0, 2, 7, 9, 20, 27, 30, 39, 40, 43, 48, 53, 55, 56, 57, 59, 60, 61, 64, 65, 67, 69, 74, 77, 80, 85], "xcommon": [0, 5, 7, 30, 31, 53, 66, 87, 88], "cmake": [0, 30, 31, 53, 65, 87, 88], "transit": [0, 7, 30, 53, 72, 76], "older": [0, 30, 41, 53], "architectur": [0, 7, 9, 11, 27, 28, 29, 34, 36, 37, 43, 51, 56, 61, 64, 85], "hardwar": [0, 9, 10, 28, 29, 34, 35, 39, 41, 42, 43, 46, 56, 61, 62, 63, 64, 69, 72, 74, 76, 78, 80, 85], "overview": [0, 9, 36, 42], "The": [0, 2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 17, 18, 22, 23, 25, 26, 27, 28, 31, 32, 33, 34, 35, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 50, 51, 52, 53, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 68, 69, 71, 72, 73, 74, 75, 77, 78, 79, 81, 82, 85, 86, 88], "multicor": [0, 7, 8, 9, 27, 28], "model": [0, 8, 9, 16, 20, 27, 28, 40, 47, 51, 79], "lib_xcor": [0, 7, 9, 15, 28, 37, 53, 54, 61, 64], "xc": [0, 7, 9, 10, 11, 16, 17, 23, 25, 26, 32, 33, 35, 37, 40, 42, 47, 51, 53, 56, 66, 67, 73, 75, 76, 77, 81, 83, 85], "assembli": [0, 7, 9, 16, 27, 40, 76], "index": [0, 11, 23, 42, 43, 50, 51, 56, 57, 85], "xtc": [1, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88], "tool": [1, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 77, 79, 80, 82, 83, 84, 87, 88], "xmo": [1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88], "oper": [2, 4, 7, 8, 9, 10, 12, 22, 27, 29, 32, 39, 40, 41, 42, 47, 53, 54, 55, 56, 62, 63, 74, 77, 79, 80, 85], "setup": [2, 4, 29, 32, 33, 36, 42, 56, 76, 78, 82, 85, 87], "form": [2, 8, 11, 12, 17, 27, 32, 39, 40, 41, 42, 43, 48, 50, 51, 56, 63, 74, 76, 77, 80, 85, 86], "set": [2, 8, 10, 12, 25, 26, 32, 35, 37, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 52, 55, 56, 57, 59, 60, 61, 62, 63, 64, 66, 67, 72, 74, 76, 79, 80, 81, 85, 86, 88], "variabl": [2, 10, 11, 12, 18, 22, 27, 39, 40, 41, 42, 43, 50, 56, 66, 67, 85], "when": [2, 4, 5, 7, 8, 10, 11, 12, 15, 18, 22, 23, 26, 27, 29, 32, 33, 36, 37, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 52, 56, 60, 62, 63, 64, 66, 67, 69, 70, 71, 72, 74, 76, 77, 79, 80, 81, 83, 85, 86], "search": [2, 39, 40, 41, 42, 51, 67, 85, 86], "header": [2, 14, 26, 27, 40, 49, 51, 53, 55, 56, 57, 59, 61, 62, 63, 67, 71, 73, 76, 77, 80, 85], "see": [2, 5, 7, 8, 9, 11, 14, 18, 32, 33, 35, 36, 37, 39, 40, 41, 42, 43, 46, 47, 48, 51, 52, 56, 60, 61, 62, 63, 64, 67, 69, 70, 71, 72, 73, 76, 79, 81, 85, 87], "window": [2, 4, 5, 6, 40, 42, 64, 71, 72, 84, 86], "click": [2, 4, 5, 85, 86], "icon": [2, 4, 86], "open": [2, 4, 8, 12, 27, 33, 39, 42, 56, 57, 59, 62, 63, 77, 80, 85, 86], "menu": [2, 86], "choos": [2, 11, 41, 50, 62, 63, 64, 76, 77, 79, 84], "x": [2, 4, 10, 11, 12, 17, 26, 32, 40, 42, 51, 62, 63, 75, 79, 81], "y": [2, 11, 25, 32, 40, 51, 58], "prompt": [2, 5, 32, 36, 39, 41, 42, 43, 46, 47, 85, 86], "where": [2, 8, 9, 10, 11, 12, 17, 26, 27, 29, 39, 40, 41, 42, 43, 45, 46, 47, 48, 51, 56, 57, 59, 63, 64, 69, 73, 74, 76, 79, 80, 81, 85], "minor": [2, 50, 57, 59, 64], "patch": [2, 10, 57, 59], "all": [2, 4, 6, 7, 8, 10, 11, 12, 15, 17, 18, 22, 27, 29, 33, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 56, 57, 59, 60, 62, 63, 64, 66, 67, 69, 71, 73, 74, 76, 77, 80, 81, 85, 86], "must": [2, 5, 7, 10, 11, 12, 15, 17, 23, 27, 29, 33, 35, 36, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 56, 57, 59, 62, 63, 64, 66, 69, 70, 71, 73, 74, 76, 77, 79, 80, 81, 85, 86, 88], "enter": [2, 27, 29, 39, 47, 77, 80, 85], "linux": [2, 4, 5, 6, 40, 71, 85, 86], "termin": [2, 5, 10, 11, 12, 15, 32, 33, 36, 41, 42, 43, 46, 50, 56, 63, 81, 82, 84, 87], "chang": [2, 4, 10, 11, 12, 27, 29, 33, 39, 40, 42, 43, 50, 53, 56, 62, 63, 69, 77, 80, 85, 86], "directori": [2, 4, 12, 31, 33, 39, 42, 43, 45, 48, 66, 67, 71, 85, 86, 88], "follow": [2, 4, 5, 6, 7, 8, 10, 11, 12, 15, 17, 22, 23, 26, 27, 29, 32, 33, 34, 36, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 52, 55, 56, 57, 59, 64, 65, 66, 67, 70, 73, 74, 76, 77, 79, 80, 81, 83, 85, 86], "sourc": [2, 7, 11, 12, 18, 32, 36, 39, 40, 41, 42, 45, 56, 62, 63, 64, 66, 67, 74, 76, 79, 80, 85, 87], "setenv": 2, "mac": [2, 4, 5, 6, 39, 40, 71, 85, 86], "charact": [2, 10, 11, 20, 22, 25, 39, 48, 52, 71, 85, 86], "illustr": [2, 7, 32, 41, 79, 80, 81, 82, 85], "which": [2, 4, 7, 8, 10, 11, 12, 15, 22, 25, 26, 27, 29, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 45, 46, 47, 48, 51, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 84, 86, 88], "ha": [2, 8, 11, 12, 15, 17, 23, 26, 27, 29, 32, 33, 36, 37, 39, 40, 41, 42, 43, 46, 50, 51, 56, 57, 59, 60, 61, 62, 63, 64, 66, 67, 70, 71, 72, 73, 74, 76, 77, 79, 81, 85, 86], "been": [2, 12, 26, 27, 32, 39, 40, 42, 43, 45, 46, 50, 56, 59, 60, 61, 62, 63, 64, 70, 71, 72, 73, 76, 77, 79, 80, 81, 85, 86], "correctli": [2, 39, 41, 56, 64, 85], "xcc": [2, 11, 12, 16, 18, 20, 27, 31, 32, 33, 35, 36, 37, 38, 42, 43, 45, 48, 53, 56, 66, 67, 69, 73, 75, 76, 77, 79, 81, 82, 83, 85], "help": [2, 8, 14, 39, 40, 41, 42, 43, 44, 45, 46, 47, 80, 82], "type": [2, 8, 12, 14, 16, 21, 22, 23, 27, 32, 33, 36, 40, 41, 42, 45, 48, 51, 56, 57, 59, 61, 62, 63, 71, 73, 74, 76, 79, 85, 86], "print": [2, 7, 10, 12, 15, 33, 35, 39, 40, 41, 42, 43, 46, 47, 48, 56, 69, 71, 76, 77, 80, 84], "some": [2, 4, 8, 11, 27, 29, 36, 39, 40, 41, 42, 43, 48, 56, 60, 64, 66, 69, 74, 76, 77, 82, 83, 85, 86, 88], "text": [2, 10, 12, 33, 41, 42, 43, 51, 82, 86], "summaris": [2, 42], "To": [2, 4, 8, 11, 14, 17, 27, 32, 33, 34, 35, 36, 40, 41, 42, 43, 46, 47, 48, 50, 55, 56, 66, 70, 74, 75, 76, 77, 80, 85, 86], "find": [2, 27, 32, 40, 42, 67], "report": [2, 11, 22, 27, 40, 41, 43, 48, 51, 86], "should": [2, 4, 5, 10, 11, 26, 27, 31, 33, 40, 42, 43, 46, 48, 50, 56, 57, 59, 60, 62, 63, 64, 65, 66, 67, 69, 71, 73, 74, 75, 76, 77, 79, 80, 85, 86, 88], "bug": [2, 80], "individu": [2, 7, 8, 9, 26, 38, 39, 41, 43, 50, 56, 62, 63, 69, 74], "within": [2, 7, 8, 9, 10, 11, 12, 15, 17, 18, 22, 27, 34, 37, 39, 41, 42, 43, 47, 50, 51, 56, 64, 67, 73, 74, 77, 79, 80, 82, 85], "can": [2, 7, 8, 9, 10, 11, 12, 14, 15, 17, 22, 23, 26, 27, 29, 31, 32, 33, 36, 37, 39, 40, 41, 42, 43, 45, 46, 47, 48, 51, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 66, 67, 69, 70, 71, 72, 73, 74, 75, 77, 79, 80, 81, 83, 85, 86, 88], "found": [2, 27, 32, 40, 41, 42, 51, 56, 58, 62, 63, 74, 75, 85], "option": [2, 5, 11, 26, 27, 32, 33, 36, 38, 48, 50, 51, 53, 56, 60, 63, 66, 67, 69, 73, 76, 77, 79, 81, 82, 83, 85, 86, 88], "For": [2, 4, 5, 7, 10, 11, 17, 18, 26, 27, 31, 33, 36, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 52, 56, 57, 59, 60, 61, 63, 64, 66, 68, 71, 72, 73, 74, 77, 80, 85, 86, 87, 88], "specif": [4, 7, 9, 11, 17, 20, 22, 27, 32, 39, 40, 41, 42, 45, 47, 49, 53, 56, 57, 58, 59, 60, 62, 63, 65, 70, 74, 76, 81], "By": [4, 10, 27, 39, 40, 41, 46, 56, 57, 59, 63, 67, 69, 74, 77, 85], "default": [4, 10, 11, 12, 15, 20, 25, 27, 33, 40, 41, 42, 43, 45, 46, 48, 51, 55, 56, 57, 58, 59, 60, 63, 64, 66, 67, 69, 73, 74, 77, 79, 82, 85, 86], "avail": [4, 5, 8, 9, 10, 12, 13, 15, 22, 24, 27, 29, 34, 41, 42, 43, 45, 46, 47, 48, 51, 55, 56, 58, 59, 60, 62, 63, 64, 69, 73, 74, 75, 77, 79], "host": [4, 5, 7, 12, 33, 36, 39, 40, 41, 42, 43, 46, 48, 53, 62, 63, 64, 69, 73, 78, 80, 84, 88], "step": [4, 5, 11, 36, 40, 42, 56, 62, 63, 77, 85, 86, 88], "run": [4, 5, 7, 8, 9, 11, 22, 23, 27, 29, 31, 32, 33, 34, 35, 37, 39, 40, 41, 42, 43, 47, 48, 50, 52, 56, 61, 62, 63, 64, 66, 69, 71, 72, 75, 76, 78, 80, 81, 82, 87, 88], "microsoft": [4, 86, 87], "0": [4, 5, 7, 10, 11, 12, 15, 17, 22, 26, 27, 32, 33, 35, 36, 37, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 52, 55, 56, 57, 59, 60, 61, 62, 63, 70, 71, 73, 74, 75, 76, 77, 79, 80, 81, 82, 83, 84, 86], "ex": [4, 42, 43, 85], "interfac": [4, 8, 10, 11, 12, 16, 21, 22, 25, 26, 27, 33, 36, 41, 43, 46, 56, 57, 59, 62, 63, 64, 72, 73, 74, 79, 85], "guid": [4, 7, 24, 28, 31, 42, 64, 69], "through": [4, 5, 8, 9, 10, 11, 27, 29, 33, 36, 37, 40, 42, 47, 51, 56, 57, 59, 62, 63, 64, 85], "ye": [4, 51, 74, 86], "ask": [4, 5, 13, 42, 86], "allow": [4, 8, 9, 10, 18, 25, 26, 27, 29, 32, 39, 40, 41, 42, 43, 46, 47, 50, 51, 56, 60, 62, 63, 64, 67, 73, 74, 75, 76, 77, 80, 83, 84], "comput": [4, 9, 10, 11, 12, 25, 36, 64, 79, 80, 85], "next": [4, 10, 11, 23, 25, 27, 29, 32, 35, 36, 40, 41, 42, 50, 56, 57, 59, 62, 63, 76, 77, 82, 85, 86], "everi": [4, 8, 10, 32, 33, 41, 42, 43, 45, 48, 62, 63, 67, 70, 73], "page": [4, 38, 41, 42, 51, 64, 76, 77, 78, 86], "uncompress": 4, "archiv": [4, 40, 41], "chosen": [4, 9, 56, 71, 74, 85], "below": [4, 8, 10, 11, 12, 15, 22, 23, 35, 37, 40, 41, 51, 52, 57, 59, 60, 63, 67, 72, 74, 76, 77, 79, 81, 85, 86, 88], "home": [4, 42], "tar": 4, "xf": 4, "tgz": 4, "In": [4, 10, 11, 14, 22, 25, 26, 27, 29, 32, 35, 36, 37, 40, 41, 42, 43, 50, 51, 56, 57, 59, 60, 62, 63, 64, 67, 69, 70, 72, 73, 74, 76, 77, 79, 80, 81, 82, 83, 85, 86], "locat": [4, 11, 17, 22, 27, 32, 40, 42, 51, 55, 57, 59, 62, 63, 74, 76, 77, 79, 85], "henceforth": 4, "known": [4, 11, 27, 42, 43, 53, 56, 57, 62, 63, 79, 85], "doubl": [4, 11, 12, 25, 27, 39, 73], "drag": [4, 33], "applic": [4, 5, 7, 8, 9, 10, 11, 12, 15, 16, 18, 21, 22, 25, 27, 29, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 46, 47, 53, 55, 56, 59, 63, 65, 66, 68, 69, 73, 74, 75, 76, 77, 78, 82, 83, 85, 86], "folder": [4, 5, 40, 65, 67, 86], "unmount": 4, "after": [4, 10, 17, 27, 33, 40, 41, 42, 43, 46, 50, 56, 57, 59, 62, 63, 64, 77, 80, 85, 86], "board": [4, 7, 36, 39, 40, 42, 47, 77, 78, 79, 80, 85], "over": [4, 8, 26, 27, 33, 41, 42, 48, 51, 56, 57, 59, 62, 63, 64, 69, 71, 73, 74, 76, 77, 80, 85, 86], "via": [4, 11, 26, 29, 32, 33, 36, 37, 40, 41, 42, 43, 46, 50, 51, 63, 64, 71, 76, 77, 80, 81, 84], "adapt": [4, 7, 36, 39, 41, 42, 43, 46, 53, 77, 80, 85, 88], "extern": [4, 8, 10, 12, 15, 18, 22, 26, 27, 29, 32, 35, 36, 37, 39, 40, 41, 51, 56, 62, 63, 76, 77, 78, 80, 81, 85], "connect": [4, 8, 22, 26, 27, 29, 32, 33, 36, 39, 41, 46, 47, 51, 57, 59, 62, 63, 64, 69, 70, 71, 73, 74, 77, 79, 80, 85, 88], "xsy": [4, 36, 85], "xsys2": [4, 36, 85], "connector": [4, 36, 85], "includ": [4, 10, 12, 15, 27, 32, 33, 35, 36, 37, 39, 40, 41, 42, 43, 47, 48, 50, 55, 56, 58, 60, 61, 64, 66, 67, 73, 74, 75, 76, 77, 79, 81, 82, 85], "integr": [4, 7, 40, 41, 69, 87], "adaptor": [4, 36], "normal": [4, 10, 11, 31, 32, 36, 40, 42, 56, 62, 63, 64, 66, 82, 85, 86], "activ": [4, 8, 9, 11, 37, 42, 52, 56, 62, 63, 80, 85, 86], "part": [4, 8, 9, 11, 12, 22, 40, 42, 43, 48, 56, 57, 58, 59, 60, 62, 63, 74, 82, 85], "process": [4, 7, 8, 12, 32, 39, 40, 41, 42, 43, 46, 50, 56, 62, 63, 64, 70, 77, 85, 86], "howev": [4, 8, 10, 18, 22, 27, 33, 35, 36, 48, 55, 56, 66, 75, 80, 85], "them": [4, 8, 27, 34, 40, 42, 43, 45, 56, 57, 59, 62, 63, 64, 69, 75, 85], "user": [4, 31, 36, 41, 42, 43, 47, 50, 53, 55, 56, 62, 63, 64, 65, 67, 69, 71, 73, 75, 78, 80, 84, 86], "addit": [4, 10, 11, 12, 25, 27, 32, 39, 41, 42, 50, 51, 56, 64, 67, 73, 74, 76, 80, 85, 86, 88], "root": [4, 11, 40, 41, 48, 56, 71, 85], "need": [4, 18, 27, 29, 33, 34, 36, 37, 41, 42, 43, 56, 57, 59, 60, 63, 66, 67, 69, 70, 74, 81, 85, 86, 88], "like": [4, 9, 15, 27, 29, 32, 33, 35, 37, 40, 41, 42, 43, 46, 56, 66, 69], "onli": [4, 10, 11, 12, 18, 23, 27, 29, 32, 35, 39, 40, 41, 42, 43, 46, 47, 48, 51, 56, 62, 63, 64, 66, 67, 69, 70, 71, 73, 75, 76, 79, 82, 85], "onc": [4, 8, 9, 10, 11, 27, 39, 40, 41, 42, 43, 46, 48, 56, 57, 59, 62, 63, 73, 77, 80, 81, 85], "given": [4, 8, 9, 10, 11, 12, 26, 27, 33, 39, 40, 42, 45, 47, 50, 51, 56, 57, 59, 67, 71, 72, 79], "develop": [4, 9, 24, 32, 36, 46, 47, 64, 65, 67, 68, 69, 77, 78, 79, 85, 87], "machin": [4, 8, 11, 18, 40, 42, 43, 47, 48, 62, 63, 72, 73, 86, 88], "script": [4, 34, 39, 40, 41, 64, 82, 85], "sudo": 4, "setup_xmos_devic": 4, "sh": 4, "elev": 4, "privileg": 4, "associ": [4, 10, 11, 12, 23, 43, 47, 48, 51, 56, 74, 79, 81, 85, 88], "account": [4, 10, 39], "reconnect": 4, "current": [4, 10, 11, 12, 23, 27, 32, 33, 36, 39, 40, 42, 43, 45, 48, 50, 51, 56, 57, 59, 61, 62, 63, 64, 67, 71, 74, 85, 86], "appli": [4, 11, 23, 39, 40, 42, 52, 56, 63, 73, 79], "same": [4, 8, 9, 10, 11, 12, 15, 17, 18, 22, 26, 27, 33, 36, 40, 41, 42, 43, 45, 47, 48, 51, 56, 60, 62, 63, 64, 66, 67, 74, 77, 79, 80, 81, 85], "check_xmos_devic": 4, "As": [4, 8, 9, 10, 27, 33, 39, 48, 56, 74, 79], "shown": [4, 10, 23, 27, 32, 35, 48, 50, 52, 57, 59, 64, 67, 72, 74, 76, 77, 79, 81, 85, 86, 88], "nativ": [4, 12, 25, 53, 54, 72], "o": [4, 7, 11, 12, 26, 28, 39, 40, 41, 42, 45, 47, 62, 63, 69, 72, 73, 77, 80, 81, 85], "necessari": [4, 27, 35, 41, 42, 43, 56, 73, 85, 86], "ensur": [4, 5, 10, 17, 25, 26, 27, 39, 41, 42, 56, 64, 69, 74, 77, 80, 85, 86, 88], "power": [4, 11, 32, 36, 41, 45, 57, 59, 62, 63, 74, 77, 85], "xrun": [4, 32, 33, 35, 36, 37, 38, 39, 40, 41, 43, 48, 53, 69, 75, 78, 82, 83, 84, 86, 87], "l": [4, 11, 15, 39, 40, 41, 42, 46, 51, 52, 56, 63, 77, 80, 85], "list": [4, 8, 11, 12, 17, 22, 27, 39, 40, 41, 42, 43, 45, 46, 50, 53, 54, 56, 62, 63, 64, 66, 67, 77, 80, 82, 86, 88], "first": [4, 8, 10, 11, 12, 15, 22, 23, 26, 27, 36, 39, 40, 41, 42, 45, 51, 52, 56, 57, 59, 62, 63, 66, 73, 77, 80, 81, 82, 85], "time": [4, 7, 8, 10, 11, 12, 15, 22, 23, 27, 29, 33, 37, 40, 41, 42, 43, 46, 47, 48, 50, 55, 56, 62, 63, 64, 69, 71, 73, 74, 77, 80, 85, 86], "issu": [4, 11, 18, 32, 41, 43, 45, 51, 52, 53, 57, 59, 62, 63, 74, 83, 85], "take": [4, 8, 10, 14, 26, 27, 29, 37, 40, 42, 50, 55, 56, 62, 63, 64, 71, 73, 74, 85], "sever": [4, 8, 29, 40, 42, 43, 48, 66, 67, 85], "second": [4, 8, 11, 12, 13, 15, 27, 39, 41, 43, 45, 62, 63, 72, 74, 80, 81, 85, 86], "firmwar": [4, 7, 43, 77, 85], "expect": [4, 23, 27, 28, 32, 34, 37, 40, 41, 56, 59, 60, 69, 83, 85], "result": [4, 11, 12, 17, 22, 26, 32, 33, 37, 39, 40, 41, 42, 43, 48, 55, 56, 64, 66, 74, 75, 81, 83, 85], "id": [4, 11, 17, 39, 41, 42, 43, 45, 46, 47, 48, 50, 51, 52, 53, 56, 57, 59, 61, 62, 63, 70, 71, 73, 76, 77, 78, 79, 80, 85, 87, 88], "wff": [4, 46], "g58j": [4, 46], "xs3a": [4, 43, 46, 85], "If": [4, 10, 11, 12, 17, 18, 22, 23, 26, 27, 29, 33, 36, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 55, 56, 57, 59, 60, 61, 62, 63, 67, 69, 70, 72, 73, 74, 75, 76, 77, 80, 81, 82, 85, 86, 88], "column": [4, 11, 39, 43], "none": [4, 11, 17, 40, 42, 43, 48, 51, 56, 63, 74], "mean": [4, 8, 11, 12, 22, 25, 26, 27, 29, 32, 39, 41, 42, 43, 44, 50, 52, 56, 57, 59, 62, 63], "itself": [4, 12, 33, 36, 42, 43, 50, 64, 67, 69], "cannot": [4, 11, 12, 15, 22, 27, 31, 39, 43, 51, 56, 65, 69, 74, 77, 80, 85], "gain": [4, 39, 80, 83, 85], "well": [4, 8, 9, 27, 33, 42], "made": [4, 8, 11, 12, 22, 33, 43, 56, 62, 63, 67, 70, 71, 72, 85, 86], "certain": [5, 8, 11, 14, 36, 40, 41, 42, 79, 85, 86], "select": [5, 10, 11, 20, 23, 26, 27, 32, 40, 41, 42, 46, 51, 62, 63, 77, 78, 80, 85, 86], "minimum": [5, 10, 12, 41, 51, 56, 64, 74, 85], "21": [5, 12, 26, 37, 56, 74, 83], "binari": [5, 10, 11, 12, 16, 21, 22, 25, 27, 39, 41, 42, 45, 47, 49, 51, 53, 65, 67, 80, 82, 86, 87, 88], "ad": [5, 11, 12, 27, 33, 40, 45, 50, 56, 57, 59, 63, 66, 77, 82], "path": [5, 8, 12, 39, 40, 41, 42, 43, 51, 67, 85, 88], "so": [5, 8, 18, 26, 27, 32, 39, 40, 42, 43, 55, 56, 61, 63, 64, 67, 69, 71, 73, 74, 75, 77, 80, 81, 85], "consol": [5, 7, 36, 85], "On": [5, 26, 27, 32, 39, 42, 47, 56, 61, 62, 63, 64, 74, 85, 86], "whether": [5, 8, 10, 12, 22, 40, 42, 56, 61, 62, 63, 64, 71, 74, 85, 86], "done": [5, 36, 39, 40, 46, 50, 56, 64, 79, 81, 86, 88], "25": [5, 12, 26, 39, 41, 43, 46, 74], "also": [5, 10, 25, 27, 33, 34, 36, 37, 39, 40, 41, 42, 43, 45, 46, 47, 48, 56, 57, 59, 60, 62, 63, 67, 69, 70, 73, 74, 77, 79, 85], "visualstudio": [5, 87], "v1": 5, "89": 5, "earliest": 5, "box": [5, 86], "appl": [5, 6], "typic": [5, 8, 29, 39, 42, 50, 57, 59, 60, 74, 76, 77, 80, 81, 85, 86, 88], "under": [5, 8, 12, 18, 31, 33, 39, 41, 51, 56, 62, 63, 64, 79, 80, 85, 86], "visual": [5, 39, 71, 86], "studio": [5, 86], "app": [5, 47, 63, 86], "deb": 5, "packag": [5, 8, 26, 27, 36, 37, 45, 47, 49, 53, 64, 78, 79, 82, 85], "apt": 5, "further": [5, 7, 11, 27, 32, 35, 39, 41, 42, 45, 46, 50, 52, 56, 58, 63, 64, 73, 76, 80, 85], "remaind": [5, 11, 40, 63, 87], "detail": [5, 7, 9, 11, 27, 39, 41, 46, 47, 48, 50, 51, 52, 53, 54, 58, 63, 67, 74, 76, 79, 84, 85, 87], "doc": [5, 87], "getstart": [5, 87], "userinterfac": [5, 87], "fulli": [6, 7, 23, 32, 40, 43, 48, 56, 77, 79, 81], "valid": [6, 12, 26, 39, 41, 43, 50, 51, 56, 61, 62, 63, 71, 77, 80], "10": [6, 10, 12, 13, 26, 33, 37, 41, 57, 59, 62, 63, 72, 74, 79, 81, 82, 83], "pro": 6, "11": [6, 11, 12, 22, 26, 41, 59, 62, 63, 74, 81, 82, 85], "ubuntu": [6, 72], "20": [6, 11, 12, 26, 39, 41, 72, 74, 81, 85], "04": [6, 72], "lt": 6, "22": [6, 26, 72, 74], "maco": 6, "13": [6, 7, 26, 41, 63, 74, 81, 82], "ventura": 6, "intel": [6, 72], "processor": [6, 7, 8, 9, 11, 12, 35, 36, 42, 43, 47, 56, 61, 76, 77], "14": [6, 12, 26, 41, 63, 64, 74, 81], "sonoma": 6, "m": [6, 10, 11, 13, 27, 43, 51, 52], "seri": [6, 64, 72, 83, 85], "welcom": 7, "standard": [7, 10, 12, 20, 25, 27, 33, 40, 41, 47, 51, 55, 56, 64, 68, 80, 85], "compliant": [7, 74], "compil": [7, 10, 17, 18, 22, 23, 25, 27, 33, 40, 42, 43, 47, 48, 50, 64, 66, 67, 69, 70, 73, 76, 77, 78, 80, 86], "languag": [7, 8, 9, 10, 12, 16, 20, 22, 25, 32, 35, 36, 40, 53, 56, 68, 71, 75, 76, 79, 85], "assembl": [7, 10, 11, 17, 27, 40], "linker": [7, 11, 14, 18, 40], "simul": [7, 34, 40, 42, 43, 47, 78], "symbol": [7, 12, 19, 27, 40, 42, 45, 50, 51, 52, 62, 63, 74, 76, 81, 85, 86], "debugg": [7, 33, 36, 42, 43, 46, 47, 62, 63, 82, 85], "loader": [7, 41, 50, 60, 78, 80], "runtim": [7, 9, 11, 15, 27, 39, 40, 56, 59, 74, 80, 81, 85], "instrument": 7, "trace": [7, 33, 40, 43, 49, 51, 53, 69, 72, 83, 85], "secur": [7, 55, 62, 63, 78], "deploy": [7, 74, 85], "depend": [7, 8, 12, 15, 22, 26, 31, 40, 41, 48, 50, 51, 56, 61, 62, 63, 65, 67, 68, 69, 74, 86], "manag": [7, 27, 31, 63, 64, 68, 77, 81, 85, 86, 87], "suit": [7, 75, 85], "multi": [7, 8, 22, 32, 34, 40, 42, 50, 64, 73, 75, 80, 82], "core": [7, 9, 27, 29, 32, 33, 42, 45, 46, 47, 52, 56, 61, 62, 63, 64, 72, 73, 79, 81, 82, 85], "offer": [7, 69], "task": [7, 8, 14, 20, 27, 28, 37, 47, 56, 64, 85, 88], "base": [7, 8, 11, 12, 27, 28, 31, 40, 43, 46, 52, 56, 57, 59, 62, 63, 68, 71, 74, 76, 77, 78, 79, 81, 84, 86, 87, 88], "parallel": [7, 8, 10, 11, 20, 28, 32, 40, 50, 64, 81], "accur": [7, 36, 47, 56], "safe": [7, 18, 42, 56, 57, 59, 80], "compon": [7, 26, 35, 41, 43, 47], "function": [7, 11, 14, 17, 18, 19, 20, 22, 23, 29, 32, 33, 35, 37, 39, 40, 41, 42, 47, 48, 51, 52, 53, 54, 55, 56, 61, 63, 64, 65, 68, 69, 71, 72, 73, 74, 75, 77, 79, 81, 84], "gener": [7, 8, 10, 11, 15, 18, 23, 27, 29, 39, 40, 41, 45, 49, 53, 54, 56, 62, 63, 64, 65, 73, 74, 76, 78, 80, 82, 83, 86, 87], "ai": [7, 27, 35, 36, 39, 50, 51, 52, 55, 64, 76, 79, 81, 85], "200": [7, 11, 32, 33, 36, 39, 55, 64, 75, 76, 82, 83, 85], "evalu": [7, 10, 11, 22, 27, 36, 42, 56, 85], "xk": [7, 35, 36, 37, 76, 79], "evk": [7, 35, 36, 37, 76, 79], "xu316": [7, 35, 36, 37, 51, 76, 79], "explor": [7, 9, 27, 32, 33, 35, 36, 75, 76, 81, 82, 83, 85, 86], "built": [7, 31, 32, 36, 40, 41, 42, 43, 45, 47, 52, 60, 64, 65, 66, 73, 78, 85, 86, 88], "deploi": [7, 15, 34, 35, 64, 85], "modif": [7, 12, 33, 39], "definit": [7, 10, 11, 14, 23, 33, 40, 48, 51, 53, 54, 56, 61, 67, 73, 79], "particularli": [7, 9, 33, 39, 41, 42, 75, 77, 86], "migrat": [7, 15, 53], "xmake": [7, 38, 53, 65], "unchang": 7, "compar": [7, 18, 40, 56, 85], "lib": [7, 40, 66, 71, 85], "give": [7, 10, 26, 29, 40, 42, 43, 56, 79], "mechan": [7, 33, 39, 40, 41, 42, 43, 48, 73, 75, 77, 85], "resourc": [7, 12, 15, 17, 22, 23, 27, 29, 32, 40, 42, 47, 52, 56, 62, 63, 64, 80], "port": [7, 8, 11, 14, 16, 20, 21, 22, 25, 28, 40, 41, 42, 43, 44, 46, 47, 55, 57, 59, 65, 70, 71, 76, 77, 80, 84], "timer": [7, 8, 10, 14, 20, 22, 25, 28, 43, 56, 62, 63, 76], "channel": [7, 8, 10, 20, 25, 26, 28, 32, 33, 34, 35, 40, 42, 43, 48, 51, 61, 62, 63, 64, 85], "end": [7, 8, 10, 11, 12, 25, 27, 29, 32, 33, 37, 39, 41, 43, 47, 50, 51, 56, 62, 63, 66, 76, 80, 85], "exist": [7, 8, 11, 12, 26, 39, 43, 45, 50, 53, 57, 59, 62, 63, 67, 79, 88], "construct": [7, 26, 27, 39, 40, 56, 74], "NOT": 7, "becaus": [7, 27, 31, 42, 43, 61, 64, 75, 79, 81, 82, 85], "do": [7, 10, 11, 12, 23, 27, 31, 39, 40, 41, 42, 43, 51, 56, 63, 64, 69, 74, 79, 80, 85, 86], "co": [7, 62, 63], "along": [7, 64, 66, 72, 79, 85], "materi": [7, 80], "each": [7, 8, 9, 10, 11, 12, 17, 27, 29, 32, 33, 35, 36, 37, 39, 40, 41, 42, 43, 46, 47, 48, 50, 51, 52, 55, 56, 57, 58, 59, 62, 63, 64, 67, 72, 73, 74, 76, 77, 79, 80, 81, 82, 83, 85, 86, 88], "write": [7, 10, 11, 12, 17, 31, 33, 39, 40, 41, 42, 43, 45, 47, 48, 55, 56, 57, 59, 60, 61, 62, 63, 64, 69, 71, 73, 78, 79, 80, 81, 85, 86], "high": [7, 8, 13, 33, 40, 56, 63, 69, 73, 74, 85], "level": [7, 8, 22, 23, 27, 29, 35, 37, 39, 40, 41, 42, 43, 47, 48, 51, 56, 61, 62, 63, 66, 67, 73, 74, 77, 78, 80, 85, 86, 88], "xs3": [7, 51, 53, 54, 56, 61, 76, 79], "xs2": [7, 53, 54, 56, 61, 76], "xconnect": [7, 8, 37, 51, 76, 80, 84], "hoar": 7, "r": [7, 11, 12, 17, 40, 62, 63, 71, 74, 79, 85], "2004": 7, "1985": 7, "sequenti": [7, 50, 64], "prentic": [7, 13], "hall": [7, 13], "intern": [7, 12, 13, 18, 37, 39, 43, 55, 63, 71, 76, 79, 85], "isbn": [7, 13], "978": 7, "153271": 7, "7": [7, 11, 12, 22, 26, 37, 41, 42, 51, 52, 62, 63, 72, 76, 79, 81, 82, 83], "term": [7, 27, 56, 63, 67], "desktop": 7, "laptop": [7, 72], "suppli": [7, 36, 40, 41, 42, 43, 46, 47, 51, 64, 70, 71, 73, 76, 77, 78, 84, 88], "launch": [7, 27, 36, 46, 47, 56, 84, 86, 87], "shell": [7, 43, 86], "One": [7, 27, 33, 43, 47, 55, 56, 63, 66, 74, 85], "more": [7, 8, 9, 10, 11, 12, 18, 27, 29, 31, 32, 33, 35, 37, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 56, 63, 67, 69, 70, 73, 74, 76, 77, 79, 81, 85], "circuit": [7, 85], "popul": [7, 56, 74, 85], "rais": [7, 8, 11, 12, 27, 29, 56, 61, 62, 63, 75], "ticket": 7, "Be": [7, 39, 41], "sure": [7, 36, 56, 64], "microprocessor": 8, "enabl": [8, 11, 15, 17, 23, 25, 26, 27, 33, 39, 40, 41, 42, 43, 46, 47, 48, 52, 55, 56, 58, 60, 62, 63, 67, 69, 70, 73, 78, 79, 81, 85], "highli": [8, 56, 85], "flexibl": [8, 9, 27], "respons": [8, 27, 29, 41, 57, 59, 74, 85, 86], "whilst": [8, 27, 33, 56], "deliv": [8, 46, 86], "perform": [8, 9, 10, 11, 12, 23, 25, 27, 33, 39, 40, 41, 43, 46, 53, 55, 56, 60, 61, 64, 69, 74, 78, 79, 80, 81, 85, 86], "mani": [8, 12, 25, 27, 29, 40, 42, 43, 50, 64, 74, 77, 79], "simpl": [8, 11, 27, 31, 36, 40, 42, 86], "concurr": [8, 64], "interconnect": [8, 37, 50, 62, 63], "separ": [8, 11, 17, 27, 33, 34, 37, 39, 40, 41, 42, 48, 56, 66, 67, 74, 81, 85], "physic": [8, 11, 26, 33, 39, 41, 51, 56, 63, 69, 76, 85], "seamlessli": 8, "utilis": [8, 9, 27, 56, 64], "effect": [8, 12, 15, 17, 22, 23, 27, 29, 39, 40, 41, 50, 56, 62, 63, 74], "purpos": [8, 33, 43, 48, 63, 73, 80], "facilit": [8, 62, 63], "scale": [8, 11, 63], "order": [8, 11, 15, 23, 39, 40, 41, 42, 43, 46, 48, 50, 51, 56, 62, 63, 70, 74], "low": [8, 39, 43, 56, 61, 62, 63, 74, 85], "latenc": [8, 72], "complet": [8, 12, 33, 39, 41, 42, 43, 51, 55, 56, 57, 59, 62, 63, 70, 77, 80, 81, 82], "network": [8, 11, 27, 29, 40, 41, 49, 53, 56, 61, 62, 63, 64, 78], "up": [8, 10, 12, 27, 36, 37, 41, 42, 43, 56, 62, 63, 67, 69, 71, 72, 74, 81, 85, 86, 88], "one": [8, 10, 11, 12, 14, 17, 18, 27, 29, 33, 36, 39, 40, 41, 42, 43, 46, 47, 50, 51, 56, 57, 59, 62, 63, 64, 66, 67, 70, 71, 74, 76, 79, 80, 81, 82, 85], "speed": [8, 39, 40, 41, 43, 46, 51, 60, 62, 63, 69, 72, 73, 74, 85], "assist": [8, 15, 41, 56, 81], "contain": [8, 10, 11, 12, 14, 23, 27, 36, 40, 41, 42, 43, 45, 47, 50, 51, 52, 55, 56, 61, 62, 63, 64, 66, 67, 71, 73, 74, 76, 77, 80, 81, 82, 86, 88], "plu": [8, 27, 63, 85], "clock": [8, 9, 11, 12, 22, 27, 36, 39, 40, 41, 43, 46, 47, 51, 52, 57, 59, 60, 62, 63, 78, 85], "varieti": [8, 27], "thread": [8, 10, 27, 32, 36, 43, 46, 62, 63, 69, 85], "share": [8, 9, 26, 32, 42, 62, 63, 64, 71, 85], "own": [8, 27, 29, 42, 56, 64, 80, 85], "independ": [8, 32, 35, 41, 42, 43, 63, 81, 85], "There": [8, 11, 12, 27, 33, 50, 56, 62, 63, 64, 74, 79, 85, 86], "anoth": [8, 10, 11, 17, 23, 27, 29, 33, 35, 40, 47, 51, 56, 57, 59, 62, 63, 79, 81, 82, 85], "chanend": [8, 14, 15, 23, 25, 27, 29, 32, 37, 42, 43, 73, 76, 77, 85], "commic": 8, "timestamp": [8, 11, 27, 33, 48, 56, 69, 71, 73, 85], "facil": [8, 12, 27, 41, 64, 75], "wait": [8, 11, 23, 27, 29, 36, 41, 43, 46, 50, 52, 56, 57, 59, 61, 62, 63, 64, 70, 71, 73, 74, 77, 82, 85, 86], "period": [8, 11, 27, 43, 56, 63, 85], "block": [8, 11, 12, 19, 27, 29, 39, 40, 41, 43, 47, 48, 55, 56, 57, 59, 62, 63, 70, 72, 73, 85], "gpio": [8, 29], "xlink": [8, 33, 37, 46, 51, 62, 63, 69, 85], "two": [8, 10, 11, 26, 27, 29, 32, 35, 37, 39, 40, 46, 47, 51, 55, 56, 62, 63, 66, 69, 72, 74, 77, 78, 79, 80, 81, 82, 85], "subsystem": 8, "divid": [8, 11, 22, 26, 39, 40, 41, 43, 46, 51, 56, 62, 63, 76, 78, 79, 85], "eight": [8, 39, 52, 62, 63, 81], "execut": [8, 10, 11, 12, 23, 28, 32, 34, 35, 37, 39, 40, 41, 42, 45, 46, 47, 48, 49, 52, 53, 56, 62, 63, 67, 69, 71, 73, 77, 78, 79, 80, 81, 83, 85], "pipelin": 8, "five": 8, "stage": [8, 11, 33, 40, 41, 48, 50, 51, 67, 77, 80], "cycl": [8, 9, 36, 41, 47, 51, 52, 56, 60, 62, 63, 76, 77, 85], "almost": [8, 33], "straight": [8, 63], "forward": [8, 37, 40, 42, 62, 63, 69, 85], "calcul": [8, 10, 15, 28, 50, 56], "durat": [8, 27, 41], "sequenc": [8, 10, 11, 12, 17, 36, 40, 41, 42, 56, 62, 63, 74, 85], "stagger": 8, "differ": [8, 11, 14, 18, 26, 27, 32, 39, 41, 42, 43, 47, 48, 56, 62, 63, 66, 74, 77, 80, 85], "These": [8, 9, 11, 26, 27, 40, 41, 42, 43, 48, 55, 56, 57, 59, 61, 62, 63, 64, 70, 71, 74, 76, 77, 81, 82, 85, 88], "get": [8, 11, 17, 32, 42, 43, 48, 56, 61, 69, 71, 73], "fifth": [8, 60], "mip": 8, "per": [8, 15, 18, 37, 39, 42, 43, 44, 50, 56, 63, 64, 74, 79, 82], "entir": [8, 27, 32, 36, 39, 41, 56, 73, 81, 85], "than": [8, 11, 12, 18, 27, 33, 39, 40, 41, 42, 46, 48, 51, 56, 63, 67, 74, 77, 79, 81, 83, 85], "rel": [8, 11, 42, 67, 85], "rate": [8, 53, 63, 69, 74, 85], "drop": [8, 69, 72, 73, 85, 86], "schedul": [8, 42], "round": [8, 12, 27, 41, 46, 56], "robin": [8, 56], "alloc": [8, 10, 11, 12, 17, 18, 22, 23, 27, 33, 37, 40, 41, 42, 43, 56, 64, 71, 73, 75, 85], "slice": 8, "put": [8, 11, 15, 40, 42, 56, 73, 85], "paus": [8, 27, 29, 42, 46, 52, 56, 62, 63, 85], "state": [8, 11, 12, 23, 27, 29, 40, 41, 42, 43, 46, 47, 48, 52, 56, 57, 59, 61, 73], "satisfi": [8, 10, 11, 40, 56, 81], "specifi": [8, 10, 11, 12, 17, 18, 22, 23, 25, 27, 33, 35, 39, 40, 41, 42, 43, 46, 47, 48, 50, 51, 56, 57, 59, 61, 62, 63, 64, 66, 67, 69, 73, 74, 76, 77, 79, 80, 82, 83, 84, 87], "condit": [8, 11, 18, 22, 23, 27, 29, 40, 42, 43, 56, 62, 63, 67, 79, 84], "reach": [8, 27, 42, 47, 56, 62, 63, 72, 85], "valu": [8, 11, 12, 14, 15, 17, 22, 26, 27, 29, 33, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 52, 56, 57, 59, 60, 61, 62, 63, 64, 67, 69, 71, 73, 74, 75, 76, 77, 79, 80, 81, 85], "remov": [8, 10, 11, 12, 17, 39, 40, 45, 50, 60, 62, 63, 64, 74, 79], "back": [8, 10, 39, 41, 56, 79, 81, 85, 86], "exact": [8, 69], "number": [8, 10, 11, 12, 17, 22, 23, 26, 27, 29, 32, 33, 39, 40, 41, 42, 43, 46, 47, 48, 50, 51, 52, 56, 57, 58, 59, 60, 61, 62, 63, 64, 70, 71, 73, 76, 77, 78, 79, 80, 82, 84], "vari": [8, 27, 56, 85], "peripher": [8, 9, 27, 51, 62, 63], "acceler": [8, 9, 33, 62, 65, 68], "effici": [8, 18, 25, 33, 56, 85], "higher": [8, 23, 42, 56, 62, 63, 74, 85], "e": [8, 11, 27, 40, 48, 52, 56, 62, 63, 69, 71, 73], "g": [8, 10, 27, 32, 36, 40, 45, 48, 56, 62, 63, 69, 71, 85, 86], "uart": [8, 40, 47], "later": [8, 23, 27, 36, 39, 41, 48, 56, 69, 73, 76, 80, 85, 86], "section": [8, 12, 15, 19, 22, 27, 36, 38, 41, 42, 43, 45, 47, 49, 50, 53, 63, 64, 70, 74, 76, 77, 79, 80, 81, 82, 83, 84, 85, 86], "due": [8, 23, 27, 33, 39, 40, 41, 52, 57, 59, 64, 77, 85, 86], "divers": 8, "natur": [8, 11, 12, 25, 42, 56], "somewhat": 8, "most": [8, 27, 32, 33, 35, 39, 40, 41, 42, 43, 46, 51, 55, 56, 62, 63, 64, 71, 72, 73, 74], "trait": 8, "maintain": [8, 10, 11, 41, 64], "longer": [8, 11, 27, 56, 57, 59, 64, 69, 73], "input": [8, 11, 12, 17, 22, 26, 27, 40, 41, 47, 51, 56, 57, 59, 62, 63, 76, 79], "output": [8, 10, 11, 12, 17, 22, 26, 27, 33, 35, 36, 39, 40, 41, 42, 43, 45, 46, 47, 48, 49, 51, 53, 56, 57, 59, 62, 63, 64, 67, 69, 73, 77, 79, 82, 83, 86], "read": [8, 10, 11, 12, 15, 27, 39, 41, 42, 43, 47, 55, 56, 57, 59, 61, 62, 63, 69, 78, 79, 80, 81, 85], "group": [8, 10, 15, 17, 48, 56, 62, 63, 73], "pin": [8, 16, 21, 22, 27, 29, 39, 41, 47, 51, 56, 62, 63, 76, 77, 85], "event": [8, 9, 17, 20, 23, 28, 42, 48, 52, 55, 56, 62, 63, 64, 73, 80, 85], "occur": [8, 11, 12, 22, 27, 29, 40, 42, 56, 57, 59, 77, 79, 85, 86], "indic": [8, 11, 12, 17, 23, 27, 32, 39, 41, 43, 50, 55, 57, 59, 60, 62, 63, 70, 79, 81, 85], "wake": 8, "trigger": [8, 27, 29, 43, 62, 63, 71, 74, 81, 85], "programm": [8, 15, 41, 55, 64, 79, 80], "though": [8, 27, 29, 41, 56, 80], "common": [8, 14, 27, 42, 46, 50, 53, 55, 66, 67], "attach": [8, 27, 36, 40, 41, 42, 43, 46, 48, 51, 56, 62, 63, 64, 69, 70, 74], "automat": [8, 27, 29, 37, 41, 42, 43, 48, 51, 56, 60, 61, 65, 70, 71, 73, 74, 82, 85, 86], "shift": [8, 11, 12, 56, 62, 63], "out": [8, 11, 12, 18, 22, 23, 26, 39, 40, 42, 43, 51, 55, 56, 57, 59, 61, 63, 77, 80, 85, 86], "fix": [8, 11, 27, 62, 63, 79], "map": [8, 11, 16, 21, 22, 27, 39, 40, 42, 51, 55, 63, 74], "explicitli": [8, 10, 22, 39, 40, 56, 57, 59, 65, 76, 85], "rather": [8, 39, 42, 48, 63], "width": [8, 11, 22, 25, 26, 27, 43, 56, 62, 63], "1": [8, 10, 11, 12, 15, 17, 22, 26, 27, 32, 33, 35, 36, 37, 39, 40, 41, 42, 43, 46, 47, 48, 50, 51, 52, 55, 56, 57, 59, 61, 62, 63, 67, 72, 73, 74, 75, 76, 77, 78, 82, 83, 85, 86], "4": [8, 10, 11, 12, 15, 22, 26, 36, 37, 41, 42, 43, 48, 50, 51, 52, 53, 56, 59, 62, 63, 69, 76, 79, 81, 82, 83, 85], "8": [8, 11, 22, 25, 26, 37, 41, 42, 43, 48, 50, 51, 52, 56, 57, 59, 62, 63, 72, 74, 76, 79, 81, 82, 83, 85], "16": [8, 11, 25, 26, 27, 32, 41, 42, 56, 59, 62, 63, 74, 81], "32": [8, 10, 11, 16, 21, 25, 26, 39, 40, 41, 48, 50, 56, 59, 63, 74, 77, 79, 81], "bit": [8, 10, 11, 12, 16, 21, 22, 25, 26, 27, 40, 41, 43, 48, 50, 52, 55, 56, 57, 59, 60, 62, 63, 77, 78, 80, 82], "control": [8, 11, 12, 18, 23, 27, 29, 32, 33, 40, 42, 43, 46, 47, 51, 56, 62, 63, 67, 69, 79, 80, 82, 85], "driven": [8, 26, 56, 79], "measur": [8, 27, 48, 56, 63, 71], "futur": [8, 27, 56, 77], "veri": [8, 27, 32, 33, 42, 56, 64, 69, 79, 85], "precis": [8, 11, 12, 43, 69], "delai": [8, 27, 50, 51, 56, 62, 63, 76, 85], "endpoint": [8, 51, 71], "short": [8, 10, 25, 42, 43, 70, 73, 82], "link": [8, 10, 11, 12, 18, 25, 27, 33, 37, 40, 41, 47, 48, 49, 50, 53, 55, 56, 61, 62, 63, 66, 67, 70, 71, 73, 76, 77, 80, 84], "send": [8, 27, 29, 33, 43, 47, 48, 51, 56, 69, 70, 71, 73, 76, 85], "establish": [8, 26, 27, 74, 85], "persist": [8, 27, 77], "until": [8, 12, 25, 27, 29, 36, 40, 41, 42, 43, 50, 56, 57, 59, 61, 63, 69, 73, 77, 85, 86], "close": [8, 12, 56, 57, 59, 77, 86], "usual": [8, 18, 26, 27, 29, 32, 37, 42, 43, 51, 56, 74, 75, 76, 79], "transact": [8, 10, 22, 27, 29, 41, 56, 62, 63], "handl": [8, 18, 28, 29, 40, 42, 43, 56, 64, 69, 81, 85], "traffic": [8, 43, 62, 63], "sender": 8, "receiv": [8, 27, 29, 42, 43, 48, 56, 61, 62, 63, 69, 71, 72, 73, 85], "dure": [8, 11, 27, 33, 39, 40, 41, 55, 56, 57, 59, 62, 63, 67, 75, 77, 78, 80, 81], "direct": [8, 16, 18, 19, 20, 27, 40, 51, 56, 62, 63, 72, 85], "b": [8, 10, 11, 17, 26, 27, 36, 43, 52, 56, 57, 59, 62, 63, 71, 74, 77, 83, 85], "being": [8, 9, 12, 27, 33, 36, 42, 43, 47, 52, 55, 56, 62, 63, 70, 71, 73, 74, 80, 85], "necessarili": [8, 43], "rout": [8, 29, 51, 56, 61, 62, 63], "capac": [8, 41, 57, 59, 74], "alwai": [8, 12, 18, 22, 27, 39, 40, 42, 52, 56, 62, 63, 67, 71, 72, 75, 82, 85], "enough": [8, 12, 25, 27, 42, 43, 56], "least": [8, 22, 27, 40, 41, 51, 56, 57, 59, 60, 62, 63, 79, 81], "logic": [9, 33, 42, 47, 52, 56, 61, 62, 63, 64, 73, 77, 79, 81, 85], "extrem": [9, 27, 42, 69], "wai": [9, 23, 27, 32, 42, 43, 46, 47, 56, 66, 81, 83, 86], "collabor": [9, 34], "respond": [9, 27], "few": [9, 39, 79, 86], "gaurante": 9, "With": [9, 15, 33, 43], "thought": 9, "vector": [9, 11, 29, 56, 62, 63], "act": [9, 15, 29, 41, 42, 63, 85], "team": 9, "approach": [9, 27, 64, 83, 85], "combin": [9, 10, 11, 15, 18, 36, 40, 41, 51, 63, 64, 73], "vpu": 9, "greatest": [9, 32], "interrupt": [9, 12, 29, 52, 57, 59, 62, 63, 85], "behav": [9, 32, 39, 42, 43, 56, 80], "tradit": [9, 42], "mcu": 9, "rto": [9, 64], "even": [9, 15, 27, 32, 33, 40, 56, 61, 74, 79, 85], "appropri": [9, 15, 40, 42, 43, 56, 64], "concept": [9, 27, 29, 38, 53], "depth": 9, "main": [9, 10, 12, 15, 27, 32, 33, 35, 36, 37, 40, 42, 47, 73, 75, 77, 81, 82, 83, 85], "special": [9, 27, 39, 41, 44, 55, 67, 74], "piec": 9, "might": [9, 27, 29, 33, 35, 85], "chose": [9, 35], "object": [10, 11, 12, 18, 25, 27, 40, 41, 42, 56, 77, 81], "tutori": [10, 32, 50, 75, 82], "explain": [10, 50, 73], "against": [10, 40, 56, 60, 64, 71, 74, 77, 80, 85], "pars": [10, 84], "address": [10, 11, 12, 18, 22, 27, 29, 32, 39, 40, 41, 42, 43, 45, 46, 47, 50, 52, 55, 56, 57, 59, 62, 63, 71, 77, 78, 79, 81, 82, 85], "increment": [10, 11, 39, 42, 45, 62, 63, 73, 74], "storag": [10, 11, 12, 22, 40, 41, 77, 78], "referenc": [10, 11, 15, 40, 42, 48, 64], "correspond": [10, 11, 12, 26, 27, 39, 41, 42, 47, 51, 56, 61, 62, 63, 74, 88], "f": [10, 12, 23, 39, 40, 41, 62, 63, 74, 85], "It": [10, 11, 18, 25, 27, 32, 33, 35, 36, 39, 40, 41, 42, 43, 48, 50, 51, 52, 55, 56, 57, 59, 62, 63, 65, 67, 68, 69, 71, 72, 73, 74, 75, 76, 77, 79, 80, 81, 82, 83, 85, 86, 87], "global": [10, 39, 40, 43, 47, 56, 62, 63, 85], "visibl": [10, 11, 48, 86], "mark": [10, 11, 17, 40, 50, 56, 62, 63], "globl": [10, 27], "colon": [10, 11, 17], "outsid": [10, 11, 23, 33], "byte": [10, 12, 15, 22, 27, 39, 40, 41, 42, 43, 48, 50, 56, 57, 59, 62, 63, 71, 73, 74, 75, 76, 77, 79, 81, 85], "word": [10, 15, 23, 25, 27, 39, 42, 50, 55, 56, 62, 63, 85], "place": [10, 11, 15, 17, 22, 27, 29, 31, 35, 37, 39, 40, 41, 42, 45, 47, 55, 56, 62, 63, 71, 79, 80, 81, 82, 83, 85], "befor": [10, 12, 17, 23, 27, 29, 33, 39, 40, 42, 43, 46, 47, 50, 51, 56, 57, 59, 63, 64, 69, 70, 73, 76, 77, 79, 82, 83, 85, 86], "forc": [10, 11, 15, 25, 39, 41, 43, 56, 80, 85], "togeth": [10, 11, 17, 47, 48, 62, 63, 81], "consecut": [10, 11], "final": [10, 11, 39, 40, 56, 67, 74, 76, 77], "cp": [10, 11, 40, 82], "rodata": [10, 82], "writabl": [10, 11], "dp": [10, 11, 17, 63, 74, 82], "awd": 10, "progbit": [10, 11], "ac": [10, 74], "writeabl": 10, "initi": [10, 11, 12, 22, 40, 43, 50, 51, 55, 56, 62, 63, 69, 71, 74, 77, 80, 85], "5": [10, 11, 12, 15, 22, 26, 32, 36, 37, 39, 41, 51, 52, 56, 60, 62, 63, 76, 79, 81, 82, 83, 85], "boundari": [10, 11, 39, 41, 77], "space": [10, 12, 23, 27, 32, 39, 40, 41, 42, 47, 48, 56, 57, 59, 62, 63, 66, 67, 79, 82], "n": [10, 11, 12, 15, 17, 22, 23, 25, 26, 27, 32, 33, 35, 36, 37, 39, 40, 41, 46, 47, 50, 51, 52, 57, 58, 59, 63, 73, 74, 75, 81, 82, 85], "zero": [10, 11, 12, 22, 25, 40, 41, 42, 47, 50, 51, 56, 57, 59, 62, 63, 71, 74, 75, 77, 79, 80, 81, 85], "asciiz": 10, "null": [10, 11, 12, 56], "ascii": [10, 12, 50], "string": [10, 11, 17, 22, 36, 41, 43, 48, 50, 51, 71, 78, 79, 81, 82, 85, 88], "implicit": [10, 14, 15, 27, 43, 73], "42": 10, "size": [10, 12, 15, 18, 22, 28, 39, 40, 41, 42, 45, 50, 51, 55, 56, 57, 59, 62, 63, 64, 73, 75, 76, 77, 78, 79, 81, 82], "globound": 10, "element": [10, 23, 40, 49, 50, 53, 57, 59, 79], "dimens": [10, 42, 62, 63], "note": [10, 11, 27, 32, 33, 41, 42, 43, 48, 52, 56, 61, 62, 63, 69, 70, 73, 74, 76, 77, 79, 80, 85, 86, 88], "bound": [10, 14, 23, 43, 85], "rule": [10, 12, 40, 56], "pass": [10, 11, 12, 20, 27, 32, 37, 39, 40, 41, 42, 43, 46, 47, 56, 57, 59, 63, 66, 67, 70, 75, 85], "amount": [10, 27, 33, 39, 40, 55, 56, 73, 74, 77, 80], "scalar": 10, "four": [10, 11, 26, 39, 51, 57, 59, 62, 63, 73, 77, 80, 82], "r0": [10, 11], "r1": [10, 11, 52], "r2": [10, 11], "r3": [10, 11], "stack": [10, 11, 15, 23, 28, 42, 46, 47, 56, 62, 63, 69, 85], "similarli": [10, 33, 56, 64], "prototyp": [10, 51, 57, 59, 75], "int": [10, 14, 15, 22, 23, 25, 27, 32, 33, 35, 36, 37, 40, 42, 47, 48, 55, 56, 57, 59, 61, 71, 73, 75, 77, 79, 81, 82, 85], "swap": [10, 63, 81], "mov": [10, 11], "retsp": [10, 11], "specific": 10, "r11": [10, 11, 17, 52], "call": [10, 12, 16, 18, 20, 23, 24, 27, 31, 32, 33, 35, 40, 41, 42, 46, 48, 55, 56, 57, 59, 62, 63, 64, 66, 67, 69, 70, 71, 72, 73, 74, 77, 82, 83, 85, 86], "content": [10, 11, 12, 32, 39, 40, 41, 45, 46, 48, 56, 57, 59, 62, 63, 66, 67, 69, 72, 74, 76, 79, 81, 82, 86], "whose": [10, 11, 27, 40, 51, 56, 62, 63], "upon": [10, 12, 41, 43, 56, 62, 71, 80], "entri": [10, 11, 27, 35, 37, 39, 43, 51, 56, 62, 63, 64, 70, 85], "show": [10, 27, 29, 32, 33, 36, 46, 50, 51, 52, 62, 63, 74, 76, 77, 79, 81, 82, 83, 84, 85, 86, 88], "prologu": 10, "epilogu": 10, "r4": [10, 11], "r5": [10, 11], "r6": [10, 11], "copi": [10, 31, 40, 50, 62, 63, 66, 76, 81, 87, 88], "restor": [10, 11, 42, 56, 64], "entsp": [10, 11, 52], "stw": [10, 11, 17], "sp": [10, 11, 56, 63], "bodi": [10, 23, 40, 56], "goe": 10, "here": [10, 33, 40, 42, 48, 82, 83], "ldw": [10, 11], "attempt": [10, 22, 27, 29, 39, 40, 41, 47, 51, 55, 56, 57, 59, 62, 63, 70, 74, 85], "doe": [10, 11, 12, 13, 23, 27, 29, 31, 39, 40, 41, 42, 43, 44, 46, 55, 56, 59, 61, 63, 64, 66, 67, 69, 71, 73, 74, 76, 80, 81, 82, 85, 86, 88], "exce": [10, 79], "nstackword": [10, 27], "maxthread": 10, "maximum": [10, 11, 14, 18, 41, 42, 43, 46, 55, 57, 59, 63, 72, 74, 77, 79, 85], "maxchanend": 10, "maxtim": 10, "linkset": 10, "complex": [10, 12, 31, 48], "case": [10, 11, 12, 14, 18, 23, 27, 32, 33, 39, 40, 41, 42, 43, 45, 46, 56, 60, 62, 63, 64, 67, 74, 76, 82, 85], "sum": [10, 11, 56], "extend": [10, 11, 12, 22, 42, 85, 86], "h": [10, 12, 14, 15, 26, 27, 32, 33, 35, 36, 37, 39, 40, 41, 43, 44, 47, 48, 51, 55, 57, 58, 59, 62, 63, 66, 71, 73, 75, 76, 77, 81, 82, 85], "omit": [10, 11, 12, 23, 40, 41, 43, 51, 76, 77], "unknown": [10, 57], "indirect": [10, 20, 27], "pointer": [10, 11, 12, 14, 18, 20, 23, 25, 40, 56, 71, 73], "reloc": [10, 19, 40], "fail": [10, 11, 12, 27, 40, 41, 42, 55, 56, 57, 59, 69, 70, 71, 75, 77, 80], "boolean": 10, "guard": [10, 15, 27, 56], "statement": [10, 11, 15, 17, 22, 23, 40, 47, 56], "declar": [10, 11, 14, 15, 22, 23, 25, 26, 27, 34, 35, 40, 47, 49, 53, 56, 64, 79, 85], "assum": [10, 11, 17, 18, 57, 59, 85], "unless": [10, 41, 56, 81, 85], "locnosid": 10, "locnochandec": 10, "unus": [10, 17, 39, 40], "candid": [10, 41], "At": [10, 12, 29, 35, 41, 56], "insid": [10, 11, 17, 23, 56, 73, 74, 82], "unreferenc": 10, "imag": [10, 32, 39, 41, 45, 50, 57, 59, 62, 63, 74, 78, 79, 80, 81, 82, 85], "cc_top": 10, "cc_bottom": 10, "predic": [10, 11, 22], "uniqu": [10, 11, 12, 17, 39, 41, 42, 43, 48, 51, 56, 61, 62, 63, 64, 67, 71, 74, 77, 85], "encod": [10, 11, 12, 41, 43, 50, 51, 62, 63, 74, 76], "bind": [10, 11, 43, 84], "local": [10, 17, 20, 27, 37, 40, 42, 43, 56, 61, 70, 73, 81, 85], "locl": 10, "match": [10, 11, 12, 40, 42, 43, 47, 50, 51, 56, 59, 62, 63, 74, 81], "continu": [10, 15, 27, 29, 32, 33, 36, 42, 43, 48, 56, 62, 63, 73, 85, 86], "presenc": [10, 12, 15, 85], "thunk": 10, "replac": [10, 11, 12, 15, 36, 39, 40, 45, 57, 59, 64, 77, 79, 81, 85], "error": [10, 11, 18, 22, 23, 39, 40, 41, 42, 43, 47, 57, 59, 61, 62, 63, 73, 75, 77, 78, 84], "mismatch": [10, 51, 59, 62, 63], "robust": [10, 77], "those": [10, 12, 27, 32, 39, 40, 47, 56, 62, 63, 69, 70, 74, 80, 85], "comparison": [10, 12, 40], "both": [10, 11, 12, 18, 25, 29, 32, 33, 35, 39, 40, 41, 42, 43, 45, 48, 56, 63, 69, 72, 74, 79, 81, 85, 86], "hello": [10, 27, 35, 36, 56, 62, 63, 82, 83, 86], "world": [10, 27, 36, 82, 86], "const": [10, 40, 55, 56, 57, 59, 71, 73, 81, 85], "char": [10, 12, 15, 22, 25, 32, 40, 42, 55, 56, 57, 59, 71, 73, 75, 77, 79, 81, 85], "str": 10, "compli": 10, "si": [10, 52, 83], "p": [10, 11, 12, 15, 26, 42, 43, 47, 50, 52, 56, 57, 63, 71, 79, 81], "uc": 10, "va": 10, "12": [10, 12, 22, 26, 39, 41, 43, 59, 63, 74, 81, 82], "ldaw": [10, 11], "bl": [10, 11], "ldc": [10, 11], "fit": [10, 11, 18, 39, 61, 79], "compatibilti": 10, "sinc": [10, 27, 33, 43, 48, 56, 64, 72, 75], "linkabl": 11, "elf": [11, 32, 36, 40, 42, 45, 82, 85], "dwarf": 11, "extens": [11, 12, 32, 42, 64, 85], "six": [11, 26], "class": [11, 12, 22, 40, 51, 76], "token": [11, 15, 23, 32, 40, 47, 51, 56, 62, 63], "mnemon": 11, "blank": 11, "tab": 11, "formfe": 11, "ignor": [11, 12, 22, 23, 40, 42, 50, 57, 59, 69, 73, 74, 85, 86], "introduc": [11, 27, 36, 64, 85], "newlin": [11, 12, 40], "liter": [11, 12, 17, 22, 33], "begin": [11, 12, 27, 29, 40, 56], "letter": [11, 12, 26, 27, 51], "digit": [11, 12, 26, 85], "underscor": [11, 48], "dollar": 11, "sign": [11, 22, 40, 48, 63, 71, 73, 80], "upper": [11, 12, 13, 74, 85], "lower": [11, 12, 56, 64, 72, 74, 85], "action": [11, 41, 56, 85], "either": [11, 18, 22, 27, 39, 40, 41, 42, 43, 47, 50, 51, 55, 56, 62, 63, 66, 70, 71, 73, 74, 79, 85], "integ": [11, 12, 22, 25, 40, 41, 43, 48, 51, 56, 77, 79, 85], "0b": 11, "01": [11, 23, 62, 63], "octal": 11, "01234567": 11, "decim": [11, 12], "non": [11, 12, 27, 40, 41, 42, 43, 45, 47, 56, 57, 59, 60, 62, 63, 70, 73, 75, 77, 80, 83, 85], "0123456789": 11, "hexadecim": [11, 12], "0x": [11, 12, 27, 81], "0123456789abcdefabcdef": 11, "surround": 11, "quot": [11, 40, 42, 43, 47], "escap": [11, 12, 17, 42], "unnam": 11, "absolut": 11, "undefin": [11, 22, 26, 40, 56, 57, 59, 62, 63], "notat": [11, 12], "secnam": 11, "offset": [11, 25, 41, 47, 50, 52, 57, 59, 62, 63, 64, 81], "unaffect": 11, "keep": [11, 27, 32, 63, 69, 72, 85], "track": [11, 27], "emit": [11, 17, 27, 40, 85], "counter": [11, 22, 25, 42, 52, 56, 62, 63, 85], "hold": [11, 27, 40, 50, 56, 62, 63, 67, 75, 85], "exactli": [11, 43, 50, 51, 56, 76], "discard": [11, 56], "assign": [11, 37, 40, 42, 56, 61, 67, 85], "immedi": [11, 12, 15, 29, 42, 43, 46, 56, 79, 85], "appear": [11, 12, 23, 27, 32, 40, 50, 51, 56, 63, 85, 86], "scheme": [11, 41, 80], "determin": [11, 12, 22, 26, 27, 40, 41, 47, 51, 55, 56, 62, 63, 74, 77, 80, 83, 85], "abi": [11, 12, 16, 19, 22, 24, 27], "unari": 11, "exp": 11, "infix": 11, "op": [11, 39, 71], "prefix": [11, 39, 40, 48, 56, 67], "overlay_region_ptr": 11, "overlay_index": 11, "overlay_physical_addr": 11, "overlay_virtual_addr": 11, "overlay_num_byt": 11, "d": [11, 26, 27, 33, 37, 40, 45, 52, 62, 63, 74, 75, 79, 81, 85], "complement": 11, "preced": [11, 26, 27, 40, 56], "behavior": [11, 16, 20, 44, 47, 62, 63, 74], "equal": [11, 12, 14, 27, 40, 41, 43, 48, 51, 56, 63, 85], "left": [11, 12, 26, 27, 40, 41, 43, 63, 74, 77, 85, 86], "right": [11, 12, 26, 27, 56, 63, 86], "lowest": [11, 26, 41, 43, 56, 57, 59, 62, 63, 74], "highest": [11, 26, 40, 41, 56, 57, 59, 77, 80], "otherwis": [11, 12, 18, 27, 40, 42, 50, 51, 56, 57, 59, 61, 62, 63, 71, 74, 77, 85], "operand": [11, 17, 27, 52], "kei": [11, 29, 36, 39, 41, 42, 46, 78, 80, 84], "virtual": [11, 39, 40, 85], "region": [11, 39, 56, 81], "wherev": 11, "Its": [11, 32, 44, 47, 56], "3rd": [11, 64, 85], "elimin": [11, 19, 56, 64], "max": [11, 47, 63, 72, 74, 79, 85], "reduc": [11, 12, 33, 40, 50, 59, 64, 72, 74, 83, 84, 86], "identifi": [11, 20, 26, 41, 47, 50, 51, 52, 56, 61, 62, 63, 74, 76, 78, 85], "reduct": 11, "pad": [11, 25, 40, 41, 47, 50, 51, 57, 59, 63, 77, 79], "endian": [11, 50], "creat": [11, 27, 29, 31, 33, 34, 36, 39, 41, 42, 43, 45, 53, 56, 62, 63, 64, 65, 67, 73, 75, 79, 80, 82, 86, 88], "tabl": [11, 26, 40, 45, 50, 51, 52, 58, 60, 76, 77, 80], "stt_file": 11, "guarante": [11, 15, 22, 41, 42, 46, 56, 63, 73], "debug_lin": 11, "posit": [11, 12, 26, 41, 74], "row": [11, 26, 39, 52, 74], "matrix": 11, "basic_block": 11, "prologue_end": 11, "epilogue_begin": 11, "is_stmt": 11, "isa": 11, "true": [11, 27, 33, 40, 41, 48, 56, 62, 63, 75, 79], "vi": 11, "sht_typeinfo": 11, "alreadi": [11, 27, 28, 34, 36, 42, 43, 45, 48, 53, 56, 60, 69, 71, 77, 85], "insert": [11, 14, 41, 62, 63, 85], "synonym": 11, "compat": [11, 16, 19, 37, 40, 43, 56, 57, 59, 64], "caus": [11, 12, 22, 23, 27, 32, 33, 39, 40, 41, 42, 43, 45, 46, 48, 52, 56, 62, 63, 81, 85], "wa": [11, 27, 33, 41, 43, 50, 55, 56, 61, 62, 63, 71, 74, 80, 83, 85], "0x10200": 11, "xmos_not": 11, "info": [11, 32, 42, 43, 45, 46, 73, 82, 85, 86], "triplet": 11, "sec": [11, 72], "push": 11, "flag": [11, 12, 27, 40, 42, 43, 46, 51, 63, 66, 67, 76, 81, 85], "arg": [11, 41, 42, 43, 46, 47, 56, 70, 75, 86, 88], "nobit": 11, "append": [11, 12], "allocat": 11, "pool": [11, 27, 56], "w": [11, 12, 13, 27, 40, 52], "mergeabl": 11, "repres": [11, 12, 22, 25, 27, 29, 41, 42, 48, 52, 56, 62, 63, 71, 73, 74, 85], "entiti": [11, 79], "const4": [11, 82], "duplic": [11, 45], "onto": [11, 15, 35, 41, 47, 50, 56, 63, 64, 80], "top": [11, 32, 35, 37, 42, 48, 63, 65, 86, 88], "pop": [11, 86], "inherit": [11, 74, 86], "instead": [11, 15, 27, 33, 36, 39, 40, 41, 42, 43, 48, 55, 56, 64, 65, 66, 67, 73, 77, 80], "sht_expr": 11, "tree": [11, 80], "happen": [11, 15, 42, 47, 56, 69], "cc": [11, 40], "bottom": [11, 63, 81, 86], "consist": [11, 12, 29, 39, 48, 50, 56, 74, 77, 80], "disjoint": 11, "illeg": [11, 12, 56, 62, 63], "overlap": [11, 26, 62, 63], "retain": [11, 45, 64, 81], "disabl": [11, 22, 23, 27, 39, 41, 42, 47, 48, 52, 55, 56, 62, 63, 67, 69, 73, 78, 80], "reorder": [11, 40, 43], "minim": [11, 12, 15, 32, 33, 36, 64, 74], "fnop": [11, 47], "mode": [11, 12, 41, 42, 47, 51, 52, 55, 56, 62, 63, 69, 73, 77, 84], "fschedul": [11, 40], "off": [11, 29, 40, 42, 47, 62, 63, 80], "affect": [11, 40, 42, 43, 48, 56, 69], "dual": [11, 18, 52, 63], "test": [11, 12, 18, 56, 63, 75, 80, 85], "prior": [11, 12, 32, 56, 77, 82, 85], "failur": [11, 12, 55, 56, 57, 59, 71, 77, 80, 84], "warn": [11, 23, 27, 41, 43, 51, 56, 57, 59, 69, 75, 78, 84], "messag": [11, 22, 40, 42, 43, 47, 51, 62, 63, 69, 70, 71, 76, 85, 86], "partit": [11, 41, 53, 54, 74, 77, 80], "demand": [11, 40], "overlay_refer": 11, "overlay_root": 11, "overlay_subgraph_conflict": 11, "sym": [11, 45, 52], "treat": [11, 40, 41, 42, 43], "explictli": 11, "reachabl": 11, "globdir": 11, "rang": [11, 12, 18, 22, 41, 56, 58, 60, 62, 63, 74, 77, 79, 81, 85], "globpassesref": 11, "par": [11, 15, 32, 35, 37, 56, 73, 81, 85], "globread": 11, "globwrit": 11, "parwrit": 11, "displai": [11, 33, 39, 40, 41, 42, 43, 44, 45, 46, 47, 82], "encount": [11, 27, 41, 42], "invok": [11, 40, 41, 56, 85], "evalul": 11, "comma": [11, 17, 40, 56], "unsign": [11, 12, 14, 15, 22, 25, 27, 40, 43, 48, 55, 56, 57, 59, 61, 63, 71, 73, 77, 79, 81, 85], "littl": [11, 27, 42, 50], "128": [11, 39, 63, 74, 80], "leb": 11, "fill": [11, 56, 73], "uncondit": 11, "mayb": 11, "distanc": 11, "trampolin": 11, "bundl": 11, "implicitli": [11, 40, 42, 46, 56, 64, 85], "alongsid": [11, 64], "nop": [11, 62, 63, 83], "factor": 11, "signific": [11, 12, 22, 27, 51, 56, 62, 63], "constraint": [11, 17, 27, 33, 40, 51, 64], "summar": 11, "xs1": [11, 16, 19, 22, 26, 40, 47, 51, 56, 76], "switch": [11, 23, 32, 40, 42, 43, 47, 51, 61, 85], "bitp": 11, "6": [11, 12, 22, 26, 37, 41, 42, 51, 52, 60, 62, 63, 74, 76, 79, 81, 82, 83, 86], "destin": [11, 12, 40, 56, 62, 63], "t": [11, 12, 14, 15, 27, 39, 40, 42, 43, 45, 47, 52, 56, 62, 63, 74, 75, 83], "u": [11, 40, 72, 74], "small": [11, 20, 26, 39, 40, 41, 43, 56, 72, 74, 79], "r7": 11, "r8": 11, "r9": 11, "r10": 11, "lr": 11, "permit": [11, 12, 39, 40, 56], "choic": [11, 12, 22, 72, 74], "smallest": [11, 40], "instruction_format": 11, "ldwcp_ru6": 11, "ru6": 11, "ldwcp": 11, "ld16": 11, "ld8u": 11, "lda16": 11, "subtract": [11, 63], "ldap": 11, "ldd": 11, "et": [11, 62, 63], "sed": 11, "spc": [11, 62, 63], "ssr": [11, 62, 63], "st16": 11, "store": [11, 12, 22, 25, 40, 41, 42, 52, 55, 56, 57, 59, 62, 63, 74, 77, 79, 80, 81, 82, 85], "st8": 11, "std": [11, 40], "bau": 11, "bf": 11, "fals": [11, 27, 48, 56], "bla": 11, "blat": 11, "bru": 11, "bt": 11, "bu": [11, 63, 85], "dualentsp": 11, "adjust": [11, 27, 62, 63, 77], "save": [11, 12, 40, 42, 48, 62, 63], "extdp": 11, "extsp": 11, "bitwis": [11, 56], "andnot": 11, "And": [11, 86], "ashr": 11, "arithmet": [11, 62, 63, 85], "bitrev": 11, "revers": [11, 56, 80, 81], "byterev": 11, "clz": 11, "count": [11, 15, 32, 40, 47, 48, 52, 56, 62, 63, 85], "lead": [11, 12, 42, 56], "crc32": 11, "crc": [11, 41, 50, 77, 80], "crc32_inc": 11, "crc8": 11, "crcn": 11, "div": [11, 39, 41, 79], "divis": [11, 22, 40, 79], "divu": 11, "eq": 11, "ladd": 11, "carri": [11, 12, 85, 86], "ldivu": 11, "lextract": 11, "bitfield": 11, "extract": [11, 41, 45, 62, 63, 80, 81, 85], "pair": [11, 27, 29, 37, 43, 47, 56, 63], "linsert": 11, "lmul": 11, "multipli": [11, 51, 62, 63], "lsat": 11, "satur": 11, "lss": 11, "less": [11, 12, 18, 27, 40, 56, 63, 73, 74, 85], "lsu": 11, "lsub": 11, "macc": 11, "mulitpli": 11, "accumul": [11, 33, 37, 48, 50, 83], "maccu": 11, "mkmsk": 11, "mask": [11, 27, 56, 62, 63, 74, 81], "mul": 11, "neg": [11, 40], "negat": 11, "rem": 11, "remu": 11, "sext": 11, "shl": 11, "shr": 11, "sub": [11, 27, 36, 43, 56, 62, 63, 67, 71, 85, 86], "unzip": 11, "xor": 11, "exclus": [11, 56, 80, 85], "xor4": 11, "zext": [11, 17], "zip": 11, "freet": 11, "unsynchron": 11, "getst": 11, "re": [11, 15, 17, 27, 32, 42, 52, 56, 57, 59, 62, 63, 74, 79, 85, 86], "mjoin": 11, "master": [11, 22, 39, 41, 51, 56, 62, 63, 75, 80], "join": [11, 27, 56], "msync": [11, 52, 62, 63], "ssync": [11, 52, 62, 63], "slave": [11, 22, 51, 56, 62, 63], "init": [11, 32, 77, 82], "tsetmr": 11, "chkct": 11, "getn": 11, "inct": 11, "outct": 11, "outt": 11, "setn": 11, "testlcl": 11, "testct": 11, "testwct": 11, "clrpt": 11, "clear": [11, 33, 41, 42, 56, 62, 63, 74], "elat": 11, "throw": [11, 41, 56], "too": [11, 12, 27, 29, 43, 61, 63, 69, 71], "late": 11, "endin": [11, 62, 63], "freer": 11, "getd": 11, "getr": [11, 43], "gettim": 11, "gett": 11, "inpw": 11, "inshr": 11, "outpw": 11, "outshr": 11, "peek": [11, 56], "setc": [11, 62, 63], "setclk": 11, "setd": [11, 62, 63], "setev": [11, 62, 63], "setpsc": 11, "setpt": [11, 62, 63], "setrdi": 11, "readi": [11, 23, 27, 29, 32, 43, 56, 62, 63, 85], "settw": 11, "transfer": [11, 22, 25, 27, 29, 33, 41, 47, 53, 56, 62, 63, 69, 85], "setv": [11, 62, 63], "syncr": [11, 62, 63], "clre": [11, 62, 63], "clrsr": 11, "sr": [11, 62, 63, 74], "edu": [11, 62, 63], "eef": [11, 62, 63], "eet": [11, 62, 63], "eeu": [11, 62, 63], "getsr": 11, "setsr": 11, "waitef": 11, "waitet": 11, "waiteu": 11, "ecallf": 11, "ecallt": 11, "ed": [11, 62, 63], "kep": [11, 62, 63], "point": [11, 20, 27, 29, 35, 37, 40, 46, 48, 56, 62, 63, 64, 73, 85, 86], "ksp": [11, 56], "kcall": 11, "kentsp": 11, "krestsp": 11, "kret": 11, "dcall": [11, 62, 63, 85], "dentsp": 11, "modifi": [11, 17, 41, 42, 56, 74, 80, 88], "dgetreg": [11, 62, 63], "drestsp": 11, "dret": 11, "translat": [11, 12, 18, 23, 27, 70], "dir": [11, 40, 45], "inst": 11, "conform": [12, 22, 40], "c99": [12, 13, 40], "gcc": [12, 85], "except": [12, 22, 27, 36, 40, 42, 43, 52, 56, 57, 59, 61, 62, 63, 84], "head": 12, "startup": [12, 40, 81, 85], "freestand": 12, "altern": [12, 40, 42, 43, 45, 46, 47, 56, 60, 73, 77, 81], "manner": [12, 42, 56, 80, 85], "argv": [12, 75, 85], "argc": [12, 75, 85], "arrai": [12, 14, 23, 27, 39, 40, 41, 42, 51, 55, 56, 57, 59, 73], "member": [12, 27, 40, 56], "what": [12, 27, 32, 42, 46, 62, 63, 69, 82], "constitut": 12, "interact": [12, 27, 34, 39, 41, 42, 43, 64, 78, 84, 86], "stream": [12, 15, 33, 50, 51, 56, 72], "signal": [12, 33, 41, 42, 47, 51, 56, 62, 63, 69, 79, 85], "sigfp": 12, "sigil": 12, "sigsegv": 12, "No": [12, 39, 40, 48, 51, 52, 55, 69, 71, 73, 74, 75, 79, 86], "equival": [12, 27, 40, 42, 43, 51, 56, 60, 64, 79], "sig": 12, "sig_ign": 12, "sig_dfl": 12, "method": [12, 33, 42, 51, 70, 73], "alter": [12, 23], "getenv": 12, "empti": [12, 27, 40, 42, 56], "linkag": [12, 40, 71, 85], "produc": [12, 13, 17, 22, 23, 32, 33, 36, 37, 40, 41, 50, 52, 64, 77, 82, 85], "alphabet": 12, "basic": [12, 28, 33, 41, 48, 53, 69, 73, 74, 80], "constant": [12, 22, 40, 51, 61, 73, 79], "last": [12, 26, 51, 56, 57, 59, 62, 63, 77, 82, 85], "modulo": 12, "multibyt": 12, "convert": [12, 22, 40, 41, 56], "would": [12, 27, 42, 43, 56, 60, 66, 69, 73, 79, 81, 85], "accuraci": 12, "math": 12, "intention": 12, "undocu": [12, 50], "classif": 12, "macro": [12, 14, 27, 40, 48, 56, 61, 67], "extent": [12, 22, 32], "suggest": [12, 22, 56], "recogn": 12, "stdc": 12, "pragma": [12, 16, 20, 22, 47], "claus": 12, "diagnost": [12, 43, 56, 85], "assert": 12, "filenam": [12, 32, 40, 45, 46, 47, 67, 85], "__file__": 12, "__line__": 12, "statu": [12, 17, 41, 43, 55, 60, 62, 63, 71, 78, 86], "fegetexceptflag": 12, "feraiseexcept": 12, "inexact": 12, "overflow": [12, 22, 56, 62, 63, 80], "underflow": 12, "setlocal": 12, "float_t": 12, "double_t": 12, "flt_eval_method": 12, "greater": [12, 27, 36, 41, 43, 51, 56, 63, 64, 77, 83, 85], "domain": [12, 80], "mathemat": 12, "errno": 12, "erang": 12, "math_errhandl": 12, "math_errno": 12, "nonzero": [12, 56, 71], "math_errexcept": 12, "fmod": 12, "logarithm": 12, "modulu": 12, "remquo": 12, "quotient": 12, "handler": [12, 23, 27, 29, 56, 62, 63, 85], "expand": [12, 42, 56, 85, 86], "17": [12, 26, 41, 59, 63, 74, 81], "void": [12, 15, 23, 25, 27, 32, 33, 35, 36, 37, 40, 55, 56, 57, 59, 61, 71, 73, 77, 79, 81, 82, 85], "19": [12, 26, 63, 74, 81], "truncat": [12, 22], "beyond": [12, 27, 42, 56], "characterist": [12, 51, 74], "buffer": [12, 27, 33, 40, 42, 43, 47, 56, 57, 59, 62, 63, 71, 73, 74, 75, 80], "full": [12, 27, 31, 40, 43, 50, 56, 62, 63, 67, 68, 71, 74, 76, 79, 85, 86, 87], "unbuff": [12, 56], "length": [12, 27, 50, 56, 63, 71, 85], "actual": [12, 27, 36, 39, 40, 41, 42, 43, 46, 51, 56, 62, 63, 73, 82], "compos": 12, "simultan": [12, 42, 69], "renam": 12, "temporari": [12, 40, 42, 86], "abnorm": 12, "circumst": 12, "descriptor": [12, 69, 77], "possibl": [12, 14, 18, 25, 27, 32, 35, 36, 39, 40, 41, 42, 43, 47, 48, 50, 52, 56, 60, 62, 63, 66, 69, 73, 74, 79, 82, 85], "style": [12, 38, 39, 40, 56], "infin": [12, 74], "nan": 12, "wchar": [12, 40], "inf": [12, 32], "convers": [12, 64], "fprintf": [12, 85], "fwprintf": 12, "dddd": 12, "abcdef": 12, "fewer": [12, 27, 71], "prepend": [12, 42, 48, 69, 73], "unsupport": [12, 74], "interpret": [12, 26, 42, 56], "neither": [12, 27, 56, 63], "nor": [12, 56, 63, 75], "scanlist": 12, "fscanf": 12, "fwscanf": 12, "consid": [12, 18, 39, 41, 56, 62, 63, 64, 69, 74, 80], "numer": [12, 40, 41, 78, 85], "scanset": 12, "item": [12, 86], "strtod": 12, "strtof": 12, "strtold": 12, "wcstod": 12, "wcstof": 12, "wcstold": 12, "scan": [12, 39, 40, 46, 50], "calloc": 12, "malloc": [12, 56], "realloc": [12, 56], "request": [12, 40, 41, 56, 57, 59, 61, 62, 63, 71, 85], "unwritten": 12, "flush": [12, 43, 56, 79, 81], "abort": 12, "_exit": 12, "exit": [12, 15, 40, 42, 43, 46, 47, 50, 56, 71, 82, 85], "clock_t": 12, "time_t": 12, "23": [12, 26, 41, 51, 74], "long": [12, 15, 25, 27, 40, 42, 43, 56, 62, 63, 69, 71, 73, 81, 85], "clocks_per_sec": 12, "1000": [12, 74], "era": 12, "z": [12, 40], "strftime": 12, "wcsftime": 12, "gmt": 12, "success": [12, 40, 50, 55, 57, 59, 61, 71, 77, 80, 85], "isalpha": 12, "isblank": 12, "islow": 12, "ispunct": 12, "isspac": 12, "isupp": 12, "iswalpha": 12, "iswblank": 12, "iswlow": 12, "iswpunct": 12, "iswspac": 12, "iswupp": 12, "9": [12, 22, 26, 37, 57, 59, 62, 63, 72, 74, 81, 82, 83, 85], "printabl": 12, "alphanumer": [12, 48], "subject": 12, "accept": [12, 27, 37, 41, 43, 57, 59, 74], "collat": [12, 49, 75], "strcoll": 12, "ident": [12, 22, 36, 39, 41, 42, 56], "strcmp": 12, "strerror": 12, "eperm": 12, "Not": [12, 40, 43, 52, 56, 71], "enoent": 12, "eintr": 12, "eio": 12, "enxio": 12, "ebadf": 12, "bad": 12, "eagain": 12, "enomem": 12, "eacc": 12, "deni": 12, "efault": 12, "ebusi": 12, "busi": [12, 27, 41, 56], "eexist": 12, "exdev": 12, "cross": 12, "enodev": 12, "enotdir": 12, "eisdir": 12, "einval": 12, "invalid": [12, 22, 23, 40, 56, 57, 59, 62, 63, 79, 81, 85, 88], "enfil": 12, "emfil": 12, "etxtbsi": 12, "efbig": 12, "larg": [12, 20, 39, 40, 42, 44, 57, 59, 61, 64, 79, 80, 81], "enospc": 12, "espip": 12, "seek": 12, "erof": 12, "emlink": 12, "epip": 12, "broken": [12, 42, 46], "pipe": [12, 42], "edom": 12, "enametoolong": 12, "enosi": 12, "enotempti": 12, "eloop": 12, "iswctyp": 12, "wct_tolow": 12, "wct_toupper": 12, "qualiti": 13, "readili": 13, "iso": [13, 40, 64], "iec": 13, "9899": 13, "1989": 13, "c89": [13, 40], "organ": [13, 67, 74], "1999": 13, "14882": 13, "2011": 13, "edit": [13, 39, 86, 87], "brian": 13, "kernighan": 13, "denni": 13, "ritchi": 13, "publish": 13, "saddl": 13, "river": 13, "nj": 13, "usa": 13, "1988": 13, "0131103628": 13, "comp": 13, "lang": 13, "frequent": 13, "question": 13, "paramet": [14, 23, 27, 40, 41, 51, 55, 56, 57, 59, 60, 61, 71, 73, 74, 75, 79], "vice": [14, 27, 40, 51], "versa": [14, 27, 40, 51], "simplifi": [14, 29, 36, 41, 46, 77, 83], "xccompat": [14, 73], "variou": [14, 49, 70, 80, 85], "nullabl": 14, "intend": [15, 39, 50, 53, 56, 64, 65, 73, 79, 85], "experienc": 15, "want": [15, 36, 42, 43, 67, 69], "task1": 15, "task2": 15, "task3": 15, "chan": [15, 27, 32, 37, 56, 85], "declare_job": [15, 27, 32, 56, 81], "chanend_t": [15, 27, 32, 33, 37, 56, 85], "channel_t": [15, 27, 32, 56], "chan_alloc": [15, 27, 32, 56], "par_job": [15, 32, 56, 81], "pjob": [15, 27, 32, 56, 81], "end_a": [15, 27, 32, 56], "end_b": [15, 27, 32, 56], "chan_fre": [15, 27, 32, 56], "chan_out_word": [15, 27, 32, 33, 37, 56], "chan_in_word": [15, 27, 32, 33, 37, 56], "chan_out_byt": [15, 27, 56], "chan_in_byt": [15, 27, 56], "na": 15, "uint32_t": [15, 56], "chan_out_buf_word": [15, 56], "chan_in_buf_word": [15, 56], "chan_out_buf_byt": [15, 56], "chan_in_buf_byt": [15, 56], "channel_stream": [15, 27], "streaming_channel_t": [15, 56], "s_chan_alloc": [15, 56], "s_chan_fre": [15, 56], "s_chan_out_word": [15, 56], "s_chan_in_word": [15, 56], "my_port": 15, "xs1_port_1j": [15, 51], "port_us": 15, "port_t": [15, 27, 56], "port_en": [15, 27, 56], "port_dis": [15, 27, 56], "port_in": [15, 27, 56], "port_out": [15, 27, 56], "hwtimer": [15, 27], "hwtimer_t": [15, 27, 56], "hwtimer_alloc": [15, 27, 56], "hwtimer_get_tim": [15, 27, 56], "hwtimer_fre": [15, 27, 56], "stdio": [15, 27, 32, 33, 35, 36, 37, 75, 81, 82, 85], "now": [15, 27, 32, 33, 35, 36, 37, 56, 64, 82, 86], "while": [15, 23, 27, 32, 41, 42, 43, 48, 55, 56, 71, 77, 81, 85, 86], "timeraft": 15, "10000000": 15, "lu": 15, "break": [15, 23, 27, 32, 36, 42, 56, 62, 63, 69, 85], "noth": [15, 40, 74, 80], "hwtimer_set_trigger_tim": [15, 27, 56], "select_r": [15, 27, 56, 85], "case_then": [15, 27, 56, 85], "timer_handl": 15, "default_then": [15, 56], "default_handl": 15, "hwtimer_change_trigger_tim": [15, 56], "select_res_ord": [15, 56], "keyword": [15, 17, 37, 51, 64], "manual": [15, 16, 19, 27, 31, 32, 42, 44, 51, 60, 63, 64, 71, 74, 77, 85, 86], "guard_flag": 15, "case_guard_then": [15, 27, 56], "default_guard_then": [15, 56], "invert": [15, 50, 56, 62, 63], "case_nguard_then": [15, 56], "default_nguard_then": [15, 56], "denot": [15, 42, 51, 74], "label": [15, 17, 19, 27, 56, 86, 88], "loop": [15, 18, 23, 29, 40, 56, 81], "initialis": [15, 42, 43, 45, 56, 70, 79, 81, 85], "care": [15, 27, 39, 41, 42, 43, 48, 64, 72], "absenc": 15, "nest": [15, 40, 56, 67], "outer": [15, 56], "select_continue_reset": [15, 56], "select_continue_no_reset": [15, 56], "task_func": 15, "lock_t": [15, 56], "lock_alloc": [15, 56], "lock_acquir": [15, 56], "critic": [15, 56], "lock_releas": [15, 56], "lock_fre": [15, 56], "therefor": [15, 32, 39, 40, 44, 45, 46, 64, 75, 79, 80, 81], "annot": [15, 27, 79, 81], "__attribute__": [15, 27, 73, 79, 81], "fptrgroup": [15, 27], "my_funct": [15, 27], "func1_smal": 15, "64": [15, 25, 50, 74], "func2_big": 15, "256": [15, 41, 51, 63, 71, 73, 74, 76, 77, 85], "fp": [15, 27], "membership": 15, "correct": [15, 27, 41, 42, 51, 56, 61, 62, 63, 64, 74, 77], "abov": [15, 18, 22, 27, 33, 40, 41, 52, 59, 64, 66, 67, 73, 76, 77, 79, 80, 81, 85, 86], "fragment": [15, 76], "still": [15, 27, 42, 56, 61, 64, 69, 82, 85], "multitil": [15, 32, 33, 35, 37, 64, 83], "typedef": [15, 32, 37, 55, 56, 57, 59, 71], "main_tile0": [15, 32, 33, 35, 37, 85], "main_tile1": [15, 32, 33, 35, 37], "avoid": [15, 33, 40, 43, 48, 79, 84], "procedur": [15, 42, 51, 64, 79, 80, 85], "cheat": [16, 20, 64], "sheet": [16, 20, 64], "inlin": [16, 19, 22, 40, 56, 73], "asm": [17, 40, 81], "emb": [17, 80], "templat": 17, "parenthes": [17, 27, 40], "lvalu": 17, "num": [17, 32, 41, 42, 47], "expans": [17, 27, 56], "overwrit": [17, 39, 56, 62, 63, 81], "clobber": [17, 56], "tmov": 17, "side": [17, 27, 40, 42, 43, 56, 62, 63, 86], "apart": 17, "volatil": [17, 41, 56, 60, 81, 85], "lock": [17, 20, 39, 41, 42, 43, 61, 62, 63, 80, 85], "prevent": [17, 23, 27, 39, 40, 41, 42, 43, 56, 62, 63, 74, 80, 85], "cach": [17, 43, 56, 63, 78], "around": [17, 32, 40, 46, 56, 63], "earlyclobb": 17, "consum": 17, "jump": [17, 18, 27, 42, 50, 56, 62, 63, 80], "ti": 17, "8n": 17, "total": [18, 41, 74], "static": [18, 40, 42, 56, 62, 63, 73, 81, 85], "mcmodel": [18, 40, 79, 81], "contigu": [18, 39, 79], "256kb": [18, 79], "area": [18, 33, 39, 56, 67, 74, 79], "branch": [18, 79], "128kb": 18, "turn": [18, 40, 42, 47], "untru": 18, "resid": [18, 41, 51, 79, 80, 81], "ram": [18, 27, 41, 56, 62, 63, 76, 79, 80, 85], "ddr": [18, 63], "anywher": [18, 73], "suitabl": [18, 27, 40, 42, 56, 74, 76, 79], "limit": [18, 27, 29, 39, 43, 46, 47, 56, 70, 72, 79, 85], "meet": 18, "But": [18, 79, 81, 82, 85], "could": [18, 33, 40, 56, 66, 85], "obtain": [18, 41, 45, 56, 73, 74, 77, 79, 81, 85], "align": [19, 22, 27, 40, 41, 50, 56, 63], "typestr": 19, "lexic": 19, "convent": [19, 43, 65, 67], "float": [20, 25, 40, 48, 71, 73, 85], "hint": [20, 22], "preprocess": [20, 40], "book": 20, "onlin": 20, "hybrid": [20, 40, 79], "distinct": [22, 50], "explicit": [22, 29], "notion": [22, 25], "hand": [22, 39, 40, 86], "mod": 22, "behaviour": [22, 33, 39, 40, 41, 42, 43, 56, 64, 69, 75, 80, 85], "sizeof": [22, 81], "trap": [22, 27, 40, 55, 56, 62, 63, 81], "taken": [22, 23, 27, 29, 33, 42, 43, 48, 56, 62, 63, 64, 80, 85], "tri": [22, 73, 85], "optim": [22, 23, 56], "o0": [22, 40], "try": [22, 23, 33, 34, 41, 69], "underli": [22, 33, 40, 56, 61, 64, 85, 86], "protocol": [22, 27, 42, 56, 64, 69, 80, 85], "unequ": 22, "unsaf": [22, 23, 64], "safeti": [22, 23], "dereferenc": 23, "scope": [23, 27, 33, 42, 56, 64], "unrol": [23, 40], "iter": [23, 33, 37, 40, 57, 59, 77, 83, 85], "unabl": [23, 42, 72], "stackfunct": [23, 47], "stackcal": [23, 47], "prefer": [23, 33, 40, 41, 42, 43, 46, 48, 64, 67, 73, 74, 80, 85], "ones": [23, 37, 56, 63], "transmiss": 23, "fallthrough": [23, 40], "suppress": [23, 27, 40, 42, 56], "fastest": 25, "wide": [25, 58, 60, 74], "ieee": [25, 50, 85], "field": [25, 39, 40, 41, 50, 56, 59, 62, 63, 74, 78], "multiplex": [26, 27, 29, 41, 56], "pq": 26, "datasheet": [26, 39, 41, 43, 47, 51, 60, 76, 77, 79, 85], "wire": [26, 46, 62, 63, 76, 85], "superscript": 26, "distinguish": 26, "1a": 26, "xs1_port_1a": [26, 47], "31": [26, 41, 42], "bank": 26, "export": [26, 39, 51, 57, 59, 66, 76], "x0d00": 26, "portion": [26, 27], "wider": 26, "narrow": 26, "prioriti": [26, 43, 56, 63, 73, 74], "p1": [26, 47], "xs1_port_32a": 26, "p2": 26, "xs1_port_8b": 26, "p3": 26, "xs1_port_4c": [26, 27, 76], "x2d02": 26, "x2d09": 26, "x2d49": 26, "x2d70": 26, "x2d16": 26, "x2d19": 26, "x2d14": 26, "x2d15": 26, "x2d20": 26, "x2d21": 26, "28": [26, 37, 63, 72, 83], "xnd00": 26, "xnd01": 26, "1b": 26, "xnd02": 26, "4a": 26, "8a": 26, "16a": 26, "32a": 26, "xnd03": 26, "xnd04": 26, "4b": 26, "xnd05": 26, "xnd06": 26, "xnd07": 26, "xnd08": 26, "26": [26, 74], "xnd09": 26, "27": [26, 72], "xnd10": 26, "1c": 26, "xnd11": 26, "1d": [26, 63], "xnd12": 26, "1e": 26, "xnd13": 26, "1f": 26, "xnd14": 26, "4c": 26, "8b": 26, "xnd15": 26, "29": 26, "xnd16": 26, "4d": 26, "xnd17": 26, "xnd18": 26, "xnd19": 26, "xnd20": 26, "30": [26, 41, 42, 74], "xnd21": 26, "xnd22": 26, "1g": 26, "xnd23": 26, "1h": 26, "xnd24": 26, "1i": 26, "xnd25": 26, "1j": 26, "xnd26": 26, "4e": 26, "8c": 26, "16b": 26, "xnd27": 26, "xnd28": 26, "4f": 26, "xnd29": 26, "xnd30": 26, "xnd31": 26, "xnd32": 26, "xnd33": 26, "xnd34": 26, "1k": 26, "xnd35": 26, "1l": 26, "xnd36": 26, "1m": 26, "8d": 26, "xnd37": 26, "1n": 26, "xnd38": 26, "1o": 26, "xnd39": 26, "1p": 26, "xnd40": 26, "xnd41": 26, "xnd42": 26, "xnd43": 26, "xnd49": 26, "xnd50": 26, "xnd51": 26, "xnd52": 26, "xnd53": 26, "xnd54": 26, "xnd55": 26, "xnd56": 26, "xnd57": 26, "xnd58": 26, "xnd61": 26, "xnd62": 26, "xnd63": 26, "xnd64": 26, "xnd65": 26, "xnd66": 26, "xnd67": 26, "xnd68": 26, "xnd69": 26, "18": [26, 52, 59, 63, 81], "xnd70": 26, "gnu": [27, 40, 44, 65], "entrypoint": [27, 37], "say_hello": 27, "my_id": 27, "invoc": [27, 56, 77, 85], "pack": [27, 56, 62, 63], "typenam": 27, "signatur": [27, 39, 41, 56, 74], "job": [27, 56], "hard": [27, 29, 69, 76, 80], "previou": [27, 31, 33, 35, 39, 40, 41, 42, 56, 57, 59, 73, 77, 85, 86, 88], "were": [27, 56, 73, 83], "yet": [27, 56, 57, 59, 62, 63, 81], "suffici": [27, 56, 62, 63, 85], "calle": [27, 56], "hello_world": 27, "524288": 27, "22408": 27, "okai": 27, "1620": 27, "19528": 27, "1260": 27, "abl": [27, 41, 42, 51, 57, 59], "recurs": 27, "deduc": 27, "worst": [27, 64, 85], "discuss": [27, 74], "retriev": [27, 55, 56], "lib_xccor": 27, "ld": [27, 62, 63], "hwtimer_delai": [27, 56], "100000000": 27, "fabric": 27, "advantag": [27, 64, 79], "synchronis": [27, 37, 42, 43, 56, 62, 63], "sends_first": 27, "receives_first": 27, "channel_alloc": 27, "notic": [27, 32, 33, 42, 64], "simpli": [27, 64, 75, 82], "0x12345678": [27, 79], "lx": [27, 81], "decoupl": 27, "knowledg": [27, 39, 68], "chan_": 27, "imper": 27, "deadlock": 27, "regular": [27, 74], "handshak": [27, 56, 72], "particip": [27, 39, 56], "addition": [27, 29, 41, 56, 80], "progress": [27, 39, 41, 42, 74, 86], "sent": [27, 29, 41, 43, 47, 48, 56, 57, 59, 62, 63, 69, 73, 85], "desir": [27, 40, 42, 47, 48, 56, 80, 85], "incur": [27, 56], "penalti": [27, 56, 85], "often": [27, 29, 33, 36, 40, 45, 64, 85], "held": [27, 56, 62, 63], "s_chan_": 27, "counterpart": 27, "steam": 27, "insuffici": [27, 56], "outgo": 27, "queu": [27, 56], "becom": [27, 29, 42, 48, 56, 63], "tear": [27, 56], "down": [27, 29, 42, 56, 62, 63, 74, 85, 86], "remain": [27, 29, 46, 51, 56, 64, 74], "opportun": 27, "dealloc": [27, 56, 64], "starv": 27, "reason": [27, 29, 33, 39, 57, 59, 73, 85], "advis": [27, 39, 79], "leav": [27, 80, 85], "unlik": [27, 29, 61, 66], "xs1_port_": 27, "differenti": [27, 55], "xs1_port_16a": 27, "met": [27, 42, 51, 62, 63, 79], "light": 27, "led": [27, 62, 63, 85, 86], "button": [27, 56, 86], "updat": [27, 40, 41, 62, 63, 64, 77, 80], "rework": 27, "button_port": 27, "xs1_port_4d": [27, 76], "led_port": 27, "button_st": 27, "port_set_trigger_in_not_equ": [27, 56], "0x1": [27, 50], "import": [27, 42, 43, 80], "lib_xor": 27, "on_button_chang": 27, "conceptu": [27, 29], "good": [27, 48], "encourag": [27, 64], "collector": 27, "listen": [27, 29, 43, 85], "analog": [27, 56], "unix": [27, 86], "interest": [27, 37, 48, 82], "demultiplex": [27, 29, 63], "led_stat": 27, "on_tim": 27, "port_set_trigger_valu": [27, 56], "20000000": 27, "wherea": [27, 39, 42], "indefinit": [27, 29, 85], "interv": 27, "toggl": 27, "spend": 27, "isn": [27, 56, 83], "won": 27, "condition": 27, "aren": 27, "soft": [27, 85], "deleg": [27, 64], "drastic": 27, "improv": [27, 39, 40, 56, 69, 85], "drive": [27, 40, 42, 55, 56, 62, 63, 79, 85], "capabl": [27, 42, 43, 46, 56, 60, 69, 74], "about": [27, 29, 36, 40, 41, 42, 46, 47, 57, 59, 76, 82], "api": [27, 53, 54, 55, 69, 74, 78, 81, 84], "frame": [27, 42], "obviou": 27, "imposs": [27, 56], "site": 27, "belong": [27, 42, 52, 56, 62, 63], "hungriest": 27, "snippet": 27, "danger": 27, "func1": 27, "_attribute__": 27, "heavi": 27, "infeas": 27, "task_main": 27, "1024": [27, 51, 75, 76, 79], "my_function0": 27, "my_function1": 27, "unannot": 27, "wno": [27, 40], "reader": [28, 34], "familiar": [28, 34, 42, 53, 64], "fundament": [28, 34], "advanc": [28, 39, 40, 43, 46, 73], "transitori": 29, "ordinari": [29, 56], "never": [29, 56, 86], "cooper": 29, "practic": [29, 40, 42, 48, 80], "exchang": 29, "torn": 29, "diagram": [29, 41, 57, 59, 74, 77], "similar": [29, 39, 41, 43, 48, 56, 60, 69, 74, 75, 80, 85], "strictli": 29, "significantli": [29, 72, 77, 85], "simpler": 29, "distribut": [31, 64, 66, 75], "examplexcommoncmak": [31, 86, 88], "readm": 31, "pleas": [31, 68], "gdb": [32, 36, 43, 47, 82, 85], "websit": 32, "unusu": 32, "aim": [32, 34, 42, 82], "demonstr": [32, 41, 51, 64], "we": [32, 33, 35, 37, 56, 81, 82, 83, 85], "ring": [32, 62, 63], "across": [32, 42, 74, 76], "tile0_to_tile1": 32, "tile1_to_tile0": 32, "kick": 32, "cin": 32, "cout": 32, "tile0": [32, 33, 48], "core0": 32, "core1": [32, 62, 63], "tile1": [32, 33, 48], "rememb": 32, "io": [32, 33, 35, 36, 37, 43, 46, 48, 56, 63, 69, 70, 73, 75, 78, 82, 83, 84, 86, 88], "ll": 32, "observ": [32, 43, 56], "session": [32, 36, 42, 48, 85, 86], "0x00040000": [32, 62], "_start": [32, 50, 85], "focu": [32, 42], "subsequ": [32, 41, 42, 47, 52, 56, 62, 63, 64, 72, 74, 77, 80, 81, 85, 86], "inferior": 32, "breakpoint": [32, 36, 42, 62, 63], "0x40156": 32, "unexpect": [32, 80], "potenti": [32, 41, 42, 56, 85], "disp": 32, "enb": 32, "0x00040156": 32, "0x0004015a": 32, "restrict": [32, 39, 43, 56, 62, 63], "relev": [32, 51, 56, 70, 79, 83], "remot": [32, 42, 43, 51, 62, 63, 85], "39211": [32, 42], "tmp": [32, 42, 56, 82, 85], "593782": [32, 42], "i0_n0_t0": [32, 42], "i1_n0_t1": [32, 42], "examin": [32, 33, 45, 58, 75, 78], "halt": [32, 33, 42, 43, 80, 82], "2147614978": 32, "2147615234": 32, "0x4511c": 32, "auto": [32, 36, 42, 49, 53, 63, 73, 74], "0x000403f4": 32, "0x000403c4": 32, "asterisk": 32, "move": [32, 40, 42, 46, 48, 56, 64, 86], "repeatedli": [32, 41, 56], "quit": [32, 36, 42, 85], "partial": [32, 56, 77], "just": [32, 36, 37, 42, 43, 61, 63, 66, 67, 69, 71, 73, 74, 82, 85], "quickli": [32, 41, 42, 56], "reproduc": [32, 74], "scenario": [32, 64, 74], "batch": [32, 42], "cmd": [32, 41, 57, 59, 60, 74, 82], "txt": [32, 45], "slow": [33, 42, 46, 48, 63], "increas": [33, 40, 41, 43, 56, 69, 72, 77], "jtag": [33, 39, 41, 43, 46, 48, 50, 51, 62, 63, 69, 72, 77, 80, 85], "kernel": [33, 56, 62, 63], "plai": 33, "havoc": 33, "mitig": 33, "problem": [33, 36, 46], "bandwidth": [33, 69, 85], "conduct": 33, "net": 33, "impact": [33, 73], "thu": [33, 40, 56, 64, 74], "recommend": [33, 40, 41, 44, 56, 60, 64, 72, 73, 74, 79, 80, 81, 85], "presum": 33, "xml": [33, 45, 48, 50, 51, 67, 76, 79], "config": [33, 39, 40, 43, 45, 49, 53, 55, 56, 63, 67, 69, 71, 73, 85], "suffix": [33, 40, 45, 48, 67, 85], "xscopeconfig": [33, 40, 49, 53], "iomod": [33, 40, 48, 69], "recognis": [33, 42, 51, 76], "autogener": [33, 48], "previous": [33, 45, 56, 60, 64, 71, 85], "seemingli": 33, "instantan": 33, "adc": 33, "sampl": [33, 43, 56, 62, 63, 78, 84], "overhead": [33, 56, 84], "cpu": 33, "datatyp": [33, 42, 48, 63], "uint": [33, 48], "mv": [33, 48, 71, 85], "exploit": [33, 80], "highlight": [33, 51], "xscope_int": [33, 73, 85], "tile0_result": 33, "tile1_i": 33, "tile1_accumul": 33, "vcd": [33, 43, 47, 64, 69, 83, 85], "viewer": [33, 47, 64, 69], "gtkwave": [33, 43, 47, 64, 69], "look": [33, 53, 66, 67, 81, 82], "faster": [33, 41, 48, 69, 74, 79, 83], "much": [33, 41, 48, 50, 85], "better": [33, 42, 56], "tour": [34, 36], "pre": [34, 37, 40, 43, 63], "requisit": 34, "summari": [34, 40, 45, 82, 85], "probe": [34, 46, 49, 53, 69, 70, 71, 72, 73, 85], "syntax": [35, 40, 43], "grammar": 35, "pure": 35, "super": 35, "proce": 35, "topic": [35, 42], "my": [35, 77, 78], "xtag4": [36, 64, 85], "dedic": [36, 79], "micro": [36, 85], "plug": [36, 42, 63, 85], "xtag3": [36, 64, 85], "tell": [36, 62, 63, 86], "subdirectori": [36, 86], "deriv": [36, 40, 74, 79], "present": [36, 39, 41, 46, 69, 73, 75, 81, 86], "frequenc": [36, 43, 51, 62, 63, 72, 74, 76, 85], "qspi": [36, 76, 77], "ve": 36, "congratul": 36, "indirectli": 36, "insight": [36, 83, 85], "directli": [36, 39, 40, 41, 42, 43, 51, 56, 70, 71, 74, 80, 81], "instanc": [36, 40, 42, 43, 45, 51, 76, 77, 86], "0x400fc": 36, "brief": [36, 56], "Such": [37, 85], "36": [37, 83], "45": [37, 83, 85], "man": 38, "synopsi": [38, 53], "xobjdump": [38, 53, 81, 82, 85], "xgdbserver": [38, 53, 69], "monitor": [38, 42, 53, 62, 63, 85], "xflash": [38, 39, 40, 53, 60, 74, 77, 80, 81, 85, 86, 87], "xburn": [38, 41, 53, 55, 64, 80, 85], "csv": [38, 53, 64], "otp": [39, 41, 53, 55, 62, 63, 78], "burn": [39, 85], "undesir": [39, 74], "irrevers": [39, 55], "accommod": 39, "commonli": [39, 46], "provis": 39, "boot": [39, 40, 41, 42, 43, 49, 53, 54, 60, 62, 63, 64, 74, 78, 79, 80, 82, 84], "conjunct": [39, 41, 61], "bootload": [39, 41, 43, 74, 76, 79, 80, 81], "enforc": [39, 41, 64], "verif": [39, 41], "expos": [39, 41], "supplementari": 39, "bootabl": 39, "loadabl": [39, 50], "segment": [39, 50, 77, 80], "tupl": 39, "anyth": [39, 42, 63, 67, 71], "identif": [39, 57, 59, 74, 86], "dump": [39, 41, 46, 48], "spec": [39, 41, 57, 58, 59, 64, 77], "redund": [39, 40, 55], "subtli": 39, "perhap": 39, "accident": [39, 74], "damag": [39, 55], "enumer": [39, 40, 41, 42, 46, 56, 57, 73, 77, 80, 85], "chain": [39, 41, 46, 50, 51, 76, 77, 80], "serial": [39, 41, 43, 46, 60, 64, 74, 77, 85], "mhz": [39, 41, 43, 46, 51, 74, 76], "spi": [39, 51, 57, 58, 59, 60, 64, 74, 80], "ae": [39, 41, 78], "modul": [39, 41, 49, 53, 62, 63, 65, 78], "100": [39, 41, 63, 73, 74, 76], "5mhz": [39, 41, 43, 74], "genkei": [39, 80], "keyfil": [39, 41, 80], "decrypt": [39, 41, 80], "crypto": [39, 80], "overrid": [39, 40, 41, 48, 62, 63, 64, 67, 74], "plink": [39, 62, 63], "phase": [39, 40, 85, 86], "rewrit": 39, "diverg": 39, "confirm": [39, 41, 42, 82], "outfil": [39, 40, 41], "unmodifi": 39, "exec": [39, 41], "xn": [39, 40, 41, 45, 47, 49, 52, 53, 64, 70, 74, 76, 77, 79, 80, 82, 84], "xcc_device_path": [39, 40, 41, 51, 85], "doesn": [39, 40, 42, 43], "band": 39, "major": [39, 41, 50, 55, 57, 59], "occupi": [39, 79], "incorpor": 39, "record": [39, 41, 43, 46, 47, 55, 69, 70, 71, 72, 73], "adjac": 39, "0x1fe": 39, "0xffff0000": 39, "0xffff0001": 39, "0x1ff": 39, "0xdeadbeef": [39, 71, 79], "famili": [39, 55, 60, 64, 74, 85], "0x7fe": 39, "0x7ff": 39, "fourth": [39, 63, 85], "yield": 39, "exampleburn": 39, "serv": [39, 43, 63, 70], "retir": 39, "hex": 39, "manipul": [39, 45, 82], "corrupt": [39, 42, 47, 56, 74], "custom": [39, 41, 42, 71, 78], "toward": [39, 64], "reserv": [39, 50, 56, 62, 63, 74], "defn": 40, "infil": 40, "intermedi": 40, "xcc_default_target": 40, "tileref": [40, 76], "influenc": 40, "matter": 40, "repeat": [40, 43, 52, 57, 59, 86], "rightmost": 40, "fno": 40, "cpp": [40, 85], "cxx": [40, 86], "xi": 40, "ii": 40, "variant": [40, 41, 66, 85], "gnu89": 40, "gnu99": 40, "98": 40, "1998": 40, "fsubword": 40, "conveni": [40, 42, 43, 56, 69, 76, 82, 85], "xcc_target_path": [40, 85], "live": [40, 80], "likelihood": 40, "uncontrol": 40, "fashion": 40, "best": 40, "my_target": 40, "foverlai": 40, "overlai": 40, "syscal": [40, 47, 48, 69, 71, 73, 84], "fxscope": [40, 69, 70, 85], "iodest": [40, 48], "fcmdline": [40, 42, 43, 75], "stop": [40, 48, 56, 62, 63, 73, 80, 85], "proper": 40, "nonassembli": 40, "stdout": [40, 42, 69, 71, 85], "subprocess": [40, 42], "temp": [40, 48], "xmap": 40, "xmapper": 40, "fsyntax": 40, "wbidirect": 40, "qualifi": [40, 56, 79], "subscript": 40, "wcomment": 40, "comment": [40, 60, 79], "backslash": 40, "wimplicit": 40, "wmain": 40, "wmiss": 40, "brace": 40, "aggreg": [40, 56], "union": [40, 56], "bracket": [40, 43], "wparenthes": 40, "context": [40, 42, 79], "truth": 40, "peopl": 40, "confus": 40, "wreturn": 40, "wswitch": 40, "fall": [40, 56, 62, 63], "wtime": 40, "wunus": 40, "wall": 40, "wextra": 40, "extra": [40, 63, 66, 85, 87], "cast": [40, 42, 71], "thing": [40, 80], "incorrect": [40, 55, 57, 59], "overridden": [40, 41, 42, 59, 73], "k": [40, 41, 52, 63, 79], "els": [40, 62, 63, 77], "ambigu": [40, 43, 85], "constructor": [40, 85], "wconvers": 40, "wdiv": 40, "wfloat": 40, "wlarger": 40, "len": [40, 85], "larger": [40, 56, 57, 59, 77], "wpad": 40, "rearrang": 40, "smaller": [40, 79], "wreinterpret": 40, "reinterpret": [40, 74], "wshadow": 40, "shadow": 40, "wsign": 40, "wsystem": 40, "wundef": 40, "werror": 40, "fresourc": 40, "detect": [40, 42, 62, 63, 80, 85], "earli": 40, "fverbos": 40, "dumpmachin": 40, "dumpvers": 40, "multilib": 40, "seper": 40, "exclud": [40, 51], "deprec": [40, 65, 73], "expens": [40, 85], "abil": 40, "o1": 40, "o2": 40, "involv": 40, "tradeoff": 40, "o3": [40, 67], "funrol": 40, "finlin": 40, "caller": [40, 61], "predefin": 40, "md": 40, "basenam": 40, "overriden": 40, "mf": 40, "mmd": 40, "mp": [40, 63], "phoni": 40, "dummi": [40, 41, 60, 74], "makefil": [40, 53, 56, 65, 77, 86], "mt": 40, "far": [40, 42], "nostartfil": 40, "nodefaultlib": 40, "nostdlib": 40, "clkblk": [40, 43], "clk": [40, 51, 62, 63, 79], "unspecifi": [40, 41, 46, 56, 59, 86], "xs1_clkblk_ref": [40, 56, 62, 63], "wm": 40, "split": [40, 42, 43, 45, 66, 77, 81], "twice": [40, 63, 72], "isystem": 40, "iquot": 40, "xcc_include_path": 40, "xcc_xc_include_path": 40, "xcc_c_include_path": 40, "xcc_cplus_include_path": 40, "xcc_assembler_include_path": 40, "xcc_library_path": 40, "xcc_exec_prefix": 40, "subprogram": 40, "seperat": 40, "customis": [41, 42], "reset": [41, 42, 46, 56, 62, 63, 77, 81, 85], "accord": [41, 42, 63, 74], "rom": [41, 42, 47, 62, 63, 80], "trust": [41, 80, 86], "perman": [41, 63], "verifi": [41, 60, 80], "know": 41, "properti": [41, 42, 51, 63, 67, 69, 74, 81], "attribut": [41, 47, 48, 76, 79], "inquir": 41, "sfdp": [41, 51, 59, 60, 64, 77, 78], "discov": 41, "eras": [41, 51, 57, 59, 78], "writer": 41, "compress": [41, 64], "spars": 41, "transmit": [41, 62, 63, 69, 72, 74], "layout": [41, 42, 50, 72, 74], "sector": [41, 45, 51, 62, 76, 77, 78, 82], "factori": [41, 43, 57, 59, 60, 64, 74, 77, 80], "postfix": 41, "kilobyt": 41, "alia": [41, 46, 56], "raw": [41, 43, 56, 85], "arbitrari": [41, 42, 56], "chip": [41, 43, 50, 51, 56, 62, 63, 80], "ss": 41, "node": [41, 42, 43, 45, 47, 48, 49, 53, 62, 63, 78, 79, 80, 82, 85], "idnum": [41, 77], "idstr": [41, 77], "analyz": 41, "accordingli": 41, "encrypt": [41, 80], "disassembl": [41, 45], "aid": [41, 64, 77], "bypass": [41, 62, 63, 80], "verbos": [41, 43, 46, 67, 82], "noinq": 41, "densiti": [41, 74], "Will": [41, 62, 63], "experi": [41, 42, 69], "pll": [41, 43, 51, 62, 63, 76, 85], "7mhz": 41, "quad": [41, 59, 60, 78], "25mhz": [41, 63, 74], "33mhz": 41, "88mhz": 41, "62mhz": 41, "85mhz": 41, "83mhz": 41, "41": 41, "67mhz": 41, "50mhz": 41, "boundri": 41, "three": [41, 51, 63, 74, 76, 85], "file_": 41, "slight": [41, 56], "diagnos": [41, 46], "faulti": [41, 55], "bin": [41, 45, 77, 86, 88], "ppb": 41, "flat": [41, 45, 85], "whichev": [41, 56], "minimis": [41, 85], "adesto": [41, 60], "at25ff321a": [41, 60], "vast": [41, 55], "0x06": [41, 60, 74], "0x05": [41, 60, 74], "wren": [41, 74], "rdsr": [41, 74], "latch": 41, "wel": 41, "0x44eb": 41, "258": [41, 42], "0x00": [41, 63, 74], "0x01": [41, 74], "0xeb": [41, 74], "0xc7": 41, "0x80000005": 41, "0x0b": [41, 74], "257": 41, "poll": [41, 62, 63], "qe": [41, 60, 74], "qer": [41, 74], "protect": [41, 64, 78, 80], "0x82000000": 41, "0x82000001": 41, "concern": 41, "quirk": 41, "libquadflash": [41, 53, 54, 64, 74, 77], "inoper": 41, "incompat": [41, 60], "arg1": [42, 46, 47], "arg2": [42, 46, 47], "argn": [42, 46, 47], "noteworthi": 42, "situat": [42, 79, 81], "etc": 42, "tcp": [42, 43], "pattern": [42, 46, 56, 64], "ecosystem": 42, "gdbserver": 42, "openocd": 42, "helper": [42, 56], "child": [42, 56, 85], "server": [42, 43, 46, 69, 70, 71, 85], "Then": 42, "forcefulli": 42, "kill": [42, 85], "sigkil": 42, "shut": 42, "clean": [42, 71], "sigterm": 42, "posix": [42, 43], "properli": 42, "disassembli": [42, 45], "offici": 42, "ctrl": [42, 63, 85, 86], "arrow": 42, "scroll": 42, "histori": 42, "Or": [42, 56], "src": [42, 57, 59, 66], "sometim": [42, 67, 85], "resiz": 42, "refresh": [42, 43], "screen": 42, "primarili": [42, 61], "guidanc": 42, "essenti": 42, "unexpectedli": [42, 85], "reconfigur": 42, "simplest": [42, 67], "gdbinit": 42, "pagin": 42, "midwai": 42, "500": 42, "arbitrarili": [42, 71], "python": [42, 64], "pretti": 42, "printer": 42, "nice": 42, "erron": 42, "apropo": 42, "listdevic": 42, "although": [42, 85], "inspect": [42, 63, 85], "detach": [42, 43, 85], "starti": 42, "tiaa": 42, "spirit": 42, "pswitch_device_id0": [42, 62, 63], "revis": [42, 62, 63], "pid": 42, "analysi": [42, 47, 85], "hit": [42, 46, 85], "IN": [42, 62, 63], "nich": 42, "multinodebas": 42, "inc": 42, "3842": 42, "outc": 42, "snip": 42, "0x000802a8": 42, "__main__main_tile_0_combined_tile_0_u1": 42, "0xfff24": 42, "0x000802d2": 42, "__main__main_tile_0_combined_tile_0_u2": 42, "69378": 42, "65538": 42, "0x00080126": 42, "66306": 42, "66562": 42, "66818": 42, "67074": 42, "67330": 42, "67586": 42, "silent": [42, 69], "overrun": 42, "unlimit": [42, 43], "overwritten": [42, 47, 63], "self": 42, "momentarili": 42, "resum": [42, 85], "realtim": [42, 43, 46, 47, 69, 85], "my_func": [42, 85], "0x80402": [42, 85], "hbreak": [42, 85], "inject": [42, 43], "watch": [42, 62, 63, 85], "watchpoint": [42, 62, 63], "emul": [42, 85], "my_count": [42, 85], "0x80250": [42, 85], "50": 42, "awatch": [42, 85], "feel": 42, "xefil": 42, "xeload": 42, "xerun": 42, "xestart": 42, "xestarti": 42, "xedetach": 42, "catchpoint": 42, "whenev": [42, 56], "unhandl": 42, "whole": [42, 50, 74, 79], "disrupt": 42, "freez": 42, "secondari": [42, 51, 63], "lot": [42, 82], "inter": [42, 51, 72, 76], "algorithm": [42, 56, 64, 80], "no_color": 42, "colour": 42, "revert": [42, 56], "plain": 42, "monochrom": 42, "font": 42, "tty": 42, "shade": 42, "ansi": [42, 64], "palett": 42, "stub": [43, 73], "rsp": 43, "backdoor": 43, "debugrom": 43, "slower": 43, "shorten": [43, 82], "shortcut": [43, 48], "filepath": 43, "wrap": [43, 56, 63], "log": [43, 73, 74], "stderr": [43, 85], "redirect": [43, 47, 73, 85], "logspec": 43, "broadli": 43, "basi": [43, 74], "xdbg": 43, "packet": [43, 48, 61, 62, 63, 69, 73, 85], "dynam": [43, 62, 63, 69, 73], "seen": [43, 63, 72], "primari": [43, 69, 80, 86], "servic": [43, 56, 64, 76, 85], "portnum": [43, 85], "ephemer": 43, "portfil": 43, "2331": 43, "timeout": [43, 63, 85], "bt0u0x2": [43, 85], "bejmrj7v": [43, 85], "xs2a": [43, 46, 85], "squar": 43, "fresh": 43, "gtkw": 43, "easi": 43, "local_ip": 43, "local_port": 43, "localhost": [43, 47, 85], "client": [43, 69, 71], "race": [43, 84], "lost": [43, 63], "minut": 43, "gprof": [43, 47, 85], "captur": [43, 56, 62, 63, 73, 83, 84], "profil": [43, 73, 78, 84], "sim": 43, "tck": 43, "someth": [43, 85], "reboot": [43, 86], "rebootandexit": 43, "await": [43, 56, 85], "newest": 43, "downgrad": 43, "sswitch": [43, 62, 63], "instabl": 43, "pswitch": [43, 62, 63], "shouldn": 43, "realli": [43, 48, 75], "restart": [43, 86], "awar": 43, "mainten": [43, 56], "post": [43, 74], "ancillari": 43, "resynchronis": 43, "coordin": [43, 82], "readabl": 43, "portwidth": 43, "swmem": [43, 56, 63, 80, 81], "xdbg_log_level": 43, "firstli": 43, "legaci": [43, 74], "xdgb_log_level": 43, "strip": [45, 81], "xb": [45, 81], "sysconfig": [45, 82], "proginfo": [45, 82], "image_n": 45, "platform_def": 45, "program_info": 45, "image_n0c0": [45, 81], "image_n0c0_2": [45, 85], "_n": 45, "interleav": 45, "reli": [45, 64, 69], "uninitialis": 45, "role": 46, "wrapper": [46, 82], "everyth": 46, "v0jhnxmh": 46, "go": [46, 62, 63, 69, 86], "heavili": 46, "filter": 46, "especi": 46, "70": 46, "noreset": 46, "disconnect": [46, 57, 59, 71], "asynchron": [46, 62, 63], "giraff": [46, 75], "eleph": [46, 75], "dll": [47, 63, 71], "enclos": [47, 56], "stat": [47, 55, 71], "breakdown": 47, "past": [47, 56, 57, 59], "workspac": [47, 86, 88], "don": [47, 62, 63, 75], "_tracestart": 47, "_tracestop": 47, "analys": [47, 84], "subset": 47, "uart_tx": 47, "loopbackport": 47, "mandatori": 47, "offlin": [47, 64, 69, 83], "url": 47, "limt": 47, "xmt": 47, "reatim": 47, "12345": [47, 77], "discret": [48, 73], "shortnam": 48, "probe3": 48, "ethernet": 48, "eth": 48, "fwrite": [48, 85], "transport": [48, 64, 71, 73, 85], "freshli": 48, "startstop": 48, "interpol": 48, "statemachin": 48, "capitalis": 48, "children": [48, 51], "module_id_": 48, "module_id": 48, "preprocessor": [48, 51, 73], "module_id_shortnam": 48, "xscope_prob": [48, 72, 73], "ifndef": 48, "__xscope_probes_h__": 48, "probe_1": 48, "probe_2": 48, "eth_packet_count": 48, "endif": 48, "jtagchain": [49, 53, 76], "0x0": [50, 52, 74], "0x4": 50, "0x5": 50, "0x6": 50, "0x5555": 50, "0x2": [50, 79], "polynomi": 50, "0x04c11db7": 50, "802": 50, "0xffffffff": [50, 74, 81], "residu": 50, "0x3": 50, "0x8": 50, "0xffff": 50, "toolchain": 50, "0xc": 50, "marker": 50, "utf": [51, 76], "xmln": [51, 76], "xsi": [51, 76], "w3": [51, 76], "org": [51, 76], "2001": [51, 76, 85], "xmlschema": [51, 76], "schemaloc": [51, 76], "hierarchi": 51, "extmem": [51, 63, 76, 79, 80], "padctrl": [51, 79], "routingt": 51, "externaldevic": [51, 76], "pkg": 51, "una": [51, 76, 79], "qf60a": 51, "fb265": [51, 76, 79], "periph": [51, 62, 63, 76], "su": [51, 76], "config_": 51, "indentif": 51, "routingid": [51, 76], "inpackageid": [51, 76, 79], "oscil": [51, 62, 63, 76, 79], "khz": 51, "hz": 51, "oscillatorsrc": [51, 76], "systemfrequ": [51, 76, 79], "400mhz": 51, "pllfeedbackdivmin": 51, "feedback": [51, 62, 63], "referencefrequ": [51, 76, 79], "100mhz": [51, 56, 76, 79], "plldividerstageonereg": 51, "pllmultiplierstagereg": 51, "plldividerstagetworeg": 51, "secondarypllinputdiv": [51, 79], "secondaryplloutputdiv": [51, 79], "secondarypllfeedbackdiv": [51, 79], "refdiv": 51, "achiev": [51, 62, 63, 72, 85], "l16a": [51, 76, 79], "24mhz": [51, 63, 76, 79], "600mhz": [51, 76, 79], "xs1_port_1i": 51, "port_uart_tx": 51, "port_uart_rx": 51, "bootmod": [51, 76], "chapter": [51, 62, 63, 70], "bootflash": [51, 76, 79], "pick": [51, 88], "nodeid": [51, 76], "pinout": 51, "xla": 51, "proto": [51, 76], "service_funct": 51, "c1": 51, "c2": 51, "0x8000": [51, 63, 76], "xscope_host_data": [51, 73, 76, 85], "indentifi": [51, 62], "2wire": [51, 76], "5wire": [51, 76], "Of": [51, 85], "intra": 51, "4clk": 51, "xl": 51, "xl0": [51, 76], "xl1": 51, "xl2": 51, "xl3": 51, "xl4": 51, "xl5": 51, "xl6": 51, "xl7": 51, "xl8": 51, "pages": [51, 74, 76], "sectors": [51, 76], "numpag": [51, 74, 76], "spiflash": 51, "sqiflash": [51, 76], "quadspi": 51, "aspect": [51, 64], "port_spi_miso": [51, 77], "port_spi_ss": [51, 77], "port_spi_clk": [51, 77], "port_spi_mosi": [51, 77], "port_sqi_c": [51, 76, 77, 81], "port_sqi_sclk": [51, 76, 81], "port_sqi_sio": [51, 76, 77, 81], "qe_regist": 51, "jedec": [51, 57, 59, 74], "flash_qe_location_status_reg_0": [51, 81], "flash_qe_location_status_reg_1": 51, "qe_bit": 51, "flash_qe_bit_0": 51, "flash_qe_bit_7": 51, "s25fl116k": [51, 60], "4096": [51, 76], "16384": [51, 76], "jtagspe": 51, "n1": 51, "come": [51, 62, 63, 67, 80], "n2": 51, "indent": 52, "addess": 52, "000803a8": 52, "iprintf": 52, "0x81e04": 52, "307446": 52, "di": [52, 62], "00080390": 52, "0x81f24": 52, "307447": 52, "307448": 52, "307449": 52, "307450": 52, "307451": 52, "307452": 52, "307453": 52, "i0": 52, "i1": 52, "i2": 52, "i3": [52, 72], "i4": 52, "s0": 52, "s1": 52, "3261": 52, "0x42000": 52, "mem": 52, "val": 52, "inint": 52, "fetch": [52, 77, 81], "ink": [52, 62, 63], "inenb": 52, "rn": 52, "addr": [52, 77, 79], "who": [53, 64, 65], "figur": [53, 69, 74, 85, 86], "throughput": [53, 69], "benchmark": [53, 69, 85], "faq": [53, 85], "lib_xs1": [53, 54], "libflash": [53, 54, 60, 77, 78], "lib_otp": [53, 54], "module_build_info": [53, 65], "origin": [55, 56], "lib_otp3": 55, "otp3": 55, "lotp": 55, "lotp3": 55, "unnecessari": [55, 79], "struct": [55, 56, 57, 59], "otpport": 55, "otp_stat": 55, "statist": [55, 71], "gather": 55, "otp_conf": 55, "otp_siz": 55, "otp_ports_initi": 55, "otp_ports_t": 55, "otp_port": 55, "otp_program": 55, "reference_param": 55, "otpstats_get_stat": 55, "single_end": 55, "repair": 55, "otp_program_differenti": 55, "enhanc": 55, "otp_program_no_repair": 55, "failmap": 55, "unprogram": 55, "successfulli": [55, 56, 62, 63], "otp_program_differential_no_repair": 55, "otp_program_special_regist": 55, "otp_program_secure_config_regist": 55, "otpprogram_writeword_norepair": 55, "otp_read": 55, "otp_read_differenti": 55, "otp_read_special_regist": 55, "otp_read_secure_config_regist": 55, "ndebug": 56, "libxcore_xassert_is_assert": 56, "_xcore_xassert_empti": 56, "_xcore_xassert_hid": 56, "_x": 56, "_xcore_xassert_not_aft": 56, "_c": 56, "_xcore_xassert_tru": 56, "_condit": 56, "_xcore_xassert_fals": 56, "xassert": 56, "__condit": 56, "attent": 56, "ineffect": 56, "xassert_not": 56, "xassert_not_aft": 56, "__timestamp": 56, "onward": 56, "approxim": [56, 72], "libxcore_has_timing_assert": 56, "strongli": [56, 80], "resource_t": 56, "opaqu": 56, "chanend_alloc": 56, "chanend_fre": 56, "__c": 56, "ct_end": 56, "et_illegal_resourc": 56, "pend": [56, 62, 63], "et_resource_dep": 56, "chanend_set_dest": 56, "__dst": 56, "chanend_get_dest": 56, "chanend_out_byt": 56, "__b": 56, "chanend_out_word": 56, "__w": 56, "chanend_out_control_token": 56, "__ct": 56, "chanend_in_byt": 56, "chanend_in_word": 56, "chanend_in_control_token": 56, "chanend_check_control_token": 56, "chanend_test_control_token_next_byt": 56, "chanend_test_control_token_next_word": 56, "chanend_test_dest_loc": 56, "chanend_set_network": 56, "__net": 56, "chanend_get_network": 56, "chanend_out_end_token": 56, "chanend_check_end_token": 56, "et_link_error": 56, "__data": 56, "s_chan_out_byt": 56, "uint8_t": 56, "s_chan_out_buf_word": 56, "__buf": 56, "size_t": 56, "__n": 56, "et_load_stor": 56, "buf": [56, 73, 81, 85], "s_chan_out_buf_byt": 56, "s_chan_in_byt": 56, "s_chan_in_buf_word": 56, "s_chan_in_buf_byt": 56, "public": 56, "__xcore_transacting_chanend_t": 56, "transacting_chanend_t": 56, "chan_init_transaction_mast": 56, "temporarili": [56, 62, 63], "chan_init_transaction_slav": 56, "chan_complete_transact": 56, "intial": 56, "__tc": 56, "freed": 56, "accompani": 56, "t_chan_out_word": 56, "inout": 56, "tc": 56, "t_chan_out_byt": 56, "t_chan_out_buf_word": 56, "t_chan_out_buf_byt": 56, "t_chan_in_word": 56, "t_chan_in_byt": 56, "t_chan_in_buf_word": 56, "t_chan_in_buf_byt": 56, "constitu": 56, "xclock_t": 56, "clock_en": 56, "__id": 56, "clock_dis": 56, "__clk": 56, "clock_start": 56, "clock_stop": 56, "clock_set_source_port": 56, "__p": 56, "clock_set_source_clk_ref": 56, "clock_set_source_clk_xcor": 56, "correclti": 56, "clock_set_divid": 56, "__divid": 56, "clock_set_ready_src": 56, "__ready_sourc": 56, "ready_sourc": 56, "hwtimer_free_xc_tim": 56, "deallcoat": 56, "hwtimer_realloc_xc_tim": 56, "reallcoat": 56, "hw": 56, "et_ecal": 56, "__t": 56, "stall": [56, 69, 73], "hwtimer_get_trigger_tim": 56, "hwtimer_clear_trigger_tim": 56, "__time": 56, "hwtimer_wait_until": 56, "hwtimer_setup_select": 56, "hwtimer_setup_select_callback": 56, "tick": 56, "10n": [56, 72], "resolut": 56, "fire": 56, "__until": 56, "destroi": 56, "__period": 56, "hwtimer_time_aft": 56, "__a": 56, "henc": 56, "trivial": 56, "ahead": 56, "half": [56, 74, 79], "timeaft": 56, "get_reference_tim": 56, "libxcore_hwtimer_has_reference_tim": 56, "refenc": 56, "libxcore_kstack_word": 56, "kstack": 56, "interrupt_callback_t": 56, "define_interrupt_permit": 56, "__group": 56, "__ret": 56, "__root_funct": 56, "interrupt_permit": 56, "greediest": 56, "groupa": 56, "rootfunc": 56, "entrant": 56, "define_interrupt_callback": 56, "declare_interrupt_permit": 56, "groupb": 56, "anotherfunc": 56, "ret": 56, "retriv": 56, "__intrpt": 56, "res_setup_interrupt_callback": 56, "interrupt_callback": 56, "myfunc": 56, "declare_interrupt_callback": 56, "chanend_setup_interrupt_callback": 56, "callback": [56, 71, 85], "_setup_interrupt_callback": 56, "registr": [56, 69, 71, 73, 85], "interrupt_mask_al": 56, "triggerable_setup_interrupt_callback": 56, "triggerable_setup_event_vector": 56, "interrupt_unmask_al": 56, "unmask": 56, "availbl": 56, "__l": 56, "acquir": 56, "mutex": 56, "evict": [56, 79], "span": 56, "psuedo": 56, "leaast": 56, "recent": [56, 60, 62, 63, 79, 81], "invlid": 56, "queue": [56, 63], "idl": [56, 62, 63], "ongo": 56, "finish": [56, 57, 59], "minicache_prefetch": 56, "__address": 56, "prefetch": [56, 79, 81], "uncach": 56, "unalloc": 56, "minicache_flush": [56, 81], "dirti": [56, 81], "minicache_invalid": 56, "unflush": 56, "fork": 56, "par_func": 56, "pfunc": 56, "sole": [56, 67], "my_print_funct": 56, "_function": 56, "_argument": 56, "parallelis": 56, "_name": 56, "_arg_types_pack": 56, "dispatch": 56, "qualif": 56, "enum": [56, 57, 59, 73], "my_enum": 56, "thread_sum": 56, "argpack": 56, "had": [56, 64, 85, 86], "sum1": 56, "sum2": 56, "ints1": 56, "ints1_length": 56, "ints2": 56, "ints2_length": 56, "_argpack": 56, "par_sync": 56, "synchron": [56, 69, 73], "synchronizer_t": 56, "par_jobs_synchron": 56, "ordinarili": 56, "exhaust": [56, 60], "regardless": [56, 71], "portabl": 56, "meaning": 56, "__": 56, "That": [56, 69], "port_protocol_in_handshak": 56, "__readyin": 56, "__readyout": 56, "edg": [56, 62, 63, 76], "rise": [56, 62, 63], "port_set_sample_falling_edg": 56, "handshaken": [56, 62, 63], "readyin": 56, "readyout": 56, "port_protocol_out_handshak": 56, "__initi": 56, "port_protocol_in_strobed_mast": 56, "strobe": [56, 62, 63], "set_port_sample_delai": 56, "port_protocol_out_strobed_mast": 56, "port_protocol_in_strobed_slav": 56, "port_protocol_out_strobed_slav": 56, "port_timestamp_min": 56, "legal": [56, 61], "port_timestamp_max": 56, "largest": 56, "port_timestamp_t": 56, "port_type_t": 56, "port_unbuff": 56, "port_buff": 56, "port_start_buff": 56, "afterward": 56, "inout_data": 56, "no_invert": 56, "rising_edg": 56, "no_readi": 56, "port_enable_buff": 56, "port_reset": 56, "__transfer_width": 56, "serialis": 56, "deserialis": 56, "port_set_transfer_width": 56, "port_set_buff": 56, "port_set_unbuff": 56, "port_write_control_word": 56, "__word": 56, "port_set_clock": 56, "port_set_inout_data": 56, "port_set_out_clock": 56, "port_set_out_readi": 56, "port_set_invert": 56, "port_set_no_invert": 56, "port_set_sample_rising_edg": 56, "port_set_mast": 56, "port_set_ready_strob": 56, "port_set_ready_handshak": 56, "port_protocol_": 56, "port_set_slav": 56, "port_set_no_readi": 56, "port_get_trigger_tim": 56, "port_set_trigger_tim": 56, "port_clear_trigger_tim": 56, "trigger_tim": 56, "uncondition": 56, "trigger_in": 56, "port_set_trigger_in_equ": 56, "__v": 56, "trigger_in_equ": 56, "trigger_in_not_equ": 56, "port_clear_trigger_in": 56, "port_peek": 56, "direciton": 56, "whatev": 56, "port_out_shift_right": 56, "port_in_shift_right": 56, "port_out_at_tim": 56, "port_in_at_tim": 56, "port_out_shift_right_at_tim": 56, "port_in_shift_right_at_tim": 56, "port_in_when_pinseq": 56, "__pt": 56, "__valu": 56, "port_in_when_pinsneq": 56, "port_in_shift_right_when_pinseq": 56, "port_in_shift_right_when_pinsneq": 56, "port_clear_buff": 56, "port_endin": 56, "port_force_input": 56, "port_sync": 56, "port_set_shift_count": 56, "__sc": 56, "port_out_part_word": 56, "__d": 56, "__bitp": 56, "port_time_aft": 56, "porttimeaft": 56, "socket": 56, "select_macro": 56, "case_macro": 56, "case_label": 56, "case_termin": 56, "compound": 56, "inclos": 56, "default_": 56, "ever": 56, "skip": [56, 85], "inner": 56, "goto": [56, 82], "mutual": 56, "upspecifi": 56, "button_up": 56, "button_event_count": 56, "button_chanend": 56, "event_button_chanend": 56, "led_chanend": 56, "event_led_chanend": 56, "default_label": 56, "select_reset": 56, "case_": 56, "guarate": 56, "prioti": 56, "boost": 56, "stead": 56, "_re": 56, "_label": 56, "_guard_expr": 56, "swmem_evict_size_word": [56, 81], "swmem_evict_t": [56, 81], "evict_slot_t": [56, 81], "slot": 56, "evict_mask_t": 56, "swmem_evict_get": [56, 81], "swmem_evict_fre": [56, 81], "__r": 56, "swmem_evict_in_address": [56, 81], "fulfil": 56, "unblock": [56, 62, 63], "swmem_evict_read_word": 56, "swmem_evict_read_word_don": 56, "swmem_evict_to_buff": [56, 81], "__slot": 56, "__word_index": 56, "swmem_evict_get_dirty_mask": [56, 81], "bytewis": 56, "requesst": 56, "swmem_fill_size_word": [56, 81], "swmem_fill_buffer_t": [56, 81], "swmem_fill_t": [56, 81], "fill_slot_t": [56, 81], "swmem_fill_get": [56, 81], "swmem_fill_fre": [56, 81], "swmem_fill_in_address": [56, 81], "swmem_fill_populate_from_buff": [56, 81], "swmem_fill_populate_word": 56, "swmem_fill_populate_word_don": [56, 81], "word_index": 56, "__sourc": 56, "0th": 56, "xthread_t": 56, "joinabl": 56, "threadgroup_t": 56, "jointli": 56, "thread_function_t": 56, "thread_mode_t": 56, "local_thread_mode_set_bit": 56, "local_thread_mode_clear_bit": 56, "local_thread_mode_get_bit": 56, "thread_mode_fast": 56, "thread_mode_high_prior": 56, "thread_group_alloc": 56, "thread_group_fre": 56, "consequ": [56, 64], "thread_group_wait_and_fre": 56, "thread_group_add": 56, "__func": 56, "__argument": 56, "__stack_bas": 56, "thead": 56, "func": 56, "stack_bas": 56, "word_siz": 56, "thread_group_start": 56, "__xcore_bool_t": 56, "thread_group_try_add": 56, "thread_group_wait": 56, "xthread_alloc_and_start": 56, "waitabl": 56, "xthread_wait_and_fre": 56, "reus": [56, 80], "__xthread": 56, "run_async": 56, "wether": 56, "__mem_bas": 56, "mem_bas": 56, "__mode": 56, "disjunuct": 56, "whatsoev": 56, "unset": [56, 80], "disjunct": 56, "configurataion": 56, "interrup": 56, "triggerable_ev_bas": 56, "iunterrupt": 56, "__resourc": 56, "__label": 56, "triggerable_wait_ev": 56, "ill": 56, "triggerable_enable_trigg": 56, "triggerable_set_trigger_en": 56, "triggerable_take_ev": 56, "__xcore_interrupt_callback_t": 56, "__re": 56, "port_enable_trigg": 56, "triggerable_disable_trigg": 56, "__enabl": 56, "enaabl": 56, "triggerable_disable_al": 56, "fl_connect": [57, 59, 77], "fl_connecttodevic": [57, 59, 77], "fl_spiport": [57, 77], "spimiso": 57, "spiss": 57, "spiclk": 57, "spimosi": 57, "spiclkblk": 57, "fl_devicespec": 57, "succe": [57, 59], "fl_getjedecid": [57, 59], "0x9f": [57, 59, 74], "fl_getflashtyp": [57, 74], "altera_epcs1": 57, "atmel_at25df041a": 57, "atmel_at25fs010": 57, "st_m25pe10": 57, "st_m25pe20": 57, "winbond_w25x40": 57, "fl_flashid": 57, "flashid": 57, "fl_getflashs": [57, 59], "fl_copyspec": [57, 59], "dest": [57, 59, 62, 63], "fl_getlibrarystatu": [57, 59], "bitmask": [57, 59, 74], "library_error_pagesize_miss": [57, 59], "library_error_numpages_miss": [57, 59], "library_error_sectorsize_miss": [57, 59], "fl_librarystatu": [57, 59], "incomplet": [57, 59], "fl_command": [57, 59], "num_in": [57, 59], "num_out": [57, 59], "fl_disconnect": [57, 59, 77], "fl_getimageinfo": [57, 59], "fl_bootimageinfo": [57, 59, 77], "bootimageinfo": [57, 59], "fl_getfactoryimag": [57, 59, 77], "fl_getnextbootimag": [57, 59, 77], "fl_getimagetag": [57, 59], "magic": [57, 59], "fl_getimagevers": [57, 59], "fl_getimageaddress": [57, 59], "fl_getimages": [57, 59], "fl_gettoolsmajor": [57, 59], "fl_gettoolsminor": [57, 59], "fl_gettoolspatch": [57, 59], "fl_getimageformat": [57, 59], "fl_startimagereplac": [57, 59, 77], "maxsiz": [57, 59], "prepar": [57, 59, 77, 78], "old": [57, 59], "signifi": [57, 59, 77], "fl_startimageadd": [57, 59, 77], "fl_startimageaddat": [57, 59], "fl_writeimagepag": [57, 59, 77], "fl_writeimageend": [57, 59], "fl_startimageread": [57, 59], "fl_readimagepag": [57, 59], "fl_deleteimag": [57, 59], "uniform": [57, 59], "preserv": [57, 59, 74], "erasur": [57, 59], "fl_getdatapartitions": [57, 59], "fl_readdata": [57, 59], "dst": [57, 59], "fl_getwritescratchs": [57, 59], "fl_writedata": [57, 59], "fl_getpages": [57, 59, 77], "fl_getnumdatapag": [57, 59], "fl_writedatapag": [57, 59], "th": [57, 59], "big": [57, 59], "fl_readdatapag": [57, 59], "fl_getnumdatasector": [57, 59], "fl_getdatasectors": [57, 59], "fl_erasedatasector": [57, 59], "fl_erasealldatasector": [57, 59], "market": [58, 60, 74, 77], "altera": 58, "epcs1": 58, "amic": [58, 74], "a25l016": 58, "a25l40p": 58, "a25l40pt": 58, "a25l40pum": 58, "a25l80p": 58, "atmel": 58, "at25df021": 58, "at25df041a": 58, "at25f512": 58, "at25fs010": 58, "esmt": [58, 74], "f25l004a": 58, "macronix": [58, 74], "mx25l1005c": 58, "micron": 58, "m25p40": 58, "numonyx": [58, 74], "m25p10": 58, "m25p16": 58, "m45p10e": 58, "spansion": [58, 60], "s25fl204k": 58, "sst": 58, "sst25vf010": 58, "sst25vf016": 58, "sst25vf040": 58, "st": [58, 62, 63], "microelectron": 58, "m25pe10": 58, "m25pe20": 58, "winbond": [58, 60], "w25x10": 58, "w25x20": 58, "w25x40": 58, "xmos_tool_path": [58, 85], "specenum": 58, "specmacro": 58, "advic": [58, 60], "quadflash": [59, 77], "fl_qspiport": [59, 77], "qspic": 59, "qspisclk": 59, "qspisio": 59, "qspiclkblk": 59, "fl_quaddevicespec": 59, "fl_connecttodevicelight": [59, 64], "footprint": [59, 64, 85], "amend": [59, 88], "library_warning_pagesize_mismatch": 59, "library_warning_numpages_mismatch": 59, "library_warning_quadenable_mismatch": 59, "discover": [60, 74], "20mhz": 60, "reprogram": 60, "lack": 60, "histor": 60, "favour": 60, "at25ff161a": 60, "71h": 60, "0x71": 60, "0x20": [60, 79, 82], "20h": [60, 74], "ditto": 60, "issi": [60, 74], "is25lp016d": 60, "is25lp032": 60, "is25lp064": 60, "is25lp080d": 60, "is25lp128": 60, "is25lq016b": 60, "is25lq032b": 60, "is25lq080b": 60, "s25fl132k": 60, "s25fl164k": 60, "w25q128jv": 60, "w25q16jv": 60, "w25q32jv": 60, "w25q64jv": 60, "routin": [61, 64], "getp": [61, 62, 63], "reg": 61, "setp": [61, 62, 63], "read_pswitch_reg": [61, 62, 63], "tileid": 61, "acknowledg": [61, 62, 63], "read_sswitch_reg": [61, 62, 63], "write_pswitch_reg": [61, 62, 63], "write_pswitch_reg_no_ack": 61, "write_sswitch_reg": [61, 62, 63], "write_sswitch_reg_no_ack": 61, "get_local_tile_id": 61, "reflect": [61, 62, 63], "succeed": [61, 63], "get_tile_id": 61, "get_logical_core_id": 61, "unpack": [62, 63], "subfield": [62, 63], "xs2apsregist": 62, "ps_dbg_scratch": [62, 63], "scratch": [62, 63], "all_bit": [62, 63], "xs1_num_ps_dbg_scratch": [62, 63], "xs1_ps_dbg_scratch_0": [62, 63], "xs1_ps_dbg_scratch_1": [62, 63], "xs1_ps_dbg_scratch_2": [62, 63], "xs1_ps_dbg_scratch_3": [62, 63], "xs1_ps_dbg_scratch_4": [62, 63], "xs1_ps_dbg_scratch_5": [62, 63], "xs1_ps_dbg_scratch_6": [62, 63], "xs1_ps_dbg_scratch_7": [62, 63], "ps_dbg_ibreak_addr": [62, 63], "xs1_num_ps_dbg_ibreak_addr": [62, 63], "xs1_ps_dbg_ibreak_addr_0": [62, 63], "xs1_ps_dbg_ibreak_addr_1": [62, 63], "xs1_ps_dbg_ibreak_addr_2": [62, 63], "xs1_ps_dbg_ibreak_addr_3": [62, 63], "ps_dbg_ibreak_ctrl": [62, 63], "brk_enabl": [62, 63], "ibrk_condit": [62, 63], "ibreak_addr": [62, 63], "brk_thread": [62, 63], "xs1_num_ps_dbg_ibreak_ctrl": [62, 63], "xs1_ps_dbg_ibreak_ctrl_0": [62, 63], "xs1_ps_dbg_ibreak_ctrl_1": [62, 63], "xs1_ps_dbg_ibreak_ctrl_2": [62, 63], "xs1_ps_dbg_ibreak_ctrl_3": [62, 63], "ps_dbg_dwatch_addr1": [62, 63], "xs1_num_ps_dbg_dwatch_addr1": [62, 63], "xs1_ps_dbg_dwatch_addr1_0": [62, 63], "xs1_ps_dbg_dwatch_addr1_1": [62, 63], "xs1_ps_dbg_dwatch_addr1_2": [62, 63], "xs1_ps_dbg_dwatch_addr1_3": [62, 63], "ps_dbg_dwatch_addr2": [62, 63], "xs1_num_ps_dbg_dwatch_addr2": [62, 63], "xs1_ps_dbg_dwatch_addr2_0": [62, 63], "xs1_ps_dbg_dwatch_addr2_1": [62, 63], "xs1_ps_dbg_dwatch_addr2_2": [62, 63], "xs1_ps_dbg_dwatch_addr2_3": [62, 63], "ps_dbg_dwatch_ctrl": [62, 63], "dbrk_condit": [62, 63], "AND": [62, 63], "OR": [62, 63], "brk_load": [62, 63], "xs1_num_ps_dbg_dwatch_ctrl": [62, 63], "xs1_ps_dbg_dwatch_ctrl_0": [62, 63], "xs1_ps_dbg_dwatch_ctrl_1": [62, 63], "xs1_ps_dbg_dwatch_ctrl_2": [62, 63], "xs1_ps_dbg_dwatch_ctrl_3": [62, 63], "ps_dbg_rwatch_addr1": [62, 63], "xs1_num_ps_dbg_rwatch_addr1": [62, 63], "xs1_ps_dbg_rwatch_addr1_0": [62, 63], "xs1_ps_dbg_rwatch_addr1_1": [62, 63], "xs1_ps_dbg_rwatch_addr1_2": [62, 63], "xs1_ps_dbg_rwatch_addr1_3": [62, 63], "ps_dbg_rwatch_addr2": [62, 63], "xs1_num_ps_dbg_rwatch_addr2": [62, 63], "xs1_ps_dbg_rwatch_addr2_0": [62, 63], "xs1_ps_dbg_rwatch_addr2_1": [62, 63], "xs1_ps_dbg_rwatch_addr2_2": [62, 63], "xs1_ps_dbg_rwatch_addr2_3": [62, 63], "ps_dbg_rwatch_ctrl": [62, 63], "rbrk_condit": [62, 63], "xs1_num_ps_dbg_rwatch_ctrl": [62, 63], "xs1_ps_dbg_rwatch_ctrl_0": [62, 63], "xs1_ps_dbg_rwatch_ctrl_1": [62, 63], "xs1_ps_dbg_rwatch_ctrl_2": [62, 63], "xs1_ps_dbg_rwatch_ctrl_3": [62, 63], "xs1_ps_ram_bas": [62, 63], "ps_ram_bas": [62, 63], "word_address_bit": [62, 63], "xs1_ps_vector_bas": [62, 63], "ps_vector_bas": [62, 63], "vector_bas": [62, 63], "xs1_ps_xcore_ctrl0": [62, 63], "ps_xcore_ctrl0": [62, 63], "xcore_ctrl0_usb_en": [62, 63], "ulpi": 62, "xcore_ctrl0_usb_mod": 62, "utmi": [62, 63], "xcore_ctrl0_clk_divider_en": [62, 63], "xcore_ctrl0_clk_divider_dyn": [62, 63], "xcore_ctrl0_rgmii_en": 62, "rgmii": 62, "xcore_ctrl0_rgmii_divid": 62, "tx": [62, 63], "minu": 62, "xcore_ctrl0_rgmii_delai": 62, "xs1_ps_boot_config": [62, 63], "ps_boot_config": [62, 63], "boot_config_pll_mode_pin": [62, 63], "boot_config_boot_from_jtag": [62, 63], "boot_config_boot_from_ram": [62, 63], "boot_config_disable_otp_pol": [62, 63], "boot_config_core1_power_down_n": [62, 63], "boot_config_secure_boot": [62, 63], "boot_mod": [62, 63], "boot_config_processor": [62, 63], "xs1_ps_boot_statu": [62, 63], "ps_boot_statu": [62, 63], "boot_status_l": [62, 63], "boot_status_bit": [62, 63], "xs1_ps_security_config": [62, 63], "ps_security_config": [62, 63], "secur_cfg_disable_xcore_jtag": [62, 63], "tap": [62, 63], "secur_cfg_disable_pll_jtag": [62, 63], "secur_cfg_secure_boot": [62, 63], "secur_cfg_otp_reduanacy_en": 62, "reduanaci": 62, "secur_cfg_otp_sector_lock": 62, "secur_cfg_otp_master_lock": 62, "secur_cfg_disable_global_debug": [62, 63], "secur_cfg_disable_access": [62, 63], "xs1_ps_ring_osc_ctrl": [62, 63], "ps_ring_osc_ctrl": [62, 63], "random": [62, 63, 80], "ring_osc_perph_en": [62, 63], "ring_osc_core_en": [62, 63], "xs1_ps_ring_osc_data0": [62, 63], "ps_ring_osc_data0": [62, 63], "cell": [62, 63], "ring_osc_data": [62, 63], "xs1_ps_ring_osc_data1": [62, 63], "ps_ring_osc_data1": [62, 63], "xs1_ps_ring_osc_data2": [62, 63], "ps_ring_osc_data2": [62, 63], "xs1_ps_ring_osc_data3": [62, 63], "ps_ring_osc_data3": [62, 63], "xs1_ps_unavailable_resourc": [62, 63], "ps_unavailable_resourc": [62, 63], "ram_mask": [62, 63], "64k": [62, 63], "unavail": [62, 63], "thread_mask": [62, 63], "rgmii_dis": 62, "xs1_ps_ram_siz": [62, 63], "ps_ram_siz": [62, 63], "xs1_ps_ram_rma": 62, "ps_ram_rma": 62, "rma0": 62, "margin": 62, "rma1": 62, "rma2": 62, "rma3": 62, "xs1_ps_rom_rma": [62, 63], "ps_rom_rma": [62, 63], "xs1_ps_dbg_ssr": [62, 63], "ps_dbg_ssr": [62, 63], "sr_eebl": [62, 63], "sr_iebl": [62, 63], "sr_inenb": [62, 63], "sr_inint": [62, 63], "sr_ink": [62, 63], "sr_wait": [62, 63], "sr_fast": [62, 63], "sr_di": [62, 63], "sr_kedi": [62, 63], "sr_queue": [62, 63], "xs1_ps_dbg_spc": [62, 63], "ps_dbg_spc": [62, 63], "xs1_ps_dbg_ssp": [62, 63], "ps_dbg_ssp": [62, 63], "ssp": [62, 63], "xs1_ps_dbg_t_num": [62, 63], "ps_dbg_t_num": [62, 63], "dbg_t_num_num": [62, 63], "xs1_ps_dbg_t_reg": [62, 63], "ps_dbg_t_reg": [62, 63], "dbg_t_reg_reg": [62, 63], "xs1_ps_dbg_type": [62, 63], "ps_dbg_type": [62, 63], "dbg_type_caus": [62, 63], "dbg_type_t_num": [62, 63], "dbg_type_hw_num": [62, 63], "xs1_ps_dbg_data": [62, 63], "ps_dbg_data": [62, 63], "countain": [62, 63], "xs1_ps_dbg_run_ctrl": [62, 63], "ps_dbg_run_ctrl": [62, 63], "dbg_run_ctrl_stop": [62, 63], "hot": [62, 63], "xs2apswitchregist": 62, "pswitch_dbg_scratch": [62, 63], "xs1_num_pswitch_dbg_scratch": [62, 63], "xs1_pswitch_dbg_scratch_0_num": [62, 63], "pswitch_dbg_ctrl": [62, 63], "xs1_pswitch_dbg_scratch_1_num": [62, 63], "xs1_pswitch_dbg_scratch_2_num": [62, 63], "xs1_pswitch_dbg_scratch_3_num": [62, 63], "xs1_pswitch_dbg_scratch_4_num": [62, 63], "xs1_pswitch_dbg_scratch_5_num": [62, 63], "xs1_pswitch_dbg_scratch_6_num": [62, 63], "xs1_pswitch_dbg_scratch_7_num": [62, 63], "xs1_pswitch_device_id0_num": [62, 63], "device_id0_vers": [62, 63], "device_id0_revis": [62, 63], "device_id0_nod": [62, 63], "device_id0_pid": [62, 63], "xs1_pswitch_device_id1_num": [62, 63], "pswitch_device_id1": [62, 63], "device_id1_num_thread": [62, 63], "device_id1_num_sync": [62, 63], "device_id1_num_lock": [62, 63], "device_id1_num_chanend": [62, 63], "xs1_pswitch_device_id2_num": [62, 63], "pswitch_device_id2": [62, 63], "device_id2_num_tim": [62, 63], "device_id2_num_clkblk": [62, 63], "xs1_pswitch_device_id3_num": [62, 63], "pswitch_device_id3": [62, 63], "xs1_pswitch_dbg_ctrl_num": [62, 63], "crw": [62, 63], "dbg_ctrl_pswitch_ro_ext": [62, 63], "ro": [62, 63], "dbg_ctrl_pswitch_ro": [62, 63], "xs1_pswitch_dbg_int_num": [62, 63], "pswitch_dbg_int": [62, 63], "dbg_int_req_dbg": [62, 63], "dbg_int_in_dbg": [62, 63], "xs1_pswitch_pll_clk_divider_num": [62, 63], "pswitch_pll_clk_divid": [62, 63], "pll_clk_divid": [62, 63], "pll_clk_disabl": [62, 63], "xs1_pswitch_secu_config_num": [62, 63], "pswitch_secu_config": [62, 63], "xs1_pswitch_t0_pc_num": [62, 63], "pswitch_t0_pc": [62, 63], "xs1_pswitch_t1_pc_num": [62, 63], "pswitch_t1_pc": [62, 63], "xs1_pswitch_t2_pc_num": [62, 63], "pswitch_t2_pc": [62, 63], "xs1_pswitch_t3_pc_num": [62, 63], "pswitch_t3_pc": [62, 63], "xs1_pswitch_t4_pc_num": [62, 63], "pswitch_t4_pc": [62, 63], "xs1_pswitch_t5_pc_num": [62, 63], "pswitch_t5_pc": [62, 63], "xs1_pswitch_t6_pc_num": [62, 63], "pswitch_t6_pc": [62, 63], "xs1_pswitch_t7_pc_num": [62, 63], "pswitch_t7_pc": [62, 63], "xs1_pswitch_t0_sr_num": [62, 63], "pswitch_t0_sr": [62, 63], "xs1_pswitch_t1_sr_num": [62, 63], "pswitch_t1_sr": [62, 63], "xs1_pswitch_t2_sr_num": [62, 63], "pswitch_t2_sr": [62, 63], "xs1_pswitch_t3_sr_num": [62, 63], "pswitch_t3_sr": [62, 63], "xs1_pswitch_t4_sr_num": [62, 63], "pswitch_t4_sr": [62, 63], "xs1_pswitch_t5_sr_num": [62, 63], "pswitch_t5_sr": [62, 63], "xs1_pswitch_t6_sr_num": [62, 63], "pswitch_t6_sr": [62, 63], "xs1_pswitch_t7_sr_num": [62, 63], "pswitch_t7_sr": [62, 63], "xs2asswitchregist": 62, "sswitch_slink": [62, 63], "link_src_inus": [62, 63], "link_dst_inus": [62, 63], "link_junk": [62, 63], "junk": [62, 63], "thrown": [62, 63], "awai": [62, 63], "link_network": [62, 63], "link_direct": [62, 63], "slink_src_target_id": [62, 63], "slink_src_target_typ": [62, 63], "src_target": [62, 63], "slink": [62, 63], "ssctl": [62, 63], "xs1_num_sswitch_slink": [62, 63], "xs1_sswitch_slink_0_num": [62, 63], "xs1_sswitch_slink_1_num": [62, 63], "xs1_sswitch_slink_2_num": [62, 63], "xs1_sswitch_slink_3_num": [62, 63], "xs1_sswitch_slink_4_num": [62, 63], "xs1_sswitch_slink_5_num": [62, 63], "xs1_sswitch_slink_6_num": [62, 63], "xs1_sswitch_slink_7_num": [62, 63], "xs1_sswitch_slink_8_num": [62, 63], "sswitch_plink": [62, 63], "plink_src_target_id": [62, 63], "plink_src_target_typ": [62, 63], "xs1_num_sswitch_plink": [62, 63], "xs1_sswitch_plink_0_num": [62, 63], "xs1_sswitch_plink_1_num": [62, 63], "xs1_sswitch_plink_2_num": [62, 63], "xs1_sswitch_plink_3_num": [62, 63], "xs1_sswitch_plink_4_num": [62, 63], "xs1_sswitch_plink_5_num": [62, 63], "xs1_sswitch_plink_6_num": [62, 63], "xs1_sswitch_plink_7_num": [62, 63], "sswitch_xlink": [62, 63], "xlink_inter_token_delai": [62, 63], "min": [62, 63, 74], "xlink_intra_token_delai": [62, 63], "witin": [62, 63], "xlink_rx_reset": [62, 63], "xlink_hello": [62, 63], "credit": [62, 63], "tx_credit": [62, 63], "rx_credit": [62, 63], "xlink_rx_error": [62, 63], "rx": [62, 63], "xlink_wid": [62, 63], "xlink_en": [62, 63], "mux": [62, 63], "xs1_num_sswitch_xlink": [62, 63], "xs1_sswitch_xlink_0_num": [62, 63], "xs1_sswitch_xlink_1_num": [62, 63], "xs1_sswitch_xlink_2_num": [62, 63], "xs1_sswitch_xlink_3_num": [62, 63], "xs1_sswitch_xlink_4_num": [62, 63], "xs1_sswitch_xlink_5_num": [62, 63], "xs1_sswitch_xlink_6_num": [62, 63], "xs1_sswitch_xlink_7_num": [62, 63], "xs1_sswitch_xlink_8_num": [62, 63], "sswitch_xstat": [62, 63], "ie": [62, 63], "xstatic_dest_chan_end": [62, 63], "xstatic_dest_proc": [62, 63], "xstatic_en": [62, 63], "xs1_num_sswitch_xstat": [62, 63], "xs1_sswitch_xstatic_0_num": [62, 63], "xs1_sswitch_xstatic_1_num": [62, 63], "xs1_sswitch_xstatic_2_num": [62, 63], "xs1_sswitch_xstatic_3_num": [62, 63], "xs1_sswitch_xstatic_4_num": [62, 63], "xs1_sswitch_xstatic_5_num": [62, 63], "xs1_sswitch_xstatic_6_num": [62, 63], "xs1_sswitch_xstatic_7_num": [62, 63], "xs1_sswitch_device_id0_num": [62, 63], "sswitch_device_id0": [62, 63], "ss_device_id0_vers": [62, 63], "ss_device_id0_revis": [62, 63], "ss_device_id0_boot_ctrl": [62, 63], "bootctl": [62, 63], "xs1_sswitch_device_id1_num": [62, 63], "sswitch_device_id1": [62, 63], "ss_device_id1_num_plinks_per_proc": [62, 63], "ss_device_id1_num_processor": [62, 63], "ss_device_id1_num_slink": [62, 63], "xs1_sswitch_device_id2_num": [62, 63], "sswitch_device_id2": [62, 63], "xs1_sswitch_device_id3_num": [62, 63], "sswitch_device_id3": [62, 63], "xs1_sswitch_node_config_num": [62, 63], "sswitch_node_config": [62, 63], "ss_node_config_head": [62, 63], "ss_node_config_disable_pll_ctl_reg": [62, 63], "pll_ctl_reg": [62, 63], "ss_node_config_disable_ssctl_upd": [62, 63], "xs1_sswitch_node_id_num": [62, 63], "sswitch_node_id": [62, 63], "ss_node_id_id": [62, 63], "xs1_sswitch_pll_ctl_num": [62, 63], "sswitch_pll_ctl": [62, 63], "ss_pll_ctl_input_divisor": [62, 63], "h0": 62, "63": [62, 63], "h3f": 62, "ss_pll_ctl_feedback_mul": [62, 63], "ratio": [62, 63], "4095": 62, "h3ff": 62, "ss_pll_ctl_post_divisor": [62, 63], "h7": 62, "od": [62, 63], "ss_test_mode_boot_ram": [62, 63], "ss_test_mode_boot_jtag": [62, 63], "ss_test_mode_pll_bypass": [62, 63], "ss_pll_ctl_nlock": [62, 63], "gradual": [62, 63], "ss_pll_ctl_nreset": [62, 63], "xs1_sswitch_clk_divider_num": [62, 63], "sswitch_clk_divid": [62, 63], "ss_clk_divider_clk_div": [62, 63], "xs1_sswitch_ref_clk_divider_num": [62, 63], "sswitch_ref_clk_divid": [62, 63], "ss_sswitch_ref_clk_div": [62, 63], "ref": [62, 74], "xs1_sswitch_jtag_device_id_num": [62, 63], "sswitch_jtag_device_id": [62, 63], "ss_jtag_device_id_const_v": [62, 63], "ss_jtag_device_id_manu_id": [62, 63], "ss_jtag_device_id_part_num": [62, 63], "ss_jtag_device_id_vers": [62, 63], "xs1_sswitch_jtag_usercode_num": [62, 63], "sswitch_jtag_usercod": [62, 63], "ss_jtag_usercode_maskid": [62, 63], "metal": [62, 63], "fixabl": [62, 63], "ss_jtag_usercode_otp": [62, 63], "usercod": [62, 63], "xs1_sswitch_dimension_direction0_num": [62, 63], "sswitch_dimension_direction0": [62, 63], "goveren": [62, 63], "dim0_dir": [62, 63], "dim1_dir": [62, 63], "dim2_dir": [62, 63], "dim3_dir": [62, 63], "dim4_dir": [62, 63], "dim5_dir": [62, 63], "dim6_dir": [62, 63], "dim7_dir": [62, 63], "xs1_sswitch_dimension_direction1_num": [62, 63], "sswitch_dimension_direction1": [62, 63], "dim8_dir": [62, 63], "dim9_dir": [62, 63], "dima_dir": [62, 63], "dimb_dir": [62, 63], "dimc_dir": [62, 63], "dimd_dir": [62, 63], "dime_dir": [62, 63], "dimf_dir": [62, 63], "xs1_sswitch_xcore0_global_debug_config_num": [62, 63], "sswitch_xcore0_global_debug_config": [62, 63], "debugn": [62, 63], "debug_n": [62, 63], "global_debug_enable_indebug": [62, 63], "indebug": [62, 63], "globaldebug": [62, 63], "global_debug_enable_global_debug_req": [62, 63], "xs1_sswitch_xcore1_global_debug_config_num": [62, 63], "sswitch_xcore1_global_debug_config": [62, 63], "xs1_sswitch_global_debug_source_num": [62, 63], "sswitch_global_debug_sourc": [62, 63], "global_debug_source_xcore0_indebug": [62, 63], "xcore0": [62, 63], "global_debug_source_xcore1_indebug": [62, 63], "xcore1": [62, 63], "global_debug_source_external_pad_indebug": [62, 63], "xs2aregisterbitfield": 62, "xs1_sr_eeble_shift": [62, 63], "xs1_sr_eeble_s": [62, 63], "xs1_sr_eeble_mask": [62, 63], "xs1_sr_eebl": [62, 63], "xs1_sr_eeble_set": [62, 63], "xs1_sr_ieble_shift": [62, 63], "xs1_sr_ieble_s": [62, 63], "xs1_sr_ieble_mask": [62, 63], "xs1_sr_iebl": [62, 63], "xs1_sr_ieble_set": [62, 63], "xs1_sr_inenb_shift": [62, 63], "xs1_sr_inenb_s": [62, 63], "xs1_sr_inenb_mask": [62, 63], "xs1_sr_inenb": [62, 63], "xs1_sr_inenb_set": [62, 63], "xs1_sr_inint_shift": [62, 63], "xs1_sr_inint_s": [62, 63], "xs1_sr_inint_mask": [62, 63], "xs1_sr_inint": [62, 63], "xs1_sr_inint_set": [62, 63], "xs1_sr_ink_shift": [62, 63], "xs1_sr_ink_siz": [62, 63], "xs1_sr_ink_mask": [62, 63], "xs1_sr_ink": [62, 63], "xs1_sr_ink_set": [62, 63], "sr_sink": [62, 63], "xs1_sr_sink_shift": [62, 63], "xs1_sr_sink_siz": [62, 63], "xs1_sr_sink_mask": [62, 63], "xs1_sr_sink": [62, 63], "xs1_sr_sink_set": [62, 63], "xs1_sr_waiting_shift": [62, 63], "xs1_sr_waiting_s": [62, 63], "xs1_sr_waiting_mask": [62, 63], "xs1_sr_wait": [62, 63], "xs1_sr_waiting_set": [62, 63], "xs1_sr_fast_shift": [62, 63], "xs1_sr_fast_siz": [62, 63], "xs1_sr_fast_mask": [62, 63], "xs1_sr_fast": [62, 63], "xs1_sr_fast_set": [62, 63], "xs1_sr_di_shift": [62, 63], "xs1_sr_di_siz": [62, 63], "xs1_sr_di_mask": [62, 63], "xs1_sr_di": [62, 63], "xs1_sr_di_set": [62, 63], "xs1_sr_kedi_shift": [62, 63], "xs1_sr_kedi_s": [62, 63], "xs1_sr_kedi_mask": [62, 63], "xs1_sr_kedi": [62, 63], "xs1_sr_kedi_set": [62, 63], "xs1_sr_queue_shift": [62, 63], "xs1_sr_queue_siz": [62, 63], "xs1_sr_queue_mask": [62, 63], "xs1_sr_queue": [62, 63], "xs1_sr_queue_set": [62, 63], "id_id": [62, 63], "xs1_id_id_shift": [62, 63], "xs1_id_id_s": [62, 63], "xs1_id_id_mask": [62, 63], "xs1_id_id": [62, 63], "xs1_id_id_set": [62, 63], "exception_typ": [62, 63], "xs1_exception_type_shift": [62, 63], "xs1_exception_type_s": [62, 63], "xs1_exception_type_mask": [62, 63], "xs1_exception_typ": [62, 63], "xs1_exception_type_set": [62, 63], "xs1_dbg_t_num_num_shift": [62, 63], "xs1_dbg_t_num_num_s": [62, 63], "xs1_dbg_t_num_num_mask": [62, 63], "xs1_dbg_t_num_num": [62, 63], "xs1_dbg_t_num_num_set": [62, 63], "xs1_dbg_t_reg_reg_shift": [62, 63], "xs1_dbg_t_reg_reg_s": [62, 63], "xs1_dbg_t_reg_reg_mask": [62, 63], "xs1_dbg_t_reg_reg": [62, 63], "xs1_dbg_t_reg_reg_set": [62, 63], "xs1_brk_enable_shift": [62, 63], "xs1_brk_enable_s": [62, 63], "xs1_brk_enable_mask": [62, 63], "xs1_brk_enabl": [62, 63], "xs1_brk_enable_set": [62, 63], "xs1_all_bits_shift": [62, 63], "xs1_all_bits_s": [62, 63], "xs1_all_bits_mask": [62, 63], "xs1_all_bit": [62, 63], "xs1_all_bits_set": [62, 63], "kep_address_bit": [62, 63], "xs1_kep_address_bits_shift": [62, 63], "xs1_kep_address_bits_s": [62, 63], "xs1_kep_address_bits_mask": [62, 63], "xs1_kep_address_bit": [62, 63], "xs1_kep_address_bits_set": [62, 63], "xs1_word_address_bits_shift": [62, 63], "xs1_word_address_bits_s": [62, 63], "xs1_word_address_bits_mask": [62, 63], "xs1_word_address_bit": [62, 63], "xs1_word_address_bits_set": [62, 63], "xs1_vector_base_shift": [62, 63], "xs1_vector_base_s": [62, 63], "xs1_vector_base_mask": [62, 63], "xs1_vector_bas": [62, 63], "xs1_vector_base_set": [62, 63], "xs1_ibrk_condition_shift": [62, 63], "xs1_ibrk_condition_s": [62, 63], "xs1_ibrk_condition_mask": [62, 63], "xs1_ibrk_condit": [62, 63], "xs1_ibrk_condition_set": [62, 63], "xs1_dbrk_condition_shift": [62, 63], "xs1_dbrk_condition_s": [62, 63], "xs1_dbrk_condition_mask": [62, 63], "xs1_dbrk_condit": [62, 63], "xs1_dbrk_condition_set": [62, 63], "xs1_rbrk_condition_shift": [62, 63], "xs1_rbrk_condition_s": [62, 63], "xs1_rbrk_condition_mask": [62, 63], "xs1_rbrk_condit": [62, 63], "xs1_rbrk_condition_set": [62, 63], "xs1_brk_load_shift": [62, 63], "xs1_brk_load_siz": [62, 63], "xs1_brk_load_mask": [62, 63], "xs1_brk_load": [62, 63], "xs1_brk_load_set": [62, 63], "xs1_brk_threads_shift": [62, 63], "xs1_brk_threads_siz": [62, 63], "xs1_brk_threads_mask": [62, 63], "xs1_brk_thread": [62, 63], "xs1_brk_threads_set": [62, 63], "xs1_dbg_type_cause_shift": [62, 63], "xs1_dbg_type_cause_s": [62, 63], "xs1_dbg_type_cause_mask": [62, 63], "xs1_dbg_type_caus": [62, 63], "xs1_dbg_type_cause_set": [62, 63], "xs1_dbg_type_t_num_shift": [62, 63], "xs1_dbg_type_t_num_s": [62, 63], "xs1_dbg_type_t_num_mask": [62, 63], "xs1_dbg_type_t_num": [62, 63], "xs1_dbg_type_t_num_set": [62, 63], "xs1_dbg_type_hw_num_shift": [62, 63], "xs1_dbg_type_hw_num_s": [62, 63], "xs1_dbg_type_hw_num_mask": [62, 63], "xs1_dbg_type_hw_num": [62, 63], "xs1_dbg_type_hw_num_set": [62, 63], "xs1_dbg_run_ctrl_stop_shift": [62, 63], "xs1_dbg_run_ctrl_stop_s": [62, 63], "xs1_dbg_run_ctrl_stop_mask": [62, 63], "xs1_dbg_run_ctrl_stop": [62, 63], "xs1_dbg_run_ctrl_stop_set": [62, 63], "xs1_xcore_ctrl0_usb_enable_shift": [62, 63], "xs1_xcore_ctrl0_usb_enable_s": [62, 63], "xs1_xcore_ctrl0_usb_enable_mask": [62, 63], "xs1_xcore_ctrl0_usb_en": [62, 63], "xs1_xcore_ctrl0_usb_enable_set": [62, 63], "xs1_xcore_ctrl0_usb_mode_shift": 62, "xs1_xcore_ctrl0_usb_mode_s": 62, "xs1_xcore_ctrl0_usb_mode_mask": 62, "xs1_xcore_ctrl0_usb_mod": 62, "xs1_xcore_ctrl0_usb_mode_set": 62, "xs1_xcore_ctrl0_clk_divider_en_shift": [62, 63], "xs1_xcore_ctrl0_clk_divider_en_s": [62, 63], "xs1_xcore_ctrl0_clk_divider_en_mask": [62, 63], "xs1_xcore_ctrl0_clk_divider_en": [62, 63], "xs1_xcore_ctrl0_clk_divider_en_set": [62, 63], "xs1_xcore_ctrl0_clk_divider_dyn_shift": [62, 63], "xs1_xcore_ctrl0_clk_divider_dyn_s": [62, 63], "xs1_xcore_ctrl0_clk_divider_dyn_mask": [62, 63], "xs1_xcore_ctrl0_clk_divider_dyn": [62, 63], "xs1_xcore_ctrl0_clk_divider_dyn_set": [62, 63], "xs1_xcore_ctrl0_rgmii_enable_shift": 62, "xs1_xcore_ctrl0_rgmii_enable_s": 62, "xs1_xcore_ctrl0_rgmii_enable_mask": 62, "xs1_xcore_ctrl0_rgmii_en": 62, "xs1_xcore_ctrl0_rgmii_enable_set": 62, "xs1_xcore_ctrl0_rgmii_divide_shift": 62, "xs1_xcore_ctrl0_rgmii_divide_s": 62, "xs1_xcore_ctrl0_rgmii_divide_mask": 62, "xs1_xcore_ctrl0_rgmii_divid": 62, "xs1_xcore_ctrl0_rgmii_divide_set": 62, "xs1_xcore_ctrl0_rgmii_delay_shift": 62, "xs1_xcore_ctrl0_rgmii_delay_s": 62, "xs1_xcore_ctrl0_rgmii_delay_mask": 62, "xs1_xcore_ctrl0_rgmii_delai": 62, "xs1_xcore_ctrl0_rgmii_delay_set": 62, "xs1_boot_config_pll_mode_pins_shift": [62, 63], "xs1_boot_config_pll_mode_pins_s": [62, 63], "xs1_boot_config_pll_mode_pins_mask": [62, 63], "xs1_boot_config_pll_mode_pin": [62, 63], "xs1_boot_config_pll_mode_pins_set": [62, 63], "xs1_boot_config_boot_from_jtag_shift": [62, 63], "xs1_boot_config_boot_from_jtag_s": [62, 63], "xs1_boot_config_boot_from_jtag_mask": [62, 63], "xs1_boot_config_boot_from_jtag": [62, 63], "xs1_boot_config_boot_from_jtag_set": [62, 63], "xs1_boot_config_boot_from_ram_shift": [62, 63], "xs1_boot_config_boot_from_ram_s": [62, 63], "xs1_boot_config_boot_from_ram_mask": [62, 63], "xs1_boot_config_boot_from_ram": [62, 63], "xs1_boot_config_boot_from_ram_set": [62, 63], "xs1_boot_config_disable_otp_poll_shift": [62, 63], "xs1_boot_config_disable_otp_poll_s": [62, 63], "xs1_boot_config_disable_otp_poll_mask": [62, 63], "xs1_boot_config_disable_otp_pol": [62, 63], "xs1_boot_config_disable_otp_poll_set": [62, 63], "xs1_boot_config_core1_power_down_n_shift": [62, 63], "xs1_boot_config_core1_power_down_n_s": [62, 63], "xs1_boot_config_core1_power_down_n_mask": [62, 63], "xs1_boot_config_core1_power_down_n": [62, 63], "xs1_boot_config_core1_power_down_n_set": [62, 63], "xs1_boot_config_secure_boot_shift": [62, 63], "xs1_boot_config_secure_boot_s": [62, 63], "xs1_boot_config_secure_boot_mask": [62, 63], "xs1_boot_config_secure_boot": [62, 63], "xs1_boot_config_secure_boot_set": [62, 63], "xs1_boot_config_processor_shift": [62, 63], "xs1_boot_config_processor_s": [62, 63], "xs1_boot_config_processor_mask": [62, 63], "xs1_boot_config_processor": [62, 63], "xs1_boot_config_processor_set": [62, 63], "xs1_secur_cfg_disable_xcore_jtag_shift": [62, 63], "xs1_secur_cfg_disable_xcore_jtag_s": [62, 63], "xs1_secur_cfg_disable_xcore_jtag_mask": [62, 63], "xs1_secur_cfg_disable_xcore_jtag": [62, 63], "xs1_secur_cfg_disable_xcore_jtag_set": [62, 63], "secur_cfg_disable_xcore_plink": [62, 63], "xs1_secur_cfg_disable_xcore_plink_shift": [62, 63], "xs1_secur_cfg_disable_xcore_plink_s": [62, 63], "xs1_secur_cfg_disable_xcore_plink_mask": [62, 63], "xs1_secur_cfg_disable_xcore_plink": [62, 63], "xs1_secur_cfg_disable_xcore_plink_set": [62, 63], "xs1_secur_cfg_disable_pll_jtag_shift": [62, 63], "xs1_secur_cfg_disable_pll_jtag_s": [62, 63], "xs1_secur_cfg_disable_pll_jtag_mask": [62, 63], "xs1_secur_cfg_disable_pll_jtag": [62, 63], "xs1_secur_cfg_disable_pll_jtag_set": [62, 63], "xs1_secur_cfg_secure_boot_shift": [62, 63], "xs1_secur_cfg_secure_boot_s": [62, 63], "xs1_secur_cfg_secure_boot_mask": [62, 63], "xs1_secur_cfg_secure_boot": [62, 63], "xs1_secur_cfg_secure_boot_set": [62, 63], "xs1_secur_cfg_otp_reduanacy_enable_shift": 62, "xs1_secur_cfg_otp_reduanacy_enable_s": 62, "xs1_secur_cfg_otp_reduanacy_enable_mask": 62, "xs1_secur_cfg_otp_reduanacy_en": 62, "xs1_secur_cfg_otp_reduanacy_enable_set": 62, "xs1_secur_cfg_otp_sector_lock_shift": 62, "xs1_secur_cfg_otp_sector_lock_s": 62, "xs1_secur_cfg_otp_sector_lock_mask": 62, "xs1_secur_cfg_otp_sector_lock": 62, "xs1_secur_cfg_otp_sector_lock_set": 62, "xs1_secur_cfg_otp_master_lock_shift": 62, "xs1_secur_cfg_otp_master_lock_s": 62, "xs1_secur_cfg_otp_master_lock_mask": 62, "xs1_secur_cfg_otp_master_lock": 62, "xs1_secur_cfg_otp_master_lock_set": 62, "xs1_secur_cfg_disable_global_debug_shift": [62, 63], "xs1_secur_cfg_disable_global_debug_s": [62, 63], "xs1_secur_cfg_disable_global_debug_mask": [62, 63], "xs1_secur_cfg_disable_global_debug": [62, 63], "xs1_secur_cfg_disable_global_debug_set": [62, 63], "xs1_secur_cfg_disable_access_shift": [62, 63], "xs1_secur_cfg_disable_access_s": [62, 63], "xs1_secur_cfg_disable_access_mask": [62, 63], "xs1_secur_cfg_disable_access": [62, 63], "xs1_secur_cfg_disable_access_set": [62, 63], "xs1_boot_status_leds_shift": [62, 63], "xs1_boot_status_leds_s": [62, 63], "xs1_boot_status_leds_mask": [62, 63], "xs1_boot_status_l": [62, 63], "xs1_boot_status_leds_set": [62, 63], "xs1_boot_status_bits_shift": [62, 63], "xs1_boot_status_bits_s": [62, 63], "xs1_boot_status_bits_mask": [62, 63], "xs1_boot_status_bit": [62, 63], "xs1_boot_status_bits_set": [62, 63], "xs1_ring_osc_perph_enable_shift": [62, 63], "xs1_ring_osc_perph_enable_s": [62, 63], "xs1_ring_osc_perph_enable_mask": [62, 63], "xs1_ring_osc_perph_en": [62, 63], "xs1_ring_osc_perph_enable_set": [62, 63], "xs1_ring_osc_core_enable_shift": [62, 63], "xs1_ring_osc_core_enable_s": [62, 63], "xs1_ring_osc_core_enable_mask": [62, 63], "xs1_ring_osc_core_en": [62, 63], "xs1_ring_osc_core_enable_set": [62, 63], "xs1_ring_osc_data_shift": [62, 63], "xs1_ring_osc_data_s": [62, 63], "xs1_ring_osc_data_mask": [62, 63], "xs1_ring_osc_data": [62, 63], "xs1_ring_osc_data_set": [62, 63], "xs1_pll_clk_divider_shift": [62, 63], "xs1_pll_clk_divider_s": [62, 63], "xs1_pll_clk_divider_mask": [62, 63], "xs1_pll_clk_divid": [62, 63], "xs1_pll_clk_divider_set": [62, 63], "xs1_pll_clk_disable_shift": [62, 63], "xs1_pll_clk_disable_s": [62, 63], "xs1_pll_clk_disable_mask": [62, 63], "xs1_pll_clk_disabl": [62, 63], "xs1_pll_clk_disable_set": [62, 63], "xs1_rma0_shift": 62, "xs1_rma0_siz": 62, "xs1_rma0_mask": 62, "xs1_rma0": 62, "xs1_rma0_set": 62, "xs1_rma1_shift": 62, "xs1_rma1_siz": 62, "xs1_rma1_mask": 62, "xs1_rma1": 62, "xs1_rma1_set": 62, "xs1_rma2_shift": 62, "xs1_rma2_siz": 62, "xs1_rma2_mask": 62, "xs1_rma2": 62, "xs1_rma2_set": 62, "xs1_rma3_shift": 62, "xs1_rma3_siz": 62, "xs1_rma3_mask": 62, "xs1_rma3": 62, "xs1_rma3_set": 62, "xs1_ram_mask_shift": [62, 63], "xs1_ram_mask_s": [62, 63], "xs1_ram_mask_mask": [62, 63], "xs1_ram_mask": [62, 63], "xs1_ram_mask_set": [62, 63], "core_dis": 62, "gate": [62, 63], "xs1_core_disable_shift": 62, "xs1_core_disable_s": 62, "xs1_core_disable_mask": 62, "xs1_core_dis": 62, "xs1_core_disable_set": 62, "xs1_thread_mask_shift": [62, 63], "xs1_thread_mask_s": [62, 63], "xs1_thread_mask_mask": [62, 63], "xs1_thread_mask": [62, 63], "xs1_thread_mask_set": [62, 63], "xs1_rgmii_disable_shift": 62, "xs1_rgmii_disable_s": 62, "xs1_rgmii_disable_mask": 62, "xs1_rgmii_dis": 62, "xs1_rgmii_disable_set": 62, "thread_ctrl0_inus": [62, 63], "xs1_thread_ctrl0_inuse_shift": [62, 63], "xs1_thread_ctrl0_inuse_s": [62, 63], "xs1_thread_ctrl0_inuse_mask": [62, 63], "xs1_thread_ctrl0_inus": [62, 63], "xs1_thread_ctrl0_inuse_set": [62, 63], "thread_ctrl0_msync": [62, 63], "xs1_thread_ctrl0_msync_shift": [62, 63], "xs1_thread_ctrl0_msync_s": [62, 63], "xs1_thread_ctrl0_msync_mask": [62, 63], "xs1_thread_ctrl0_msync": [62, 63], "xs1_thread_ctrl0_msync_set": [62, 63], "thread_ctrl0_ssync": [62, 63], "xs1_thread_ctrl0_ssync_shift": [62, 63], "xs1_thread_ctrl0_ssync_s": [62, 63], "xs1_thread_ctrl0_ssync_mask": [62, 63], "xs1_thread_ctrl0_ssync": [62, 63], "xs1_thread_ctrl0_ssync_set": [62, 63], "thread_ctrl0_mast": [62, 63], "xs1_thread_ctrl0_master_shift": [62, 63], "xs1_thread_ctrl0_master_s": [62, 63], "xs1_thread_ctrl0_master_mask": [62, 63], "xs1_thread_ctrl0_mast": [62, 63], "xs1_thread_ctrl0_master_set": [62, 63], "port_ctrl0_inus": [62, 63], "xs1_port_ctrl0_inuse_shift": [62, 63], "xs1_port_ctrl0_inuse_s": [62, 63], "xs1_port_ctrl0_inuse_mask": [62, 63], "xs1_port_ctrl0_inus": [62, 63], "xs1_port_ctrl0_inuse_set": [62, 63], "port_ctrl0_ie_mod": [62, 63], "xs1_port_ctrl0_ie_mode_shift": [62, 63], "xs1_port_ctrl0_ie_mode_s": [62, 63], "xs1_port_ctrl0_ie_mode_mask": [62, 63], "xs1_port_ctrl0_ie_mod": [62, 63], "xs1_port_ctrl0_ie_mode_set": [62, 63], "port_ctrl0_ie_en": [62, 63], "xs1_port_ctrl0_ie_enabled_shift": [62, 63], "xs1_port_ctrl0_ie_enabled_s": [62, 63], "xs1_port_ctrl0_ie_enabled_mask": [62, 63], "xs1_port_ctrl0_ie_en": [62, 63], "xs1_port_ctrl0_ie_enabled_set": [62, 63], "port_ctrl0_direct": [62, 63], "xs1_port_ctrl0_direction_shift": [62, 63], "xs1_port_ctrl0_direction_s": [62, 63], "xs1_port_ctrl0_direction_mask": [62, 63], "xs1_port_ctrl0_direct": [62, 63], "xs1_port_ctrl0_direction_set": [62, 63], "port_ctrl0_cond": [62, 63], "xs1_port_ctrl0_cond_shift": [62, 63], "xs1_port_ctrl0_cond_s": [62, 63], "xs1_port_ctrl0_cond_mask": [62, 63], "xs1_port_ctrl0_cond": [62, 63], "xs1_port_ctrl0_cond_set": [62, 63], "port_ctrl0_master_slav": [62, 63], "xs1_port_ctrl0_master_slave_shift": [62, 63], "xs1_port_ctrl0_master_slave_s": [62, 63], "xs1_port_ctrl0_master_slave_mask": [62, 63], "xs1_port_ctrl0_master_slav": [62, 63], "xs1_port_ctrl0_master_slave_set": [62, 63], "port_ctrl0_buff": [62, 63], "xs1_port_ctrl0_buffers_shift": [62, 63], "xs1_port_ctrl0_buffers_s": [62, 63], "xs1_port_ctrl0_buffers_mask": [62, 63], "xs1_port_ctrl0_buff": [62, 63], "xs1_port_ctrl0_buffers_set": [62, 63], "port_ctrl0_ready_mod": [62, 63], "xs1_port_ctrl0_ready_mode_shift": [62, 63], "xs1_port_ctrl0_ready_mode_s": [62, 63], "xs1_port_ctrl0_ready_mode_mask": [62, 63], "xs1_port_ctrl0_ready_mod": [62, 63], "xs1_port_ctrl0_ready_mode_set": [62, 63], "port_ctrl0_port_typ": [62, 63], "xs1_port_ctrl0_port_type_shift": [62, 63], "xs1_port_ctrl0_port_type_s": [62, 63], "xs1_port_ctrl0_port_type_mask": [62, 63], "xs1_port_ctrl0_port_typ": [62, 63], "xs1_port_ctrl0_port_type_set": [62, 63], "port_ctrl0_invert": [62, 63], "xs1_port_ctrl0_invert_shift": [62, 63], "xs1_port_ctrl0_invert_s": [62, 63], "xs1_port_ctrl0_invert_mask": [62, 63], "xs1_port_ctrl0_invert": [62, 63], "xs1_port_ctrl0_invert_set": [62, 63], "port_ctrl0_sdelai": [62, 63], "xs1_port_ctrl0_sdelay_shift": [62, 63], "xs1_port_ctrl0_sdelay_s": [62, 63], "xs1_port_ctrl0_sdelay_mask": [62, 63], "xs1_port_ctrl0_sdelai": [62, 63], "xs1_port_ctrl0_sdelay_set": [62, 63], "port_ctrl0_ev_valid": [62, 63], "resourceid": [62, 63], "xs1_port_ctrl0_ev_valid_shift": [62, 63], "xs1_port_ctrl0_ev_valid_s": [62, 63], "xs1_port_ctrl0_ev_valid_mask": [62, 63], "xs1_port_ctrl0_ev_valid": [62, 63], "xs1_port_ctrl0_ev_valid_set": [62, 63], "port_ctrl0_t_wait": [62, 63], "xs1_port_ctrl0_t_waiting_shift": [62, 63], "xs1_port_ctrl0_t_waiting_s": [62, 63], "xs1_port_ctrl0_t_waiting_mask": [62, 63], "xs1_port_ctrl0_t_wait": [62, 63], "xs1_port_ctrl0_t_waiting_set": [62, 63], "port_ctrl0_t_num": [62, 63], "xs1_port_ctrl0_t_num_shift": [62, 63], "xs1_port_ctrl0_t_num_s": [62, 63], "xs1_port_ctrl0_t_num_mask": [62, 63], "xs1_port_ctrl0_t_num": [62, 63], "xs1_port_ctrl0_t_num_set": [62, 63], "port_ctrl1_driv": [62, 63], "drain": [62, 63], "pull": [62, 63, 79, 86], "xs1_port_ctrl1_drive_shift": [62, 63], "xs1_port_ctrl1_drive_s": [62, 63], "xs1_port_ctrl1_drive_mask": [62, 63], "xs1_port_ctrl1_driv": [62, 63], "xs1_port_ctrl1_drive_set": [62, 63], "port_ctrl1_twidth": [62, 63], "xs1_port_ctrl1_twidth_shift": [62, 63], "xs1_port_ctrl1_twidth_s": [62, 63], "xs1_port_ctrl1_twidth_mask": [62, 63], "xs1_port_ctrl1_twidth": [62, 63], "xs1_port_ctrl1_twidth_set": [62, 63], "port_ctrl1_sreg_count": [62, 63], "xs1_port_ctrl1_sreg_count_shift": [62, 63], "xs1_port_ctrl1_sreg_count_s": [62, 63], "xs1_port_ctrl1_sreg_count_mask": [62, 63], "xs1_port_ctrl1_sreg_count": [62, 63], "xs1_port_ctrl1_sreg_count_set": [62, 63], "port_ctrl1_treg_ful": [62, 63], "xs1_port_ctrl1_treg_full_shift": [62, 63], "xs1_port_ctrl1_treg_full_s": [62, 63], "xs1_port_ctrl1_treg_full_mask": [62, 63], "xs1_port_ctrl1_treg_ful": [62, 63], "xs1_port_ctrl1_treg_full_set": [62, 63], "port_ctrl1_change_dir": [62, 63], "xs1_port_ctrl1_change_dir_shift": [62, 63], "xs1_port_ctrl1_change_dir_s": [62, 63], "xs1_port_ctrl1_change_dir_mask": [62, 63], "xs1_port_ctrl1_change_dir": [62, 63], "xs1_port_ctrl1_change_dir_set": [62, 63], "port_ctrl1_syncr": [62, 63], "xs1_port_ctrl1_syncr_shift": [62, 63], "xs1_port_ctrl1_syncr_s": [62, 63], "xs1_port_ctrl1_syncr_mask": [62, 63], "xs1_port_ctrl1_syncr": [62, 63], "xs1_port_ctrl1_syncr_set": [62, 63], "port_ctrl1_inst_commit": [62, 63], "commit": [62, 63], "xs1_port_ctrl1_inst_committed_shift": [62, 63], "xs1_port_ctrl1_inst_committed_s": [62, 63], "xs1_port_ctrl1_inst_committed_mask": [62, 63], "xs1_port_ctrl1_inst_commit": [62, 63], "xs1_port_ctrl1_inst_committed_set": [62, 63], "port_ctrl1_hold_data": [62, 63], "xs1_port_ctrl1_hold_data_shift": [62, 63], "xs1_port_ctrl1_hold_data_s": [62, 63], "xs1_port_ctrl1_hold_data_mask": [62, 63], "xs1_port_ctrl1_hold_data": [62, 63], "xs1_port_ctrl1_hold_data_set": [62, 63], "port_ctrl1_wait_for_tim": [62, 63], "xs1_port_ctrl1_wait_for_time_shift": [62, 63], "xs1_port_ctrl1_wait_for_time_s": [62, 63], "xs1_port_ctrl1_wait_for_time_mask": [62, 63], "xs1_port_ctrl1_wait_for_tim": [62, 63], "xs1_port_ctrl1_wait_for_time_set": [62, 63], "port_ctrl1_timemet": [62, 63], "xs1_port_ctrl1_timemet_shift": [62, 63], "xs1_port_ctrl1_timemet_s": [62, 63], "xs1_port_ctrl1_timemet_mask": [62, 63], "xs1_port_ctrl1_timemet": [62, 63], "xs1_port_ctrl1_timemet_set": [62, 63], "port_ctrl1_endin": [62, 63], "treg": [62, 63], "xs1_port_ctrl1_endin_shift": [62, 63], "xs1_port_ctrl1_endin_s": [62, 63], "xs1_port_ctrl1_endin_mask": [62, 63], "xs1_port_ctrl1_endin": [62, 63], "xs1_port_ctrl1_endin_set": [62, 63], "port_ctrl2_tim": [62, 63], "xs1_port_ctrl2_time_shift": [62, 63], "xs1_port_ctrl2_time_s": [62, 63], "xs1_port_ctrl2_time_mask": [62, 63], "xs1_port_ctrl2_tim": [62, 63], "xs1_port_ctrl2_time_set": [62, 63], "port_ctrl2_pin_delai": [62, 63], "xs1_port_ctrl2_pin_delay_shift": [62, 63], "xs1_port_ctrl2_pin_delay_s": [62, 63], "xs1_port_ctrl2_pin_delay_mask": [62, 63], "xs1_port_ctrl2_pin_delai": [62, 63], "xs1_port_ctrl2_pin_delay_set": [62, 63], "timer_ctrl0_inus": [62, 63], "xs1_timer_ctrl0_inuse_shift": [62, 63], "xs1_timer_ctrl0_inuse_s": [62, 63], "xs1_timer_ctrl0_inuse_mask": [62, 63], "xs1_timer_ctrl0_inus": [62, 63], "xs1_timer_ctrl0_inuse_set": [62, 63], "timer_ctrl0_ie_mod": [62, 63], "xs1_timer_ctrl0_ie_mode_shift": [62, 63], "xs1_timer_ctrl0_ie_mode_s": [62, 63], "xs1_timer_ctrl0_ie_mode_mask": [62, 63], "xs1_timer_ctrl0_ie_mod": [62, 63], "xs1_timer_ctrl0_ie_mode_set": [62, 63], "timer_ctrl0_ie_en": [62, 63], "xs1_timer_ctrl0_ie_enabled_shift": [62, 63], "xs1_timer_ctrl0_ie_enabled_s": [62, 63], "xs1_timer_ctrl0_ie_enabled_mask": [62, 63], "xs1_timer_ctrl0_ie_en": [62, 63], "xs1_timer_ctrl0_ie_enabled_set": [62, 63], "timer_ctrl0_readi": [62, 63], "xs1_timer_ctrl0_ready_shift": [62, 63], "xs1_timer_ctrl0_ready_s": [62, 63], "xs1_timer_ctrl0_ready_mask": [62, 63], "xs1_timer_ctrl0_readi": [62, 63], "xs1_timer_ctrl0_ready_set": [62, 63], "timer_ctrl0_cond": [62, 63], "xs1_timer_ctrl0_cond_shift": [62, 63], "xs1_timer_ctrl0_cond_s": [62, 63], "xs1_timer_ctrl0_cond_mask": [62, 63], "xs1_timer_ctrl0_cond": [62, 63], "xs1_timer_ctrl0_cond_set": [62, 63], "timer_ctrl0_ev_valid": [62, 63], "xs1_timer_ctrl0_ev_valid_shift": [62, 63], "xs1_timer_ctrl0_ev_valid_s": [62, 63], "xs1_timer_ctrl0_ev_valid_mask": [62, 63], "xs1_timer_ctrl0_ev_valid": [62, 63], "xs1_timer_ctrl0_ev_valid_set": [62, 63], "timer_ctrl0_t_wait": [62, 63], "xs1_timer_ctrl0_t_waiting_shift": [62, 63], "xs1_timer_ctrl0_t_waiting_s": [62, 63], "xs1_timer_ctrl0_t_waiting_mask": [62, 63], "xs1_timer_ctrl0_t_wait": [62, 63], "xs1_timer_ctrl0_t_waiting_set": [62, 63], "timer_ctrl0_t_num": [62, 63], "xs1_timer_ctrl0_t_num_shift": [62, 63], "xs1_timer_ctrl0_t_num_s": [62, 63], "xs1_timer_ctrl0_t_num_mask": [62, 63], "xs1_timer_ctrl0_t_num": [62, 63], "xs1_timer_ctrl0_t_num_set": [62, 63], "sync_ctrl0_inus": [62, 63], "xs1_sync_ctrl0_inuse_shift": [62, 63], "xs1_sync_ctrl0_inuse_s": [62, 63], "xs1_sync_ctrl0_inuse_mask": [62, 63], "xs1_sync_ctrl0_inus": [62, 63], "xs1_sync_ctrl0_inuse_set": [62, 63], "sync_ctrl0_msync": [62, 63], "xs1_sync_ctrl0_msynced_shift": [62, 63], "xs1_sync_ctrl0_msynced_s": [62, 63], "xs1_sync_ctrl0_msynced_mask": [62, 63], "xs1_sync_ctrl0_msync": [62, 63], "xs1_sync_ctrl0_msynced_set": [62, 63], "sync_ctrl0_join": [62, 63], "xs1_sync_ctrl0_join_shift": [62, 63], "xs1_sync_ctrl0_join_s": [62, 63], "xs1_sync_ctrl0_join_mask": [62, 63], "xs1_sync_ctrl0_join": [62, 63], "xs1_sync_ctrl0_join_set": [62, 63], "sync_ctrl0_mast": [62, 63], "xs1_sync_ctrl0_master_shift": [62, 63], "xs1_sync_ctrl0_master_s": [62, 63], "xs1_sync_ctrl0_master_mask": [62, 63], "xs1_sync_ctrl0_mast": [62, 63], "xs1_sync_ctrl0_master_set": [62, 63], "sync_tbv0_slav": [62, 63], "xs1_sync_tbv0_slaves_shift": [62, 63], "xs1_sync_tbv0_slaves_s": [62, 63], "xs1_sync_tbv0_slaves_mask": [62, 63], "xs1_sync_tbv0_slav": [62, 63], "xs1_sync_tbv0_slaves_set": [62, 63], "lock_ctrl0_inus": [62, 63], "xs1_lock_ctrl0_inuse_shift": [62, 63], "xs1_lock_ctrl0_inuse_s": [62, 63], "xs1_lock_ctrl0_inuse_mask": [62, 63], "xs1_lock_ctrl0_inus": [62, 63], "xs1_lock_ctrl0_inuse_set": [62, 63], "lock_ctrl0_ownt_v": [62, 63], "xs1_lock_ctrl0_ownt_v_shift": [62, 63], "xs1_lock_ctrl0_ownt_v_s": [62, 63], "xs1_lock_ctrl0_ownt_v_mask": [62, 63], "xs1_lock_ctrl0_ownt_v": [62, 63], "xs1_lock_ctrl0_ownt_v_set": [62, 63], "lock_ctrl0_ownt": [62, 63], "ownt_v": [62, 63], "xs1_lock_ctrl0_ownt_shift": [62, 63], "xs1_lock_ctrl0_ownt_s": [62, 63], "xs1_lock_ctrl0_ownt_mask": [62, 63], "xs1_lock_ctrl0_ownt": [62, 63], "xs1_lock_ctrl0_ownt_set": [62, 63], "lock_tbv0_wait": [62, 63], "xs1_lock_tbv0_waiting_shift": [62, 63], "xs1_lock_tbv0_waiting_s": [62, 63], "xs1_lock_tbv0_waiting_mask": [62, 63], "xs1_lock_tbv0_wait": [62, 63], "xs1_lock_tbv0_waiting_set": [62, 63], "mmap_ctrl0_inus": [62, 63], "xs1_mmap_ctrl0_inuse_shift": [62, 63], "xs1_mmap_ctrl0_inuse_s": [62, 63], "xs1_mmap_ctrl0_inuse_mask": [62, 63], "xs1_mmap_ctrl0_inus": [62, 63], "xs1_mmap_ctrl0_inuse_set": [62, 63], "mmap_ctrl0_ro": [62, 63], "xs1_mmap_ctrl0_ro_shift": [62, 63], "xs1_mmap_ctrl0_ro_s": [62, 63], "xs1_mmap_ctrl0_ro_mask": [62, 63], "xs1_mmap_ctrl0_ro": [62, 63], "xs1_mmap_ctrl0_ro_set": [62, 63], "mmap_ctrl0_lock": [62, 63], "xs1_mmap_ctrl0_lock_shift": [62, 63], "xs1_mmap_ctrl0_lock_s": [62, 63], "xs1_mmap_ctrl0_lock_mask": [62, 63], "xs1_mmap_ctrl0_lock": [62, 63], "xs1_mmap_ctrl0_lock_set": [62, 63], "mmap_ctrl0_glob": [62, 63], "xs1_mmap_ctrl0_global_shift": [62, 63], "xs1_mmap_ctrl0_global_s": [62, 63], "xs1_mmap_ctrl0_global_mask": [62, 63], "xs1_mmap_ctrl0_glob": [62, 63], "xs1_mmap_ctrl0_global_set": [62, 63], "mmap_ctrl0_asid": [62, 63], "xs1_mmap_ctrl0_asid_shift": [62, 63], "xs1_mmap_ctrl0_asid_s": [62, 63], "xs1_mmap_ctrl0_asid_mask": [62, 63], "xs1_mmap_ctrl0_asid": [62, 63], "xs1_mmap_ctrl0_asid_set": [62, 63], "mmap_ctrl0_length": [62, 63], "xs1_mmap_ctrl0_length_shift": [62, 63], "xs1_mmap_ctrl0_length_s": [62, 63], "xs1_mmap_ctrl0_length_mask": [62, 63], "xs1_mmap_ctrl0_length": [62, 63], "xs1_mmap_ctrl0_length_set": [62, 63], "mmap_ctrl0_phy_addr": [62, 63], "xs1_mmap_ctrl0_phy_addr_shift": [62, 63], "xs1_mmap_ctrl0_phy_addr_s": [62, 63], "xs1_mmap_ctrl0_phy_addr_mask": [62, 63], "xs1_mmap_ctrl0_phy_addr": [62, 63], "xs1_mmap_ctrl0_phy_addr_set": [62, 63], "mmap_ctrl1_threads_en": [62, 63], "xs1_mmap_ctrl1_threads_en_shift": [62, 63], "xs1_mmap_ctrl1_threads_en_s": [62, 63], "xs1_mmap_ctrl1_threads_en_mask": [62, 63], "xs1_mmap_ctrl1_threads_en": [62, 63], "xs1_mmap_ctrl1_threads_en_set": [62, 63], "mmap_ctrl1_virt_addr": [62, 63], "xs1_mmap_ctrl1_virt_addr_shift": [62, 63], "xs1_mmap_ctrl1_virt_addr_s": [62, 63], "xs1_mmap_ctrl1_virt_addr_mask": [62, 63], "xs1_mmap_ctrl1_virt_addr": [62, 63], "xs1_mmap_ctrl1_virt_addr_set": [62, 63], "mmap_ctrl2_ag": [62, 63], "xs1_mmap_ctrl2_age_shift": [62, 63], "xs1_mmap_ctrl2_age_s": [62, 63], "xs1_mmap_ctrl2_age_mask": [62, 63], "xs1_mmap_ctrl2_ag": [62, 63], "xs1_mmap_ctrl2_age_set": [62, 63], "mmap_ctrl2_own": [62, 63], "xs1_mmap_ctrl2_owner_shift": [62, 63], "xs1_mmap_ctrl2_owner_s": [62, 63], "xs1_mmap_ctrl2_owner_mask": [62, 63], "xs1_mmap_ctrl2_own": [62, 63], "xs1_mmap_ctrl2_owner_set": [62, 63], "chanend_ctrl0_inus": [62, 63], "xs1_chanend_ctrl0_inuse_shift": [62, 63], "xs1_chanend_ctrl0_inuse_s": [62, 63], "xs1_chanend_ctrl0_inuse_mask": [62, 63], "xs1_chanend_ctrl0_inus": [62, 63], "xs1_chanend_ctrl0_inuse_set": [62, 63], "chanend_ctrl0_ie_mod": [62, 63], "xs1_chanend_ctrl0_ie_mode_shift": [62, 63], "xs1_chanend_ctrl0_ie_mode_s": [62, 63], "xs1_chanend_ctrl0_ie_mode_mask": [62, 63], "xs1_chanend_ctrl0_ie_mod": [62, 63], "xs1_chanend_ctrl0_ie_mode_set": [62, 63], "chanend_ctrl0_ie_en": [62, 63], "xs1_chanend_ctrl0_ie_enabled_shift": [62, 63], "xs1_chanend_ctrl0_ie_enabled_s": [62, 63], "xs1_chanend_ctrl0_ie_enabled_mask": [62, 63], "xs1_chanend_ctrl0_ie_en": [62, 63], "xs1_chanend_ctrl0_ie_enabled_set": [62, 63], "chanend_ctrl0_in_readi": [62, 63], "xs1_chanend_ctrl0_in_ready_shift": [62, 63], "xs1_chanend_ctrl0_in_ready_s": [62, 63], "xs1_chanend_ctrl0_in_ready_mask": [62, 63], "xs1_chanend_ctrl0_in_readi": [62, 63], "xs1_chanend_ctrl0_in_ready_set": [62, 63], "chanend_ctrl0_in_wait": [62, 63], "xs1_chanend_ctrl0_in_waiting_shift": [62, 63], "xs1_chanend_ctrl0_in_waiting_s": [62, 63], "xs1_chanend_ctrl0_in_waiting_mask": [62, 63], "xs1_chanend_ctrl0_in_wait": [62, 63], "xs1_chanend_ctrl0_in_waiting_set": [62, 63], "chanend_ctrl0_out_readi": [62, 63], "room": [62, 63], "ouptut": [62, 63], "xs1_chanend_ctrl0_out_ready_shift": [62, 63], "xs1_chanend_ctrl0_out_ready_s": [62, 63], "xs1_chanend_ctrl0_out_ready_mask": [62, 63], "xs1_chanend_ctrl0_out_readi": [62, 63], "xs1_chanend_ctrl0_out_ready_set": [62, 63], "chanend_ctrl0_out_wait": [62, 63], "xs1_chanend_ctrl0_out_waiting_shift": [62, 63], "xs1_chanend_ctrl0_out_waiting_s": [62, 63], "xs1_chanend_ctrl0_out_waiting_mask": [62, 63], "xs1_chanend_ctrl0_out_wait": [62, 63], "xs1_chanend_ctrl0_out_waiting_set": [62, 63], "chanend_ctrl0_ev_valid": [62, 63], "xs1_chanend_ctrl0_ev_valid_shift": [62, 63], "xs1_chanend_ctrl0_ev_valid_s": [62, 63], "xs1_chanend_ctrl0_ev_valid_mask": [62, 63], "xs1_chanend_ctrl0_ev_valid": [62, 63], "xs1_chanend_ctrl0_ev_valid_set": [62, 63], "chanend_ctrl0_in_t_num": [62, 63], "xs1_chanend_ctrl0_in_t_num_shift": [62, 63], "xs1_chanend_ctrl0_in_t_num_s": [62, 63], "xs1_chanend_ctrl0_in_t_num_mask": [62, 63], "xs1_chanend_ctrl0_in_t_num": [62, 63], "xs1_chanend_ctrl0_in_t_num_set": [62, 63], "chanend_ctrl0_out_t_num": [62, 63], "xs1_chanend_ctrl0_out_t_num_shift": [62, 63], "xs1_chanend_ctrl0_out_t_num_s": [62, 63], "xs1_chanend_ctrl0_out_t_num_mask": [62, 63], "xs1_chanend_ctrl0_out_t_num": [62, 63], "xs1_chanend_ctrl0_out_t_num_set": [62, 63], "clkblk_ctrl0_inus": [62, 63], "xs1_clkblk_ctrl0_inuse_shift": [62, 63], "xs1_clkblk_ctrl0_inuse_s": [62, 63], "xs1_clkblk_ctrl0_inuse_mask": [62, 63], "xs1_clkblk_ctrl0_inus": [62, 63], "xs1_clkblk_ctrl0_inuse_set": [62, 63], "clkblk_ctrl0_start": [62, 63], "xs1_clkblk_ctrl0_started_shift": [62, 63], "xs1_clkblk_ctrl0_started_s": [62, 63], "xs1_clkblk_ctrl0_started_mask": [62, 63], "xs1_clkblk_ctrl0_start": [62, 63], "xs1_clkblk_ctrl0_started_set": [62, 63], "clkblk_ctrl0_stop": [62, 63], "xs1_clkblk_ctrl0_stopping_shift": [62, 63], "xs1_clkblk_ctrl0_stopping_s": [62, 63], "xs1_clkblk_ctrl0_stopping_mask": [62, 63], "xs1_clkblk_ctrl0_stop": [62, 63], "xs1_clkblk_ctrl0_stopping_set": [62, 63], "clkblk_ctrl0_t_wait": [62, 63], "xs1_clkblk_ctrl0_t_waiting_shift": [62, 63], "xs1_clkblk_ctrl0_t_waiting_s": [62, 63], "xs1_clkblk_ctrl0_t_waiting_mask": [62, 63], "xs1_clkblk_ctrl0_t_wait": [62, 63], "xs1_clkblk_ctrl0_t_waiting_set": [62, 63], "clkblk_ctrl0_t_num": [62, 63], "xs1_clkblk_ctrl0_t_num_shift": [62, 63], "xs1_clkblk_ctrl0_t_num_siz": [62, 63], "xs1_clkblk_ctrl0_t_num_mask": [62, 63], "xs1_clkblk_ctrl0_t_num": [62, 63], "xs1_clkblk_ctrl0_t_num_set": [62, 63], "clkblk_ctrl1_fall_delai": [62, 63], "xs1_clkblk_ctrl1_fall_delay_shift": [62, 63], "xs1_clkblk_ctrl1_fall_delay_s": [62, 63], "xs1_clkblk_ctrl1_fall_delay_mask": [62, 63], "xs1_clkblk_ctrl1_fall_delai": [62, 63], "xs1_clkblk_ctrl1_fall_delay_set": [62, 63], "clkblk_ctrl1_rise_delai": [62, 63], "xs1_clkblk_ctrl1_rise_delay_shift": [62, 63], "xs1_clkblk_ctrl1_rise_delay_s": [62, 63], "xs1_clkblk_ctrl1_rise_delay_mask": [62, 63], "xs1_clkblk_ctrl1_rise_delai": [62, 63], "xs1_clkblk_ctrl1_rise_delay_set": [62, 63], "coproc_ctrl0_inus": [62, 63], "coprocessor": [62, 63], "xs1_coproc_ctrl0_inuse_shift": [62, 63], "xs1_coproc_ctrl0_inuse_s": [62, 63], "xs1_coproc_ctrl0_inuse_mask": [62, 63], "xs1_coproc_ctrl0_inus": [62, 63], "xs1_coproc_ctrl0_inuse_set": [62, 63], "coproc_ctrl0_ownt_v": [62, 63], "xs1_coproc_ctrl0_ownt_v_shift": [62, 63], "xs1_coproc_ctrl0_ownt_v_s": [62, 63], "xs1_coproc_ctrl0_ownt_v_mask": [62, 63], "xs1_coproc_ctrl0_ownt_v": [62, 63], "xs1_coproc_ctrl0_ownt_v_set": [62, 63], "coproc_ctrl0_ownt": [62, 63], "xs1_coproc_ctrl0_ownt_shift": [62, 63], "xs1_coproc_ctrl0_ownt_s": [62, 63], "xs1_coproc_ctrl0_ownt_mask": [62, 63], "xs1_coproc_ctrl0_ownt": [62, 63], "xs1_coproc_ctrl0_ownt_set": [62, 63], "coproc_tbv0_wait": [62, 63], "xs1_coproc_tbv0_waiting_shift": [62, 63], "xs1_coproc_tbv0_waiting_s": [62, 63], "xs1_coproc_tbv0_waiting_mask": [62, 63], "xs1_coproc_tbv0_wait": [62, 63], "xs1_coproc_tbv0_waiting_set": [62, 63], "res_id_typ": [62, 63], "xs1_res_id_type_shift": [62, 63], "xs1_res_id_type_s": [62, 63], "xs1_res_id_type_mask": [62, 63], "xs1_res_id_typ": [62, 63], "xs1_res_id_type_set": [62, 63], "res_id_regid": [62, 63], "xs1_res_id_regid_shift": [62, 63], "xs1_res_id_regid_s": [62, 63], "xs1_res_id_regid_mask": [62, 63], "xs1_res_id_regid": [62, 63], "xs1_res_id_regid_set": [62, 63], "res_id_resnum": [62, 63], "xs1_res_id_resnum_shift": [62, 63], "xs1_res_id_resnum_s": [62, 63], "xs1_res_id_resnum_mask": [62, 63], "xs1_res_id_resnum": [62, 63], "xs1_res_id_resnum_set": [62, 63], "res_id_portwidth": [62, 63], "xs1_res_id_portwidth_shift": [62, 63], "xs1_res_id_portwidth_s": [62, 63], "xs1_res_id_portwidth_mask": [62, 63], "xs1_res_id_portwidth": [62, 63], "xs1_res_id_portwidth_set": [62, 63], "chan_id_channum": [62, 63], "xs1_chan_id_channum_shift": [62, 63], "xs1_chan_id_channum_s": [62, 63], "xs1_chan_id_channum_mask": [62, 63], "xs1_chan_id_channum": [62, 63], "xs1_chan_id_channum_set": [62, 63], "chan_id_processor": [62, 63], "xs1_chan_id_processor_shift": [62, 63], "xs1_chan_id_processor_s": [62, 63], "xs1_chan_id_processor_mask": [62, 63], "xs1_chan_id_processor": [62, 63], "xs1_chan_id_processor_set": [62, 63], "chan_id_nod": [62, 63], "xs1_chan_id_node_shift": [62, 63], "xs1_chan_id_node_s": [62, 63], "xs1_chan_id_node_mask": [62, 63], "xs1_chan_id_nod": [62, 63], "xs1_chan_id_node_set": [62, 63], "header_1byte_channum": [62, 63], "xs1_header_1byte_channum_shift": [62, 63], "xs1_header_1byte_channum_s": [62, 63], "xs1_header_1byte_channum_mask": [62, 63], "xs1_header_1byte_channum": [62, 63], "xs1_header_1byte_channum_set": [62, 63], "header_1byte_processor": [62, 63], "xs1_header_1byte_processor_shift": [62, 63], "xs1_header_1byte_processor_s": [62, 63], "xs1_header_1byte_processor_mask": [62, 63], "xs1_header_1byte_processor": [62, 63], "xs1_header_1byte_processor_set": [62, 63], "header_1byte_nod": [62, 63], "xs1_header_1byte_node_shift": [62, 63], "xs1_header_1byte_node_s": [62, 63], "xs1_header_1byte_node_mask": [62, 63], "xs1_header_1byte_nod": [62, 63], "xs1_header_1byte_node_set": [62, 63], "header_3byte_channum": [62, 63], "xs1_header_3byte_channum_shift": [62, 63], "xs1_header_3byte_channum_s": [62, 63], "xs1_header_3byte_channum_mask": [62, 63], "xs1_header_3byte_channum": [62, 63], "xs1_header_3byte_channum_set": [62, 63], "header_3byte_processor": [62, 63], "xs1_header_3byte_processor_shift": [62, 63], "xs1_header_3byte_processor_s": [62, 63], "xs1_header_3byte_processor_mask": [62, 63], "xs1_header_3byte_processor": [62, 63], "xs1_header_3byte_processor_set": [62, 63], "header_3byte_nod": [62, 63], "xs1_header_3byte_node_shift": [62, 63], "xs1_header_3byte_node_s": [62, 63], "xs1_header_3byte_node_mask": [62, 63], "xs1_header_3byte_nod": [62, 63], "xs1_header_3byte_node_set": [62, 63], "setctrl_mod": [62, 63], "xs1_setc_mode_shift": [62, 63], "xs1_setc_mode_s": [62, 63], "xs1_setc_mode_mask": [62, 63], "xs1_setc_mod": [62, 63], "xs1_setc_mode_set": [62, 63], "setctrl_valu": [62, 63], "xs1_setc_value_shift": [62, 63], "xs1_setc_value_s": [62, 63], "xs1_setc_value_mask": [62, 63], "xs1_setc_valu": [62, 63], "xs1_setc_value_set": [62, 63], "setctrl_lmod": [62, 63], "xs1_setc_lmode_shift": [62, 63], "xs1_setc_lmode_s": [62, 63], "xs1_setc_lmode_mask": [62, 63], "xs1_setc_lmod": [62, 63], "xs1_setc_lmode_set": [62, 63], "mmapctrl_mod": [62, 63], "xs1_setc_mmap_mode_shift": [62, 63], "xs1_setc_mmap_mode_s": [62, 63], "xs1_setc_mmap_mode_mask": [62, 63], "xs1_setc_mmap_mod": [62, 63], "xs1_setc_mmap_mode_set": [62, 63], "mmapctrl_valu": [62, 63], "xs1_setc_mmap_value_shift": [62, 63], "xs1_setc_mmap_value_s": [62, 63], "xs1_setc_mmap_value_mask": [62, 63], "xs1_setc_mmap_valu": [62, 63], "xs1_setc_mmap_value_set": [62, 63], "xs1_dbg_int_req_dbg_shift": [62, 63], "xs1_dbg_int_req_dbg_s": [62, 63], "xs1_dbg_int_req_dbg_mask": [62, 63], "xs1_dbg_int_req_dbg": [62, 63], "xs1_dbg_int_req_dbg_set": [62, 63], "xs1_dbg_int_in_dbg_shift": [62, 63], "xs1_dbg_int_in_dbg_s": [62, 63], "xs1_dbg_int_in_dbg_mask": [62, 63], "xs1_dbg_int_in_dbg": [62, 63], "xs1_dbg_int_in_dbg_set": [62, 63], "xs1_dbg_ctrl_pswitch_ro_ext_shift": [62, 63], "xs1_dbg_ctrl_pswitch_ro_ext_s": [62, 63], "xs1_dbg_ctrl_pswitch_ro_ext_mask": [62, 63], "xs1_dbg_ctrl_pswitch_ro_ext": [62, 63], "xs1_dbg_ctrl_pswitch_ro_ext_set": [62, 63], "xs1_dbg_ctrl_pswitch_ro_shift": [62, 63], "xs1_dbg_ctrl_pswitch_ro_s": [62, 63], "xs1_dbg_ctrl_pswitch_ro_mask": [62, 63], "xs1_dbg_ctrl_pswitch_ro": [62, 63], "xs1_dbg_ctrl_pswitch_ro_set": [62, 63], "xs1_device_id0_version_shift": [62, 63], "xs1_device_id0_version_s": [62, 63], "xs1_device_id0_version_mask": [62, 63], "xs1_device_id0_vers": [62, 63], "xs1_device_id0_version_set": [62, 63], "xs1_device_id0_revision_shift": [62, 63], "xs1_device_id0_revision_s": [62, 63], "xs1_device_id0_revision_mask": [62, 63], "xs1_device_id0_revis": [62, 63], "xs1_device_id0_revision_set": [62, 63], "xs1_device_id0_node_shift": [62, 63], "xs1_device_id0_node_s": [62, 63], "xs1_device_id0_node_mask": [62, 63], "xs1_device_id0_nod": [62, 63], "xs1_device_id0_node_set": [62, 63], "xs1_device_id0_pid_shift": [62, 63], "xs1_device_id0_pid_s": [62, 63], "xs1_device_id0_pid_mask": [62, 63], "xs1_device_id0_pid": [62, 63], "xs1_device_id0_pid_set": [62, 63], "xs1_device_id1_num_threads_shift": [62, 63], "xs1_device_id1_num_threads_s": [62, 63], "xs1_device_id1_num_threads_mask": [62, 63], "xs1_device_id1_num_thread": [62, 63], "xs1_device_id1_num_threads_set": [62, 63], "xs1_device_id1_num_syncs_shift": [62, 63], "xs1_device_id1_num_syncs_s": [62, 63], "xs1_device_id1_num_syncs_mask": [62, 63], "xs1_device_id1_num_sync": [62, 63], "xs1_device_id1_num_syncs_set": [62, 63], "xs1_device_id1_num_locks_shift": [62, 63], "xs1_device_id1_num_locks_s": [62, 63], "xs1_device_id1_num_locks_mask": [62, 63], "xs1_device_id1_num_lock": [62, 63], "xs1_device_id1_num_locks_set": [62, 63], "xs1_device_id1_num_chanends_shift": [62, 63], "xs1_device_id1_num_chanends_s": [62, 63], "xs1_device_id1_num_chanends_mask": [62, 63], "xs1_device_id1_num_chanend": [62, 63], "xs1_device_id1_num_chanends_set": [62, 63], "xs1_device_id2_num_timers_shift": [62, 63], "xs1_device_id2_num_timers_s": [62, 63], "xs1_device_id2_num_timers_mask": [62, 63], "xs1_device_id2_num_tim": [62, 63], "xs1_device_id2_num_timers_set": [62, 63], "xs1_device_id2_num_clkblks_shift": [62, 63], "xs1_device_id2_num_clkblks_s": [62, 63], "xs1_device_id2_num_clkblks_mask": [62, 63], "xs1_device_id2_num_clkblk": [62, 63], "xs1_device_id2_num_clkblks_set": [62, 63], "xs1_junk_shift": [62, 63], "xs1_junk_siz": [62, 63], "xs1_junk_mask": [62, 63], "xs1_junk": [62, 63], "xs1_junk_set": [62, 63], "xs1_network_shift": [62, 63], "xs1_network_s": [62, 63], "xs1_network_mask": [62, 63], "xs1_network": [62, 63], "xs1_network_set": [62, 63], "src_target_id": [62, 63], "src_target_typ": [62, 63], "channelend": [62, 63], "xs1_src_target_id_shift": [62, 63], "xs1_src_target_id_s": [62, 63], "xs1_src_target_id_mask": [62, 63], "xs1_src_target_id": [62, 63], "xs1_src_target_id_set": [62, 63], "00": [62, 63], "psctl": [62, 63], "xs1_src_target_type_shift": [62, 63], "xs1_src_target_type_s": [62, 63], "xs1_src_target_type_mask": [62, 63], "xs1_src_target_typ": [62, 63], "xs1_src_target_type_set": [62, 63], "xs1_ss_device_id0_version_shift": [62, 63], "xs1_ss_device_id0_version_s": [62, 63], "xs1_ss_device_id0_version_mask": [62, 63], "xs1_ss_device_id0_vers": [62, 63], "xs1_ss_device_id0_version_set": [62, 63], "xs1_ss_device_id0_revision_shift": [62, 63], "xs1_ss_device_id0_revision_s": [62, 63], "xs1_ss_device_id0_revision_mask": [62, 63], "xs1_ss_device_id0_revis": [62, 63], "xs1_ss_device_id0_revision_set": [62, 63], "xs1_ss_device_id0_boot_ctrl_shift": [62, 63], "xs1_ss_device_id0_boot_ctrl_s": [62, 63], "xs1_ss_device_id0_boot_ctrl_mask": [62, 63], "xs1_ss_device_id0_boot_ctrl": [62, 63], "xs1_ss_device_id0_boot_ctrl_set": [62, 63], "xs1_ss_device_id1_num_plinks_per_proc_shift": [62, 63], "xs1_ss_device_id1_num_plinks_per_proc_s": [62, 63], "xs1_ss_device_id1_num_plinks_per_proc_mask": [62, 63], "xs1_ss_device_id1_num_plinks_per_proc": [62, 63], "xs1_ss_device_id1_num_plinks_per_proc_set": [62, 63], "xs1_ss_device_id1_num_processors_shift": [62, 63], "xs1_ss_device_id1_num_processors_s": [62, 63], "xs1_ss_device_id1_num_processors_mask": [62, 63], "xs1_ss_device_id1_num_processor": [62, 63], "xs1_ss_device_id1_num_processors_set": [62, 63], "xs1_ss_device_id1_num_slinks_shift": [62, 63], "xs1_ss_device_id1_num_slinks_s": [62, 63], "xs1_ss_device_id1_num_slinks_mask": [62, 63], "xs1_ss_device_id1_num_slink": [62, 63], "xs1_ss_device_id1_num_slinks_set": [62, 63], "xs1_ss_node_config_headers_shift": [62, 63], "xs1_ss_node_config_headers_s": [62, 63], "xs1_ss_node_config_headers_mask": [62, 63], "xs1_ss_node_config_head": [62, 63], "xs1_ss_node_config_headers_set": [62, 63], "xs1_ss_node_config_disable_pll_ctl_reg_shift": [62, 63], "xs1_ss_node_config_disable_pll_ctl_reg_s": [62, 63], "xs1_ss_node_config_disable_pll_ctl_reg_mask": [62, 63], "xs1_ss_node_config_disable_pll_ctl_reg": [62, 63], "xs1_ss_node_config_disable_pll_ctl_reg_set": [62, 63], "xs1_ss_node_config_disable_ssctl_update_shift": [62, 63], "xs1_ss_node_config_disable_ssctl_update_s": [62, 63], "xs1_ss_node_config_disable_ssctl_update_mask": [62, 63], "xs1_ss_node_config_disable_ssctl_upd": [62, 63], "xs1_ss_node_config_disable_ssctl_update_set": [62, 63], "xs1_ss_node_id_id_shift": [62, 63], "xs1_ss_node_id_id_s": [62, 63], "xs1_ss_node_id_id_mask": [62, 63], "xs1_ss_node_id_id": [62, 63], "xs1_ss_node_id_id_set": [62, 63], "xs1_ss_pll_ctl_input_divisor_shift": [62, 63], "xs1_ss_pll_ctl_input_divisor_s": [62, 63], "xs1_ss_pll_ctl_input_divisor_mask": [62, 63], "xs1_ss_pll_ctl_input_divisor": [62, 63], "xs1_ss_pll_ctl_input_divisor_set": [62, 63], "xs1_ss_pll_ctl_feedback_mul_shift": [62, 63], "xs1_ss_pll_ctl_feedback_mul_s": [62, 63], "xs1_ss_pll_ctl_feedback_mul_mask": [62, 63], "xs1_ss_pll_ctl_feedback_mul": [62, 63], "xs1_ss_pll_ctl_feedback_mul_set": [62, 63], "xs1_ss_pll_ctl_post_divisor_shift": [62, 63], "xs1_ss_pll_ctl_post_divisor_s": [62, 63], "xs1_ss_pll_ctl_post_divisor_mask": [62, 63], "xs1_ss_pll_ctl_post_divisor": [62, 63], "xs1_ss_pll_ctl_post_divisor_set": [62, 63], "xs1_ss_test_mode_boot_ram_shift": [62, 63], "xs1_ss_test_mode_boot_ram_s": [62, 63], "xs1_ss_test_mode_boot_ram_mask": [62, 63], "xs1_ss_test_mode_boot_ram": [62, 63], "xs1_ss_test_mode_boot_ram_set": [62, 63], "xs1_ss_test_mode_boot_jtag_shift": [62, 63], "xs1_ss_test_mode_boot_jtag_s": [62, 63], "xs1_ss_test_mode_boot_jtag_mask": [62, 63], "xs1_ss_test_mode_boot_jtag": [62, 63], "xs1_ss_test_mode_boot_jtag_set": [62, 63], "xs1_ss_test_mode_pll_bypass_shift": [62, 63], "xs1_ss_test_mode_pll_bypass_s": [62, 63], "xs1_ss_test_mode_pll_bypass_mask": [62, 63], "xs1_ss_test_mode_pll_bypass": [62, 63], "xs1_ss_test_mode_pll_bypass_set": [62, 63], "xs1_ss_pll_ctl_nlock_shift": [62, 63], "xs1_ss_pll_ctl_nlock_siz": [62, 63], "xs1_ss_pll_ctl_nlock_mask": [62, 63], "xs1_ss_pll_ctl_nlock": [62, 63], "xs1_ss_pll_ctl_nlock_set": [62, 63], "xs1_ss_pll_ctl_nreset_shift": [62, 63], "xs1_ss_pll_ctl_nreset_s": [62, 63], "xs1_ss_pll_ctl_nreset_mask": [62, 63], "xs1_ss_pll_ctl_nreset": [62, 63], "xs1_ss_pll_ctl_nreset_set": [62, 63], "xs1_ss_clk_divider_clk_div_shift": [62, 63], "xs1_ss_clk_divider_clk_div_s": [62, 63], "xs1_ss_clk_divider_clk_div_mask": [62, 63], "xs1_ss_clk_divider_clk_div": [62, 63], "xs1_ss_clk_divider_clk_div_set": [62, 63], "xs1_ss_sswitch_ref_clk_div_shift": [62, 63], "xs1_ss_sswitch_ref_clk_div_s": [62, 63], "xs1_ss_sswitch_ref_clk_div_mask": [62, 63], "xs1_ss_sswitch_ref_clk_div": [62, 63], "xs1_ss_sswitch_ref_clk_div_set": [62, 63], "xs1_ss_jtag_device_id_const_val_shift": [62, 63], "xs1_ss_jtag_device_id_const_val_s": [62, 63], "xs1_ss_jtag_device_id_const_val_mask": [62, 63], "xs1_ss_jtag_device_id_const_v": [62, 63], "xs1_ss_jtag_device_id_const_val_set": [62, 63], "xs1_ss_jtag_device_id_manu_id_shift": [62, 63], "xs1_ss_jtag_device_id_manu_id_s": [62, 63], "xs1_ss_jtag_device_id_manu_id_mask": [62, 63], "xs1_ss_jtag_device_id_manu_id": [62, 63], "xs1_ss_jtag_device_id_manu_id_set": [62, 63], "xs1_ss_jtag_device_id_part_num_shift": [62, 63], "xs1_ss_jtag_device_id_part_num_s": [62, 63], "xs1_ss_jtag_device_id_part_num_mask": [62, 63], "xs1_ss_jtag_device_id_part_num": [62, 63], "xs1_ss_jtag_device_id_part_num_set": [62, 63], "xs1_ss_jtag_device_id_version_shift": [62, 63], "xs1_ss_jtag_device_id_version_s": [62, 63], "xs1_ss_jtag_device_id_version_mask": [62, 63], "xs1_ss_jtag_device_id_vers": [62, 63], "xs1_ss_jtag_device_id_version_set": [62, 63], "xs1_ss_jtag_usercode_maskid_shift": [62, 63], "xs1_ss_jtag_usercode_maskid_s": [62, 63], "xs1_ss_jtag_usercode_maskid_mask": [62, 63], "xs1_ss_jtag_usercode_maskid": [62, 63], "xs1_ss_jtag_usercode_maskid_set": [62, 63], "xs1_ss_jtag_usercode_otp_shift": [62, 63], "xs1_ss_jtag_usercode_otp_s": [62, 63], "xs1_ss_jtag_usercode_otp_mask": [62, 63], "xs1_ss_jtag_usercode_otp": [62, 63], "xs1_ss_jtag_usercode_otp_set": [62, 63], "xs1_dim0_dir_shift": [62, 63], "xs1_dim0_dir_s": [62, 63], "xs1_dim0_dir_mask": [62, 63], "xs1_dim0_dir": [62, 63], "xs1_dim0_dir_set": [62, 63], "xs1_dim1_dir_shift": [62, 63], "xs1_dim1_dir_s": [62, 63], "xs1_dim1_dir_mask": [62, 63], "xs1_dim1_dir": [62, 63], "xs1_dim1_dir_set": [62, 63], "xs1_dim2_dir_shift": [62, 63], "xs1_dim2_dir_s": [62, 63], "xs1_dim2_dir_mask": [62, 63], "xs1_dim2_dir": [62, 63], "xs1_dim2_dir_set": [62, 63], "xs1_dim3_dir_shift": [62, 63], "xs1_dim3_dir_s": [62, 63], "xs1_dim3_dir_mask": [62, 63], "xs1_dim3_dir": [62, 63], "xs1_dim3_dir_set": [62, 63], "xs1_dim4_dir_shift": [62, 63], "xs1_dim4_dir_s": [62, 63], "xs1_dim4_dir_mask": [62, 63], "xs1_dim4_dir": [62, 63], "xs1_dim4_dir_set": [62, 63], "xs1_dim5_dir_shift": [62, 63], "xs1_dim5_dir_s": [62, 63], "xs1_dim5_dir_mask": [62, 63], "xs1_dim5_dir": [62, 63], "xs1_dim5_dir_set": [62, 63], "xs1_dim6_dir_shift": [62, 63], "xs1_dim6_dir_s": [62, 63], "xs1_dim6_dir_mask": [62, 63], "xs1_dim6_dir": [62, 63], "xs1_dim6_dir_set": [62, 63], "xs1_dim7_dir_shift": [62, 63], "xs1_dim7_dir_s": [62, 63], "xs1_dim7_dir_mask": [62, 63], "xs1_dim7_dir": [62, 63], "xs1_dim7_dir_set": [62, 63], "xs1_dim8_dir_shift": [62, 63], "xs1_dim8_dir_s": [62, 63], "xs1_dim8_dir_mask": [62, 63], "xs1_dim8_dir": [62, 63], "xs1_dim8_dir_set": [62, 63], "xs1_dim9_dir_shift": [62, 63], "xs1_dim9_dir_s": [62, 63], "xs1_dim9_dir_mask": [62, 63], "xs1_dim9_dir": [62, 63], "xs1_dim9_dir_set": [62, 63], "xs1_dima_dir_shift": [62, 63], "xs1_dima_dir_s": [62, 63], "xs1_dima_dir_mask": [62, 63], "xs1_dima_dir": [62, 63], "xs1_dima_dir_set": [62, 63], "xs1_dimb_dir_shift": [62, 63], "xs1_dimb_dir_s": [62, 63], "xs1_dimb_dir_mask": [62, 63], "xs1_dimb_dir": [62, 63], "xs1_dimb_dir_set": [62, 63], "xs1_dimc_dir_shift": [62, 63], "xs1_dimc_dir_s": [62, 63], "xs1_dimc_dir_mask": [62, 63], "xs1_dimc_dir": [62, 63], "xs1_dimc_dir_set": [62, 63], "xs1_dimd_dir_shift": [62, 63], "xs1_dimd_dir_s": [62, 63], "xs1_dimd_dir_mask": [62, 63], "xs1_dimd_dir": [62, 63], "xs1_dimd_dir_set": [62, 63], "xs1_dime_dir_shift": [62, 63], "xs1_dime_dir_s": [62, 63], "xs1_dime_dir_mask": [62, 63], "xs1_dime_dir": [62, 63], "xs1_dime_dir_set": [62, 63], "xs1_dimf_dir_shift": [62, 63], "xs1_dimf_dir_s": [62, 63], "xs1_dimf_dir_mask": [62, 63], "xs1_dimf_dir": [62, 63], "xs1_dimf_dir_set": [62, 63], "xs1_global_debug_enable_indebug_shift": [62, 63], "xs1_global_debug_enable_indebug_s": [62, 63], "xs1_global_debug_enable_indebug_mask": [62, 63], "xs1_global_debug_enable_indebug": [62, 63], "xs1_global_debug_enable_indebug_set": [62, 63], "xs1_global_debug_enable_global_debug_req_shift": [62, 63], "xs1_global_debug_enable_global_debug_req_s": [62, 63], "xs1_global_debug_enable_global_debug_req_mask": [62, 63], "xs1_global_debug_enable_global_debug_req": [62, 63], "xs1_global_debug_enable_global_debug_req_set": [62, 63], "xs1_global_debug_source_xcore0_indebug_shift": [62, 63], "xs1_global_debug_source_xcore0_indebug_s": [62, 63], "xs1_global_debug_source_xcore0_indebug_mask": [62, 63], "xs1_global_debug_source_xcore0_indebug": [62, 63], "xs1_global_debug_source_xcore0_indebug_set": [62, 63], "xs1_global_debug_source_xcore1_indebug_shift": [62, 63], "xs1_global_debug_source_xcore1_indebug_s": [62, 63], "xs1_global_debug_source_xcore1_indebug_mask": [62, 63], "xs1_global_debug_source_xcore1_indebug": [62, 63], "xs1_global_debug_source_xcore1_indebug_set": [62, 63], "xs1_global_debug_source_external_pad_indebug_shift": [62, 63], "xs1_global_debug_source_external_pad_indebug_s": [62, 63], "xs1_global_debug_source_external_pad_indebug_mask": [62, 63], "xs1_global_debug_source_external_pad_indebug": [62, 63], "xs1_global_debug_source_external_pad_indebug_set": [62, 63], "xs1_link_src_inuse_shift": [62, 63], "xs1_link_src_inuse_s": [62, 63], "xs1_link_src_inuse_mask": [62, 63], "xs1_link_src_inus": [62, 63], "xs1_link_src_inuse_set": [62, 63], "xs1_link_dst_inuse_shift": [62, 63], "xs1_link_dst_inuse_s": [62, 63], "xs1_link_dst_inuse_mask": [62, 63], "xs1_link_dst_inus": [62, 63], "xs1_link_dst_inuse_set": [62, 63], "xs1_link_junk_shift": [62, 63], "xs1_link_junk_s": [62, 63], "xs1_link_junk_mask": [62, 63], "xs1_link_junk": [62, 63], "xs1_link_junk_set": [62, 63], "xs1_link_network_shift": [62, 63], "xs1_link_network_s": [62, 63], "xs1_link_network_mask": [62, 63], "xs1_link_network": [62, 63], "xs1_link_network_set": [62, 63], "xs1_link_direction_shift": [62, 63], "xs1_link_direction_s": [62, 63], "xs1_link_direction_mask": [62, 63], "xs1_link_direct": [62, 63], "xs1_link_direction_set": [62, 63], "xs1_slink_src_target_id_shift": [62, 63], "xs1_slink_src_target_id_s": [62, 63], "xs1_slink_src_target_id_mask": [62, 63], "xs1_slink_src_target_id": [62, 63], "xs1_slink_src_target_id_set": [62, 63], "xs1_slink_src_target_type_shift": [62, 63], "xs1_slink_src_target_type_s": [62, 63], "xs1_slink_src_target_type_mask": [62, 63], "xs1_slink_src_target_typ": [62, 63], "xs1_slink_src_target_type_set": [62, 63], "xs1_plink_src_target_id_shift": [62, 63], "xs1_plink_src_target_id_s": [62, 63], "xs1_plink_src_target_id_mask": [62, 63], "xs1_plink_src_target_id": [62, 63], "xs1_plink_src_target_id_set": [62, 63], "xs1_plink_src_target_type_shift": [62, 63], "xs1_plink_src_target_type_s": [62, 63], "xs1_plink_src_target_type_mask": [62, 63], "xs1_plink_src_target_typ": [62, 63], "xs1_plink_src_target_type_set": [62, 63], "xs1_xlink_inter_token_delay_shift": [62, 63], "xs1_xlink_inter_token_delay_s": [62, 63], "xs1_xlink_inter_token_delay_mask": [62, 63], "xs1_xlink_inter_token_delai": [62, 63], "xs1_xlink_inter_token_delay_set": [62, 63], "xs1_xlink_intra_token_delay_shift": [62, 63], "xs1_xlink_intra_token_delay_s": [62, 63], "xs1_xlink_intra_token_delay_mask": [62, 63], "xs1_xlink_intra_token_delai": [62, 63], "xs1_xlink_intra_token_delay_set": [62, 63], "xs1_xlink_rx_reset_shift": [62, 63], "xs1_xlink_rx_reset_s": [62, 63], "xs1_xlink_rx_reset_mask": [62, 63], "xs1_xlink_rx_reset": [62, 63], "xs1_xlink_rx_reset_set": [62, 63], "xs1_xlink_hello_shift": [62, 63], "xs1_xlink_hello_s": [62, 63], "xs1_xlink_hello_mask": [62, 63], "xs1_xlink_hello": [62, 63], "xs1_xlink_hello_set": [62, 63], "xs1_tx_credit_shift": [62, 63], "xs1_tx_credit_s": [62, 63], "xs1_tx_credit_mask": [62, 63], "xs1_tx_credit": [62, 63], "xs1_tx_credit_set": [62, 63], "xs1_rx_credit_shift": [62, 63], "xs1_rx_credit_s": [62, 63], "xs1_rx_credit_mask": [62, 63], "xs1_rx_credit": [62, 63], "xs1_rx_credit_set": [62, 63], "xs1_xlink_rx_error_shift": [62, 63], "xs1_xlink_rx_error_s": [62, 63], "xs1_xlink_rx_error_mask": [62, 63], "xs1_xlink_rx_error": [62, 63], "xs1_xlink_rx_error_set": [62, 63], "xs1_xlink_wide_shift": [62, 63], "xs1_xlink_wide_s": [62, 63], "xs1_xlink_wide_mask": [62, 63], "xs1_xlink_wid": [62, 63], "xs1_xlink_wide_set": [62, 63], "xs1_xlink_enable_shift": [62, 63], "xs1_xlink_enable_s": [62, 63], "xs1_xlink_enable_mask": [62, 63], "xs1_xlink_en": [62, 63], "xs1_xlink_enable_set": [62, 63], "xs1_xstatic_dest_chan_end_shift": [62, 63], "xs1_xstatic_dest_chan_end_s": [62, 63], "xs1_xstatic_dest_chan_end_mask": [62, 63], "xs1_xstatic_dest_chan_end": [62, 63], "xs1_xstatic_dest_chan_end_set": [62, 63], "xs1_xstatic_dest_proc_shift": [62, 63], "xs1_xstatic_dest_proc_s": [62, 63], "xs1_xstatic_dest_proc_mask": [62, 63], "xs1_xstatic_dest_proc": [62, 63], "xs1_xstatic_dest_proc_set": [62, 63], "xs1_xstatic_enable_shift": [62, 63], "xs1_xstatic_enable_s": [62, 63], "xs1_xstatic_enable_mask": [62, 63], "xs1_xstatic_en": [62, 63], "xs1_xstatic_enable_set": [62, 63], "ssctrl_psctrl_core_num": [62, 63], "psctrl": [62, 63], "xs1_ssctrl_psctrl_core_num_shift": [62, 63], "xs1_ssctrl_psctrl_core_num_s": [62, 63], "xs1_ssctrl_psctrl_core_num_mask": [62, 63], "xs1_ssctrl_psctrl_core_num": [62, 63], "xs1_ssctrl_psctrl_core_num_set": [62, 63], "xs2amiscellaneousdefinit": 62, "resource_types_def": [62, 63], "xs1_res_type_port": [62, 63], "xs1_res_type_tim": [62, 63], "xs1_res_type_chanend": [62, 63], "xs1_res_type_sync": [62, 63], "xs1_res_type_thread": [62, 63], "xs1_res_type_lock": [62, 63], "xs1_res_type_clkblk": [62, 63], "xs1_res_type_coproc": [62, 63], "multicycl": [62, 63], "xs1_res_type_p": [62, 63], "xs1_res_type_config": [62, 63], "xs1_res_type_instruct": [62, 63], "clockblocks_def": [62, 63], "xs1_clkblk_1": [62, 63, 77], "xs1_clkblk_2": [62, 63], "xs1_clkblk_3": [62, 63], "xs1_clkblk_4": [62, 63], "xs1_clkblk_5": [62, 63, 81], "xs1_clkblk_6": [62, 63], "xs1_clkblk_7": [62, 63], "exception_types_def": [62, 63], "flow": [62, 63, 78, 85], "aris": [62, 63], "deal": [62, 63], "xs1_et_link_error": [62, 63], "xs1_et_illegal_pc": [62, 63], "xcorearchtrap": [62, 63], "illegal_pc": [62, 63], "xs1_et_illegal_instruct": [62, 63], "illegal_instructionspc": [62, 63], "xs1_et_illegal_resourc": [62, 63], "xs1_et_load_stor": [62, 63], "illegal_load_stor": [62, 63], "xs1_et_illegal_p": [62, 63], "xcorearchmachinest": [62, 63], "xs1_et_arithmet": [62, 63], "arithmetic_except": [62, 63], "xs1_et_ecal": [62, 63], "exception_cal": [62, 63], "xs1_et_resource_dep": [62, 63], "xcorearchresourc": [62, 63], "back_to_back_access": [62, 63], "xs1_et_kcal": [62, 63], "kernel_cal": [62, 63], "xs1_et_iolan": [62, 63], "took": [62, 63], "lane": [62, 63], "t_reg_values_def": [62, 63], "xs1_dbg_t_reg_cp_num": [62, 63], "xs1_dbg_t_reg_dp_num": [62, 63], "xs1_dbg_t_reg_sp_num": [62, 63], "xs1_dbg_t_reg_lr_num": [62, 63], "xs1_dbg_t_reg_pc_num": [62, 63], "xs1_dbg_t_reg_sr_num": [62, 63], "xs1_dbg_t_reg_spc_num": [62, 63], "xs1_dbg_t_reg_ssr_num": [62, 63], "xs1_dbg_t_reg_et_num": [62, 63], "xs1_dbg_t_reg_ed_num": [62, 63], "xs1_dbg_t_reg_sed_num": [62, 63], "xs1_dbg_t_reg_kep_num": [62, 63], "xs1_dbg_t_reg_ksp_num": [62, 63], "xs1_dbg_t_reg_id_num": [62, 63], "stack_offset_def": [62, 63], "xs1_stack_offset_spc": [62, 63], "xs1_stack_offset_ssr": [62, 63], "xs1_stack_offset_s": [62, 63], "xs1_stack_offset_et": [62, 63], "dbg_cause_def": [62, 63], "xs1_dbg_cause_non": [62, 63], "xs1_dbg_cause_host": [62, 63], "xs1_dbg_cause_dcal": [62, 63], "xs1_dbg_cause_ibreak": [62, 63], "xs1_dbg_cause_dwatch": [62, 63], "xs1_dbg_cause_rwatch": [62, 63], "debug_commands_def": [62, 63], "xs1_dbg_cmd_ack": [62, 63], "xs1_dbg_cmd_nack": [62, 63], "xs1_dbg_cmd_read": [62, 63], "xs1_dbg_cmd_write": [62, 63], "xs1_dbg_cmd_getp": [62, 63], "xs1_dbg_cmd_setp": [62, 63], "xs1_dbg_cmd_getstat": [62, 63], "xs1_dbg_cmd_setstat": [62, 63], "xs1_dbg_cmd_call": [62, 63], "xs1_dbg_cmd_rfdbg": [62, 63], "xs1_dbg_cmd_read4pi": [62, 63], "xs1_dbg_cmd_write4pi": [62, 63], "db_scratch_usage_def": [62, 63], "xs1_ps_dbg_handler": [62, 63], "xs1_ps_dbg_command": [62, 63], "xs1_ps_dbg_arg0_reg": [62, 63], "xs1_ps_dbg_arg1_reg": [62, 63], "xs1_ps_dbg_arg2_reg": [62, 63], "xs1_ps_dbg_arg3_reg": [62, 63], "xs1_ps_dbg_arg4_reg": [62, 63], "xs1_ps_dbg_arg5_reg": [62, 63], "xs1_num_dbg_scratch_reg": [62, 63], "xs1_log2_num_dbg_scratch_reg": [62, 63], "xs1_pswitch_dbg_handler_num": [62, 63], "xs1_pswitch_dbg_command_num": [62, 63], "xs1_pswitch_dbg_arg0_num": [62, 63], "xs1_pswitch_dbg_arg1_num": [62, 63], "xs1_pswitch_dbg_arg2_num": [62, 63], "xs1_pswitch_dbg_arg3_num": [62, 63], "xs1_pswitch_dbg_arg4_num": [62, 63], "xs1_pswitch_dbg_arg5_num": [62, 63], "dbg_breakpoints_def": [62, 63], "xs1_num_dbg_ibreak": [62, 63], "xs1_num_dbg_rwatch": [62, 63], "xs1_num_dbg_dwatch": [62, 63], "rom_def": [62, 63], "xs1_rom_bas": [62, 63], "xs1_rom_siz": [62, 63], "xs1_rom_addr_width": [62, 63], "xs1_rom_base_width": [62, 63], "xs1_debug_vector": [62, 63], "user_control_tokens_def": [62, 63], "xs1_ct_start_transact": [62, 63], "xs1_ct_end": [62, 63], "xs1_eom_token": [62, 63], "xs1_ct_paus": [62, 63], "xs1_pause_token": [62, 63], "xs1_ct_ack": [62, 63], "xs1_ack_token": [62, 63], "xs1_ct_nack": [62, 63], "xs1_nack_token": [62, 63], "xs1_ct_readn": [62, 63], "xs1_ct_read1": [62, 63], "xs1_ct_read2": [62, 63], "xs1_ct_read4": [62, 63], "xs1_ct_read8": [62, 63], "xs1_ct_writen": [62, 63], "xs1_ct_write1": [62, 63], "xs1_ct_write2": [62, 63], "xs1_ct_write4": [62, 63], "xs1_ct_write8": [62, 63], "xs1_ct_call": [62, 63], "resource_cregs_def": [62, 63], "xs1_res_ps_ctrl0": [62, 63], "xs1_res_ps_ctrl1": [62, 63], "xs1_res_ps_ctrl2": [62, 63], "xs1_res_ps_vector": [62, 63], "xs1_res_ps_ev": [62, 63], "xs1_res_ps_data": [62, 63], "xs1_res_ps_clksrc": [62, 63], "xs1_res_ps_rdysrc": [62, 63], "xs1_res_ps_tbv0": [62, 63], "setctrl_modes_def": [62, 63], "xs1_setc_mode_inus": [62, 63], "xs1_setc_mode_cond": [62, 63], "xs1_setc_mode_ie_mod": [62, 63], "xs1_setc_mode_dr": [62, 63], "xs1_setc_mode_long": [62, 63], "setctrl_lmode_def": [62, 63], "xs1_setc_lmode_run": [62, 63], "xs1_setc_lmode_m": [62, 63], "xs1_setc_lmode_buf": [62, 63], "xs1_setc_lmode_rdi": [62, 63], "xs1_setc_lmode_sdelai": [62, 63], "xs1_setc_lmode_port": [62, 63], "xs1_setc_lmode_inv": [62, 63], "xs1_setc_lmode_pin_delai": [62, 63], "xs1_setc_lmode_fall_delai": [62, 63], "xs1_setc_lmode_rise_delai": [62, 63], "ctrl_mode_def": [62, 63], "xs1_setc_inuse_off": [62, 63], "xs1_setc_inuse_on": [62, 63], "xs1_setc_cond_non": [62, 63], "xs1_setc_cond_ful": [62, 63], "xs1_setc_cond_aft": [62, 63], "xs1_setc_cond_eq": [62, 63], "xs1_setc_cond_neq": [62, 63], "xs1_setc_cond_great": [62, 63], "xs1_setc_cond_less": [62, 63], "xs1_setc_ie_mode_ev": [62, 63], "xs1_setc_ie_mode_interrupt": [62, 63], "xs1_setc_drive_dr": [62, 63], "xs1_setc_drive_pull_down": [62, 63], "xs1_setc_drive_pull_up": [62, 63], "xs1_setc_run_stopr": [62, 63], "xs1_setc_run_startr": [62, 63], "xs1_setc_run_clrbuf": [62, 63], "xs1_setc_ms_mast": [62, 63], "xs1_setc_ms_slav": [62, 63], "xs1_setc_buf_nobuff": [62, 63], "xs1_setc_buf_buff": [62, 63], "xs1_setc_rdy_noreadi": [62, 63], "xs1_setc_rdy_strob": [62, 63], "xs1_setc_rdy_handshak": [62, 63], "xs1_setc_sdelay_nosdelai": [62, 63], "xs1_setc_sdelay_sdelai": [62, 63], "xs1_setc_port_dataport": [62, 63], "xs1_setc_port_clockport": [62, 63], "xs1_setc_port_readyport": [62, 63], "xs1_setc_inv_noinvert": [62, 63], "xs1_setc_inv_invert": [62, 63], "xs1_device_id0_version_valu": [62, 63], "xs1_device_id0_revision_valu": [62, 63], "xs1_num_network": [62, 63], "xs1_num_res_typ": [62, 63], "xs1_clk_ref": [62, 63], "xs1_clk_xcore": [62, 63], "xs1_et_non": [62, 63], "xs1_res_id_invalid": [62, 63], "xs1_kep_align": [62, 63], "xs1_kcall_align": [62, 63], "xs1_trap_kcall_offset": [62, 63], "xs1_arg0_reg": [62, 63], "xs1_arg1_reg": [62, 63], "xs1_arg2_reg": [62, 63], "xs1_arg3_reg": [62, 63], "xs1_ret0_reg": [62, 63], "xs1_ret1_reg": [62, 63], "xs1_ret2_reg": [62, 63], "xs1_ret3_reg": [62, 63], "xs1_num_lock": [62, 63], "xs1_num_sync": [62, 63], "xs1_num_tim": [62, 63], "xs1_num_thread": [62, 63], "xs1_num_chanend": [62, 63], "xs1_num_clkblk": [62, 63], "xs1_num_mmap": [62, 63], "xs1_dbg_buffer_word": [62, 63], "xs1_ram_bas": [62, 63], "xs1_ram_siz": [62, 63], "xs1_ram_addr_width": [62, 63], "xs1_ct_writec": [62, 63], "xs1_ct_readc": [62, 63], "xs1_ct_psctrl": [62, 63], "xs1_ct_ssctrl": [62, 63], "xs2aportdefinit": 62, "xs1_num_1bit_gpio_port": [62, 63], "xs1_num_4bit_gpio_port": [62, 63], "xs1_num_8bit_gpio_port": [62, 63], "xs1_num_16bit_gpio_port": [62, 63], "xs1_num_32bit_gpio_port": [62, 63], "xs1_num_16bit_periph_port": [62, 63], "xs1_num_32bit_periph_port": [62, 63], "xs1_num_1bit_port": [62, 63], "xs1_num_4bit_port": [62, 63], "xs1_num_8bit_port": [62, 63], "xs1_num_16bit_port": [62, 63], "xs1_num_32bit_port": [62, 63], "xs3apsregist": 63, "dictat": 63, "0x00080000": 63, "xcore_ctrl0_extmem_en": 63, "xcore_ctrl0_mipi_en": 63, "mipi": 63, "xcore_ctrl0_memsleep_en": 63, "sleep": [63, 85], "xcore_ctrl0_ramshutdown": 63, "xcore_ctrl0_extmem_device_s": 63, "512mbit": [63, 79], "1gbit": 63, "secur_cfg_otp_combin": 63, "secur_cfg_otp_program_dis": 63, "sbpi": 63, "secur_cfg_otp_read_lock": 63, "core1_dis": 63, "rtsel": 63, "ptsel": 63, "trb": 63, "xs1_ps_cache_miss_cnt": 63, "ps_cache_miss_cnt": 63, "unreset": 63, "miss": [63, 74, 85], "xs1_ps_cache_access_cnt": 63, "ps_cache_access_cnt": 63, "xs3apswitchregist": 63, "xs3asswitchregist": 63, "sswitch_mipi_xcfgi_reg": 63, "xs1_num_sswitch_mipi_xcfgi_reg": 63, "xs1_sswitch_mipi_xcfgi_reg_0_num": 63, "xs1_sswitch_mipi_xcfgi_reg_1_num": 63, "xs1_sswitch_mipi_xcfgi_reg_2_num": 63, "xs1_sswitch_mipi_xcfgi_reg_3_num": 63, "xs1_sswitch_mipi_xcfgi_reg_4_num": 63, "xs1_sswitch_mipi_xcfgi_reg_5_num": 63, "xs1_sswitch_mipi_xcfgi_reg_6_num": 63, "xs1_sswitch_mipi_xcfgi_reg_7_num": 63, "xs1_sswitch_mipi_xcfgi_reg_8_num": 63, "xs1_sswitch_mipi_xcfgi_reg_9_num": 63, "xs1_sswitch_mipi_xcfgi_reg_10_num": 63, "xs1_sswitch_mipi_xcfgi_reg_11_num": 63, "xs1_sswitch_mipi_xcfgi_reg_12_num": 63, "xs1_sswitch_mipi_xcfgi_reg_13_num": 63, "xs1_sswitch_mipi_xcfgi_reg_14_num": 63, "xs1_sswitch_mipi_xcfgi_reg_15_num": 63, "xs1_sswitch_mipi_xcfgi_reg_16_num": 63, "xs1_sswitch_mipi_xcfgi_reg_17_num": 63, "xs1_sswitch_mipi_xcfgi_reg_18_num": 63, "sswitch_mipi_xcfgo_reg": 63, "xs1_num_sswitch_mipi_xcfgo_reg": 63, "xs1_sswitch_mipi_xcfgo_reg_0_num": 63, "xs1_sswitch_mipi_xcfgo_reg_1_num": 63, "xs1_sswitch_mipi_xcfgo_reg_2_num": 63, "0x3f": 63, "0x0001": 63, "8191": 63, "0x1fff": 63, "ss_pll_ctl_disabl": 63, "xs1_sswitch_ddr_clk_divider_num": 63, "sswitch_ddr_clk_divid": 63, "ss_ddr_clk_div": 63, "ss_ddr_clk_div_dis": 63, "ss_ddr_clk_from_app_pl": 63, "xs1_sswitch_ss_app_clk_divider_num": 63, "sswitch_ss_app_clk_divid": 63, "ss_app_clk_div": 63, "ss_app_clk_div_dis": 63, "x1d11": 63, "ss_app_clk_from_app_pl": 63, "xs1_sswitch_ss_app_pll_ctl_num": 63, "sswitch_ss_app_pll_ctl": 63, "ss_app_pll_en": 63, "ss_app_pll_input_from_sys_pl": 63, "crystal": [63, 76], "ss_app_pll_bypass": 63, "xs1_sswitch_ss_app_pll_frac_n_divider_num": 63, "sswitch_ss_app_pll_frac_n_divid": 63, "fraction": 63, "frac": 63, "ss_frac_n_period_cyc_cnt": 63, "ss_frac_n_f_high_cyc_cnt": 63, "ss_frac_n_en": 63, "xs1_sswitch_ss_lpddr_controller_config_num": 63, "sswitch_ss_lpddr_controller_config": 63, "ss_lpddr_enabl": 63, "ss_lpddr_muxto_core1": 63, "xs1_sswitch_mipi_clk_divider_num": 63, "sswitch_mipi_clk_divid": 63, "shim": 63, "phy": [63, 76], "ss_sswitch_mipi_clk_div": 63, "ss_sswitch_mipi_clk_div_dis": 63, "ss_mipi_clk_from_app_pl": 63, "xs1_sswitch_mipi_cfg_clk_divider_num": 63, "sswitch_mipi_cfg_clk_divid": 63, "ss_mipi_cfg_clk_div": 63, "ss_mipi_cfg_clk_div_dis": 63, "ss_mipi_cfg_clk_from_app_pl": 63, "xs1_sswitch_usb_xcfgi_reg0_num": 63, "sswitch_usb_xcfgi_reg0": 63, "xs1_sswitch_usb_xcfgi_reg1_num": 63, "sswitch_usb_xcfgi_reg1": 63, "xs1_sswitch_usb_xcfgi_reg2_num": 63, "sswitch_usb_xcfgi_reg2": 63, "xs1_sswitch_usb_xcfg_coarse_tune_num": 63, "sswitch_usb_xcfg_coarse_tun": 63, "xs1_sswitch_usb_xcfg_fine_tune_num": 63, "sswitch_usb_xcfg_fine_tun": 63, "xs1_sswitch_usb_xcfg_lock_range_max_num": 63, "sswitch_usb_xcfg_lock_range_max": 63, "xs1_sswitch_usb_xcfg_lock_range_min_num": 63, "sswitch_usb_xcfg_lock_range_min": 63, "xs1_sswitch_usb_phy_cfg0_num": 63, "sswitch_usb_phy_cfg0": 63, "xin": 63, "xout": 63, "usb_phy_cfg0_utmi_xcvrselect": 63, "xcvrselect": 63, "usb_phy_cfg0_utmi_termselect": 63, "usb_phy_cfg0_utmi_opmod": 63, "opmod": 63, "usb_phy_cfg0_utmi_suspendm": 63, "suspendm": 63, "usb_phy_cfg0_dppulldown": 63, "pulldown": [63, 86], "usb_phy_cfg0_dmpulldown": 63, "dm": [63, 79], "usb_phy_cfg0_txbitstuff_en": 63, "bitstuf": 63, "usb_phy_cfg0_pll_en": 63, "usb_phy_cfg0_lpm_al": 63, "lpm": 63, "usb_phy_cfg0_idpad_en": 63, "usb_phy_cfg0_xtlsel": 63, "freqeunci": 63, "10mhz": 63, "12mhz": 63, "30mhz": 63, "2mhz": 63, "27mhz": 63, "40mhz": 63, "xs1_sswitch_usb_phy_cfg1_num": 63, "sswitch_usb_phy_cfg1": 63, "xs1_sswitch_usb_phy_cfg2_num": 63, "sswitch_usb_phy_cfg2": 63, "usb_phy_cfg2_ponrst": 63, "usb_phy_cfg2_utmi_reset": 63, "xs1_sswitch_usb_phy_cfg3_num": 63, "sswitch_usb_phy_cfg3": 63, "usb_phy_cfg3_vcontrol": 63, "vcontrol": 63, "usb_phy_cfg3_external_test_mod": 63, "usb_phy_cfg3_ls_en": 63, "usb_phy_cfg3_utmi_vcontrolloadm": 63, "vcontrolloadm": 63, "usb_phy_cfg3_hs_bist_mod": 63, "bist": 63, "xs1_sswitch_usb_shim_cfg_num": 63, "sswitch_usb_shim_cfg": 63, "govern": 63, "rxactiv": 63, "rxvalid": 63, "usb_shim_cfg_and_rxv_rxa": 63, "usb_shim_cfg_flag_mod": 63, "linest": 63, "xs1_sswitch_usb_phy_xcfgo_reg0_num": 63, "sswitch_usb_phy_xcfgo_reg0": 63, "xs1_sswitch_usb_phy_status_num": 63, "sswitch_usb_phy_statu": 63, "usb_phy_status_utmi_linest": 63, "se0": 63, "j": [63, 77], "se1": 63, "usb_phy_status_hostdisconnect": 63, "usb_phy_status_idpad": 63, "resist": 63, "idpad": 63, "ground": 63, "kohm": 63, "mini": 63, "usb_phy_status_bist_ok": 63, "usb_phy_status_debug_out": 63, "xs1_sswitch_usb_shim_status_num": 63, "sswitch_usb_shim_statu": 63, "xs1_sswitch_usb_status_clr_num": 63, "sswitch_usb_status_clr": 63, "xs1_sswitch_watchdog_cfg_num": 63, "sswitch_watchdog_cfg": 63, "watchdog": 63, "watchdog_count_en": 63, "watchdog_trigger_en": 63, "xs1_sswitch_watchdog_prescaler_num": 63, "sswitch_watchdog_prescal": 63, "watchdog_prescaler_valu": 63, "prescal": 63, "xs1_sswitch_watchdog_prescaler_wrap_num": 63, "sswitch_watchdog_prescaler_wrap": 63, "watchdog_prescaler_wrap_valu": 63, "xs1_sswitch_watchdog_count_num": 63, "sswitch_watchdog_count": 63, "regularli": 63, "watchdog_count_valu": 63, "prescaler_wrap_valu": 63, "268": 63, "435": 63, "456": 63, "xs1_sswitch_watchdog_status_num": 63, "sswitch_watchdog_statu": 63, "watchdog_has_trigg": 63, "xs1_sswitch_mipi_status0_num": 63, "sswitch_mipi_status0": 63, "mipi_status0_osc_clk_act": 63, "osc": 63, "mipi_status0_osc_clk_readi": 63, "mipi_status0_bit_clk_greater_than_2400g": 63, "2400g": 63, "mipi_status0_data_correct_lan0": 63, "lan0": 63, "mipi_status0_data_correct_lan1": 63, "lan1": 63, "mipi_status0_data_correct_lan2": 63, "lan2": 63, "mipi_status0_da_cdphy_r100_ctrl0_2d1c": 63, "da": 63, "cdphy": 63, "r100": 63, "control0": 63, "2d1c": 63, "mipi_status0_stopstate_clk": 63, "mipi_status0_stopstate_lan0": 63, "mipi_status0_stopstate_lan1": 63, "xs1_sswitch_mipi_shim_status_num": 63, "sswitch_mipi_shim_statu": 63, "demux": 63, "mipi_shim_status_reg": 63, "recover": 63, "mipi_clk": 63, "xs1_sswitch_mipi_dphy_cfg0_num": 63, "sswitch_mipi_dphy_cfg0": 63, "mipi_dphy_cfg0_hw_rstn": 63, "mipi_dphy_cfg0_rstb09_always_on": 63, "xs1_sswitch_mipi_dphy_cfg1_num": 63, "sswitch_mipi_dphy_cfg1": 63, "mipi_dphy_cfg1_mp_test_en": 63, "dphy": 63, "config1": 63, "mipi_dphy_cfg1_mp_test_mode_sel": 63, "mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en": 63, "efus": 63, "mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in": 63, "xs1_sswitch_mipi_dphy_cfg2_num": 63, "sswitch_mipi_dphy_cfg2": 63, "mipi_dphy_cfg2_pll_clk_sel": 63, "config2": 63, "xs1_sswitch_mipi_dphy_cfg3_num": 63, "sswitch_mipi_dphy_cfg3": 63, "mipi_dphy_cfg3_lane_swap_clk": 63, "dn": 63, "mipi_dphy_cfg3_lane_swap_lan0": 63, "mipi_dphy_cfg3_lane_swap_lan1": 63, "mipi_dphy_cfg3_dpdn_swap_clk": 63, "mipi_dphy_cfg3_dpdn_swap_lan0": 63, "mipi_dphy_cfg3_dpdn_swap_lan1": 63, "mipi_dphy_cfg3_enable_clk": 63, "mipi_dphy_cfg3_enable_lan0": 63, "mipi_dphy_cfg3_enable_lan1": 63, "xs1_sswitch_mipi_dphy_cfg4_num": 63, "sswitch_mipi_dphy_cfg4": 63, "mipi_dphy_cfg4_precounter_in_clk": 63, "tclk": 63, "settl": 63, "mipi_dphy_cfg4_precounter_in_lan0": 63, "mipi_dphy_cfg4_precounter_in_lan1": 63, "xs1_sswitch_mipi_dphy_cfg5_num": 63, "sswitch_mipi_dphy_cfg5": 63, "mipi_dphy_cfg5_debug_mode_sel": 63, "xs1_sswitch_mipi_shim_cfg0_num": 63, "sswitch_mipi_shim_cfg0": 63, "565": 63, "csi": 63, "rgb": [63, 71], "bia": 63, "mipi_shim_cfg0_pixel_demux_en": 63, "stuff": 63, "mipi_shim_cfg0_pixel_demux_datatyp": 63, "mipi_shim_cfg0_pixel_demux_mod": 63, "10to16": 63, "12to16": 63, "14to16": 63, "rgb565to888": 63, "rgb888to888": 63, "mipi_shim_demux_stuff": 63, "rgb565": 63, "rgb888": 63, "pixel": 63, "mipi_shim_bia": 63, "0x80": 63, "mipi_shim_cfg0_sel_debug_out": 63, "config0": 63, "sel": 63, "mipi_shim_cfg0_sel_debug": 63, "xs1_sswitch_lpddr_iid_enable_num": 63, "sswitch_lpddr_iid_en": 63, "rw0": 63, "rw1": 63, "lpddr_iid_en": 63, "xs1_sswitch_lpddr_iid_0_7_num": 63, "sswitch_lpddr_iid_0_7": 63, "lpddr_iid_0_7": 63, "rw": 63, "000": [63, 72], "001": 63, "xs1_sswitch_lpddr_iid_8_15_num": 63, "sswitch_lpddr_iid_8_15": 63, "lpddr_iid_8_15": 63, "xs1_sswitch_lpddr_queue_cont_num": 63, "sswitch_lpddr_queue_cont": 63, "lpddr_queue_cont": 63, "sy": 63, "xs1_sswitch_lpddr_ro_command_queue_priority_num": 63, "sswitch_lpddr_ro_command_queue_prior": 63, "lpddr_ro_pri": 63, "xs1_sswitch_lpddr_rw_command_queue_priority_num": 63, "sswitch_lpddr_rw_command_queue_prior": 63, "lpddr_rw0_pri": 63, "lpddr_rw1_pri": 63, "xs1_sswitch_lpddr_arbitration_timeout_num": 63, "sswitch_lpddr_arbitration_timeout": 63, "starvat": 63, "lpddr_tout": 63, "xs1_sswitch_lpddr_arbitration_mtg_command_num": 63, "sswitch_lpddr_arbitration_mtg_command": 63, "lpddr_mtg_cmd": 63, "mtg": 63, "csr": 63, "xs1_sswitch_lpddr_dll_control_num": 63, "sswitch_lpddr_dll_control": 63, "lpddr_dll_control": 63, "xs1_sswitch_lpddr_dll_measurement_status_num": 63, "sswitch_lpddr_dll_measurement_statu": 63, "lpddr_dll_measurement_statu": 63, "xs1_sswitch_lpddr_dll_manual_control_num": 63, "sswitch_lpddr_dll_manual_control": 63, "lpddr_dll_manual_control": 63, "xs1_sswitch_lpddr_dll_phy_calibration_data_num": 63, "sswitch_lpddr_dll_phy_calibration_data": 63, "lpddr_dll_phy_calibration_data": 63, "calibr": 63, "xs1_sswitch_lpddr_phy_control_num": 63, "sswitch_lpddr_phy_control": 63, "lpddr_phy_control": 63, "xs1_sswitch_lpddr_lmr_opcode_num": 63, "sswitch_lpddr_lmr_opcod": 63, "lpddr_lmr_opcod": 63, "lmr": 63, "opcod": 63, "xs1_sswitch_lpddr_emr_opcode_num": 63, "sswitch_lpddr_emr_opcod": 63, "lpddr_emr_opcod": 63, "emr": 63, "xs1_sswitch_lpddr_protocol_engine_conf_0_num": 63, "sswitch_lpddr_protocol_engine_conf_0": 63, "trefi": 63, "tra": 63, "txsr": 63, "twr": 63, "lpddr_pe_trefi_cnt": 63, "lpddr_pe_tras_cnt": 63, "lpddr_pe_txsr_cnt": 63, "lpddr_pe_twr_cnt": 63, "xs1_sswitch_lpddr_protocol_engine_conf_1_num": 63, "sswitch_lpddr_protocol_engine_conf_1": 63, "trrc": 63, "trcd": 63, "trp": 63, "trfc": 63, "trrd": 63, "lpddr_pe_trc_cnt": 63, "trc": 63, "lpddr_pe_trcd_cnt": 63, "lpddr_pe_trp_cnt": 63, "lpddr_pe_trfc_cnt": 63, "lpddr_pe_trrd_cnt": 63, "lpddr_pe_en_256m_dev_s": 63, "mbit": 63, "xs1_sswitch_lpddr_protocol_engine_status_num": 63, "sswitch_lpddr_protocol_engine_statu": 63, "xs1_sswitch_padctrl_clk_num": 63, "sswitch_padctrl_clk": 63, "clk_n": 63, "padctrl_receiver_en": 63, "padctrl_pul": 63, "resistor": 63, "weak": [63, 73], "padctrl_drive_strength": 63, "strength": [63, 79], "ma": [63, 85], "padctrl_schmitt_trigger_en": 63, "schmitt": [63, 79], "padctrl_slew_rate_control": 63, "slew": [63, 79], "xs1_sswitch_padctrl_cke_num": 63, "sswitch_padctrl_ck": 63, "cke": [63, 79], "xs1_sswitch_padctrl_cs_n_num": 63, "sswitch_padctrl_cs_n": 63, "cs_n": [63, 79], "xs1_sswitch_padctrl_we_n_num": 63, "sswitch_padctrl_we_n": 63, "we_n": [63, 79], "xs1_sswitch_padctrl_cas_n_num": 63, "sswitch_padctrl_cas_n": 63, "cas_n": [63, 79], "xs1_sswitch_padctrl_ras_n_num": 63, "sswitch_padctrl_ras_n": 63, "ras_n": [63, 79], "xs1_sswitch_padctrl_addr_num": 63, "sswitch_padctrl_addr": 63, "a0": 63, "a13": 63, "xs1_sswitch_padctrl_ba_num": 63, "sswitch_padctrl_ba": 63, "ba0": 63, "ba1": 63, "xs1_sswitch_padctrl_dq_num": 63, "sswitch_padctrl_dq": 63, "dq0": 63, "dq15": 63, "xs1_sswitch_padctrl_dqs_num": 63, "udq": 63, "ldq": 63, "xs1_sswitch_padctrl_dm_num": 63, "sswitch_padctrl_dm": 63, "udm": 63, "ldm": 63, "xs3aregisterbitfield": 63, "vsr_headroom": 63, "headroom": 63, "vst": 63, "xs1_vsr_headroom_shift": 63, "xs1_vsr_headroom_s": 63, "xs1_vsr_headroom_mask": 63, "xs1_vsr_headroom": 63, "xs1_vsr_headroom_set": 63, "vsr_shift": 63, "vlbut": 63, "xs1_vsr_shift_shift": 63, "xs1_vsr_shift_siz": 63, "xs1_vsr_shift_mask": 63, "xs1_vsr_shift": 63, "xs1_vsr_shift_set": 63, "vsr_type": 63, "vc": 63, "vd": 63, "rc": 63, "xs1_vsr_type_shift": 63, "xs1_vsr_type_s": 63, "xs1_vsr_type_mask": 63, "xs1_vsr_type": 63, "xs1_vsr_type_set": 63, "vsr_length": 63, "log2": 63, "convolut": 63, "xs1_vsr_length_shift": 63, "xs1_vsr_length_siz": 63, "xs1_vsr_length_mask": 63, "xs1_vsr_length": 63, "xs1_vsr_length_set": 63, "xs1_xcore_ctrl0_extmem_enable_shift": 63, "xs1_xcore_ctrl0_extmem_enable_s": 63, "xs1_xcore_ctrl0_extmem_enable_mask": 63, "xs1_xcore_ctrl0_extmem_en": 63, "xs1_xcore_ctrl0_extmem_enable_set": 63, "xs1_xcore_ctrl0_mipi_enable_shift": 63, "xs1_xcore_ctrl0_mipi_enable_s": 63, "xs1_xcore_ctrl0_mipi_enable_mask": 63, "xs1_xcore_ctrl0_mipi_en": 63, "xs1_xcore_ctrl0_mipi_enable_set": 63, "xs1_xcore_ctrl0_memsleep_enable_shift": 63, "xs1_xcore_ctrl0_memsleep_enable_s": 63, "xs1_xcore_ctrl0_memsleep_enable_mask": 63, "xs1_xcore_ctrl0_memsleep_en": 63, "xs1_xcore_ctrl0_memsleep_enable_set": 63, "xs1_xcore_ctrl0_ramshutdown_shift": 63, "xs1_xcore_ctrl0_ramshutdown_s": 63, "xs1_xcore_ctrl0_ramshutdown_mask": 63, "xs1_xcore_ctrl0_ramshutdown": 63, "xs1_xcore_ctrl0_ramshutdown_set": 63, "xs1_xcore_ctrl0_extmem_device_size_shift": 63, "xs1_xcore_ctrl0_extmem_device_size_s": 63, "xs1_xcore_ctrl0_extmem_device_size_mask": 63, "xs1_xcore_ctrl0_extmem_device_s": 63, "xs1_xcore_ctrl0_extmem_device_size_set": 63, "xs1_secur_cfg_otp_combined_shift": 63, "xs1_secur_cfg_otp_combined_s": 63, "xs1_secur_cfg_otp_combined_mask": 63, "xs1_secur_cfg_otp_combin": 63, "xs1_secur_cfg_otp_combined_set": 63, "xs1_secur_cfg_otp_program_disable_shift": 63, "xs1_secur_cfg_otp_program_disable_s": 63, "xs1_secur_cfg_otp_program_disable_mask": 63, "xs1_secur_cfg_otp_program_dis": 63, "xs1_secur_cfg_otp_program_disable_set": 63, "xs1_secur_cfg_otp_read_lock_shift": 63, "xs1_secur_cfg_otp_read_lock_s": 63, "xs1_secur_cfg_otp_read_lock_mask": 63, "xs1_secur_cfg_otp_read_lock": 63, "xs1_secur_cfg_otp_read_lock_set": 63, "xs1_rtsel_shift": 63, "xs1_rtsel_siz": 63, "xs1_rtsel_mask": 63, "xs1_rtsel": 63, "xs1_rtsel_set": 63, "xs1_ptsel_shift": 63, "xs1_ptsel_siz": 63, "xs1_ptsel_mask": 63, "xs1_ptsel": 63, "xs1_ptsel_set": 63, "xs1_trb_shift": 63, "xs1_trb_size": 63, "xs1_trb_mask": 63, "xs1_trb": 63, "xs1_trb_set": 63, "xs1_core1_disable_shift": 63, "xs1_core1_disable_s": 63, "xs1_core1_disable_mask": 63, "xs1_core1_dis": 63, "xs1_core1_disable_set": 63, "port_pad_ctrl_oen": 63, "xs1_port_pad_ctrl_oen_shift": 63, "xs1_port_pad_ctrl_oen_s": 63, "xs1_port_pad_ctrl_oen_mask": 63, "xs1_port_pad_ctrl_oen": 63, "xs1_port_pad_ctrl_oen_set": 63, "port_pad_ctrl_ren": 63, "xs1_port_pad_ctrl_ren_shift": 63, "xs1_port_pad_ctrl_ren_s": 63, "xs1_port_pad_ctrl_ren_mask": 63, "xs1_port_pad_ctrl_ren": 63, "xs1_port_pad_ctrl_ren_set": 63, "port_pad_ctrl_p": 63, "xs1_port_pad_ctrl_p_shift": 63, "xs1_port_pad_ctrl_p_s": 63, "xs1_port_pad_ctrl_p_mask": 63, "xs1_port_pad_ctrl_p": 63, "xs1_port_pad_ctrl_p_set": 63, "port_pad_ctrl_": 63, "xs1_port_pad_ctrl_e_shift": 63, "xs1_port_pad_ctrl_e_s": 63, "xs1_port_pad_ctrl_e_mask": 63, "xs1_port_pad_ctrl_": 63, "xs1_port_pad_ctrl_e_set": 63, "port_pad_ctrl_sr": 63, "xs1_port_pad_ctrl_sr_shift": 63, "xs1_port_pad_ctrl_sr_s": 63, "xs1_port_pad_ctrl_sr_mask": 63, "xs1_port_pad_ctrl_sr": 63, "xs1_port_pad_ctrl_sr_set": 63, "port_pad_ctrl_smt": 63, "xs1_port_pad_ctrl_smt_shift": 63, "xs1_port_pad_ctrl_smt_s": 63, "xs1_port_pad_ctrl_smt_mask": 63, "xs1_port_pad_ctrl_smt": 63, "xs1_port_pad_ctrl_smt_set": 63, "swmem_ctrl0_inus": 63, "xs1_swmem_ctrl0_inuse_shift": 63, "xs1_swmem_ctrl0_inuse_s": 63, "xs1_swmem_ctrl0_inuse_mask": 63, "xs1_swmem_ctrl0_inus": 63, "xs1_swmem_ctrl0_inuse_set": 63, "swmem_ctrl0_ie_mod": 63, "xs1_swmem_ctrl0_ie_mode_shift": 63, "xs1_swmem_ctrl0_ie_mode_s": 63, "xs1_swmem_ctrl0_ie_mode_mask": 63, "xs1_swmem_ctrl0_ie_mod": 63, "xs1_swmem_ctrl0_ie_mode_set": 63, "swmem_ctrl0_ie_en": 63, "xs1_swmem_ctrl0_ie_enabled_shift": 63, "xs1_swmem_ctrl0_ie_enabled_s": 63, "xs1_swmem_ctrl0_ie_enabled_mask": 63, "xs1_swmem_ctrl0_ie_en": 63, "xs1_swmem_ctrl0_ie_enabled_set": 63, "swmem_ctrl0_readi": 63, "xs1_swmem_ctrl0_ready_shift": 63, "xs1_swmem_ctrl0_ready_s": 63, "xs1_swmem_ctrl0_ready_mask": 63, "xs1_swmem_ctrl0_readi": 63, "xs1_swmem_ctrl0_ready_set": 63, "swmem_ctrl0_cond": 63, "xs1_swmem_ctrl0_cond_shift": 63, "xs1_swmem_ctrl0_cond_s": 63, "xs1_swmem_ctrl0_cond_mask": 63, "xs1_swmem_ctrl0_cond": 63, "xs1_swmem_ctrl0_cond_set": 63, "swmem_ctrl0_ev_valid": 63, "xs1_swmem_ctrl0_ev_valid_shift": 63, "xs1_swmem_ctrl0_ev_valid_s": 63, "xs1_swmem_ctrl0_ev_valid_mask": 63, "xs1_swmem_ctrl0_ev_valid": 63, "xs1_swmem_ctrl0_ev_valid_set": 63, "swmem_ctrl0_t_wait": 63, "xs1_swmem_ctrl0_t_waiting_shift": 63, "xs1_swmem_ctrl0_t_waiting_s": 63, "xs1_swmem_ctrl0_t_waiting_mask": 63, "xs1_swmem_ctrl0_t_wait": 63, "xs1_swmem_ctrl0_t_waiting_set": 63, "swmem_ctrl0_t_num": 63, "xs1_swmem_ctrl0_t_num_shift": 63, "xs1_swmem_ctrl0_t_num_s": 63, "xs1_swmem_ctrl0_t_num_mask": 63, "xs1_swmem_ctrl0_t_num": 63, "xs1_swmem_ctrl0_t_num_set": 63, "otpa_mosi_lsb": 63, "arbit": 63, "mosi": 63, "lsb": 63, "xs1_otpa_mosi_lsb_shift": 63, "xs1_otpa_mosi_lsb_s": 63, "xs1_otpa_mosi_lsb_mask": 63, "xs1_otpa_mosi_lsb": 63, "xs1_otpa_mosi_lsb_set": 63, "otpa_mosi_msb": 63, "xs1_otpa_mosi_msb_shift": 63, "xs1_otpa_mosi_msb_s": 63, "xs1_otpa_mosi_msb_mask": 63, "xs1_otpa_mosi_msb": 63, "xs1_otpa_mosi_msb_set": 63, "otpa_clk_idx": 63, "xs1_otpa_clk_idx_shift": 63, "xs1_otpa_clk_idx_s": 63, "xs1_otpa_clk_idx_mask": 63, "xs1_otpa_clk_idx": 63, "xs1_otpa_clk_idx_set": 63, "otpa_sp_idx": 63, "xs1_otpa_sp_idx_shift": 63, "xs1_otpa_sp_idx_s": 63, "xs1_otpa_sp_idx_mask": 63, "xs1_otpa_sp_idx": 63, "xs1_otpa_sp_idx_set": 63, "otpa_cs_idx": 63, "xs1_otpa_cs_idx_shift": 63, "xs1_otpa_cs_idx_s": 63, "xs1_otpa_cs_idx_mask": 63, "xs1_otpa_cs_idx": 63, "xs1_otpa_cs_idx_set": 63, "otpa_cke_idx": 63, "xs1_otpa_cke_idx_shift": 63, "xs1_otpa_cke_idx_s": 63, "xs1_otpa_cke_idx_mask": 63, "xs1_otpa_cke_idx": 63, "xs1_otpa_cke_idx_set": 63, "otpa_dctrl_idx": 63, "dctrl": 63, "xs1_otpa_dctrl_idx_shift": 63, "xs1_otpa_dctrl_idx_s": 63, "xs1_otpa_dctrl_idx_mask": 63, "xs1_otpa_dctrl_idx": 63, "xs1_otpa_dctrl_idx_set": 63, "otpa_pd_idx": 63, "pd": 63, "xs1_otpa_pd_idx_shift": 63, "xs1_otpa_pd_idx_s": 63, "xs1_otpa_pd_idx_mask": 63, "xs1_otpa_pd_idx": 63, "xs1_otpa_pd_idx_set": 63, "otpa_sel_idx": 63, "xs1_otpa_sel_idx_shift": 63, "xs1_otpa_sel_idx_s": 63, "xs1_otpa_sel_idx_mask": 63, "xs1_otpa_sel_idx": 63, "xs1_otpa_sel_idx_set": 63, "otpa_ck_idx": 63, "ck": 63, "xs1_otpa_ck_idx_shift": 63, "xs1_otpa_ck_idx_s": 63, "xs1_otpa_ck_idx_mask": 63, "xs1_otpa_ck_idx": 63, "xs1_otpa_ck_idx_set": 63, "otpa_a_lsb": 63, "xs1_otpa_a_lsb_shift": 63, "xs1_otpa_a_lsb_s": 63, "xs1_otpa_a_lsb_mask": 63, "xs1_otpa_a_lsb": 63, "xs1_otpa_a_lsb_set": 63, "otpa_a_msb": 63, "msb": 63, "xs1_otpa_a_msb_shift": 63, "xs1_otpa_a_msb_s": 63, "xs1_otpa_a_msb_mask": 63, "xs1_otpa_a_msb": 63, "xs1_otpa_a_msb_set": 63, "otpa_rst_idx": 63, "xs1_otpa_rst_idx_shift": 63, "xs1_otpa_rst_idx_s": 63, "xs1_otpa_rst_idx_mask": 63, "xs1_otpa_rst_idx": 63, "xs1_otpa_rst_idx_set": 63, "otpa_arb_req_idx": 63, "xs1_otpa_arb_req_idx_shift": 63, "xs1_otpa_arb_req_idx_s": 63, "xs1_otpa_arb_req_idx_mask": 63, "xs1_otpa_arb_req_idx": 63, "xs1_otpa_arb_req_idx_set": 63, "otpa_muxsel_lsb": 63, "xs1_otpa_muxsel_lsb_shift": 63, "xs1_otpa_muxsel_lsb_s": 63, "xs1_otpa_muxsel_lsb_mask": 63, "xs1_otpa_muxsel_lsb": 63, "xs1_otpa_muxsel_lsb_set": 63, "otpa_muxsel_msb": 63, "xs1_otpa_muxsel_msb_shift": 63, "xs1_otpa_muxsel_msb_s": 63, "xs1_otpa_muxsel_msb_mask": 63, "xs1_otpa_muxsel_msb": 63, "xs1_otpa_muxsel_msb_set": 63, "otpa_miso_lsb": 63, "miso": 63, "xs1_otpa_miso_lsb_shift": 63, "xs1_otpa_miso_lsb_s": 63, "xs1_otpa_miso_lsb_mask": 63, "xs1_otpa_miso_lsb": 63, "xs1_otpa_miso_lsb_set": 63, "otpa_miso_msb": 63, "xs1_otpa_miso_msb_shift": 63, "xs1_otpa_miso_msb_s": 63, "xs1_otpa_miso_msb_mask": 63, "xs1_otpa_miso_msb": 63, "xs1_otpa_miso_msb_set": 63, "otpa_flag_idx": 63, "xs1_otpa_flag_idx_shift": 63, "xs1_otpa_flag_idx_s": 63, "xs1_otpa_flag_idx_mask": 63, "xs1_otpa_flag_idx": 63, "xs1_otpa_flag_idx_set": 63, "otpa_arb_gnt_idx": 63, "grant": 63, "xs1_otpa_arb_gnt_idx_shift": 63, "xs1_otpa_arb_gnt_idx_s": 63, "xs1_otpa_arb_gnt_idx_mask": 63, "xs1_otpa_arb_gnt_idx": 63, "xs1_otpa_arb_gnt_idx_set": 63, "otp_dap_rfmr_mr_4": 63, "dap": 63, "rfmr": 63, "mr_4": 63, "xs1_otp_dap_rfmr_mr_4_shift": 63, "xs1_otp_dap_rfmr_mr_4_s": 63, "xs1_otp_dap_rfmr_mr_4_mask": 63, "xs1_otp_dap_rfmr_mr_4": 63, "xs1_otp_dap_rfmr_mr_4_set": 63, "otp_dap_rfmr_mr_5": 63, "mr_5": 63, "xs1_otp_dap_rfmr_mr_5_shift": 63, "xs1_otp_dap_rfmr_mr_5_s": 63, "xs1_otp_dap_rfmr_mr_5_mask": 63, "xs1_otp_dap_rfmr_mr_5": 63, "xs1_otp_dap_rfmr_mr_5_set": 63, "xs1_ss_app_pll_enable_shift": 63, "xs1_ss_app_pll_enable_s": 63, "xs1_ss_app_pll_enable_mask": 63, "xs1_ss_app_pll_en": 63, "xs1_ss_app_pll_enable_set": 63, "xs1_ss_frac_n_period_cyc_cnt_shift": 63, "xs1_ss_frac_n_period_cyc_cnt_s": 63, "xs1_ss_frac_n_period_cyc_cnt_mask": 63, "xs1_ss_frac_n_period_cyc_cnt": 63, "xs1_ss_frac_n_period_cyc_cnt_set": 63, "xs1_ss_frac_n_f_high_cyc_cnt_shift": 63, "xs1_ss_frac_n_f_high_cyc_cnt_s": 63, "xs1_ss_frac_n_f_high_cyc_cnt_mask": 63, "xs1_ss_frac_n_f_high_cyc_cnt": 63, "xs1_ss_frac_n_f_high_cyc_cnt_set": 63, "xs1_ss_frac_n_enable_shift": 63, "xs1_ss_frac_n_enable_s": 63, "xs1_ss_frac_n_enable_mask": 63, "xs1_ss_frac_n_en": 63, "xs1_ss_frac_n_enable_set": 63, "xs1_ss_lpddr_enable_shift": 63, "xs1_ss_lpddr_enable_s": 63, "xs1_ss_lpddr_enable_mask": 63, "xs1_ss_lpddr_enabl": 63, "xs1_ss_lpddr_enable_set": 63, "xs1_ss_lpddr_muxto_core1_shift": 63, "xs1_ss_lpddr_muxto_core1_s": 63, "xs1_ss_lpddr_muxto_core1_mask": 63, "xs1_ss_lpddr_muxto_core1": 63, "xs1_ss_lpddr_muxto_core1_set": 63, "xs1_ss_app_pll_input_from_sys_pll_shift": 63, "xs1_ss_app_pll_input_from_sys_pll_s": 63, "xs1_ss_app_pll_input_from_sys_pll_mask": 63, "xs1_ss_app_pll_input_from_sys_pl": 63, "xs1_ss_app_pll_input_from_sys_pll_set": 63, "ss_app_pll_to_ddr": 63, "xs1_ss_app_pll_to_ddr_shift": 63, "xs1_ss_app_pll_to_ddr_s": 63, "xs1_ss_app_pll_to_ddr_mask": 63, "xs1_ss_app_pll_to_ddr": 63, "xs1_ss_app_pll_to_ddr_set": 63, "xs1_ss_pll_ctl_disable_shift": 63, "xs1_ss_pll_ctl_disable_s": 63, "xs1_ss_pll_ctl_disable_mask": 63, "xs1_ss_pll_ctl_disabl": 63, "xs1_ss_pll_ctl_disable_set": 63, "xs1_ss_app_pll_bypass_shift": 63, "xs1_ss_app_pll_bypass_s": 63, "xs1_ss_app_pll_bypass_mask": 63, "xs1_ss_app_pll_bypass": 63, "xs1_ss_app_pll_bypass_set": 63, "ss_app_pll_sel_out_ddr": 63, "xs1_ss_app_pll_sel_out_ddr_shift": 63, "xs1_ss_app_pll_sel_out_ddr_s": 63, "xs1_ss_app_pll_sel_out_ddr_mask": 63, "xs1_ss_app_pll_sel_out_ddr": 63, "xs1_ss_app_pll_sel_out_ddr_set": 63, "xs1_ss_sswitch_mipi_clk_div_shift": 63, "xs1_ss_sswitch_mipi_clk_div_s": 63, "xs1_ss_sswitch_mipi_clk_div_mask": 63, "xs1_ss_sswitch_mipi_clk_div": 63, "xs1_ss_sswitch_mipi_clk_div_set": 63, "xs1_ss_sswitch_mipi_clk_div_disable_shift": 63, "xs1_ss_sswitch_mipi_clk_div_disable_s": 63, "xs1_ss_sswitch_mipi_clk_div_disable_mask": 63, "xs1_ss_sswitch_mipi_clk_div_dis": 63, "xs1_ss_sswitch_mipi_clk_div_disable_set": 63, "xs1_ss_ddr_clk_div_shift": 63, "xs1_ss_ddr_clk_div_siz": 63, "xs1_ss_ddr_clk_div_mask": 63, "xs1_ss_ddr_clk_div": 63, "xs1_ss_ddr_clk_div_set": 63, "xs1_ss_ddr_clk_div_disable_shift": 63, "xs1_ss_ddr_clk_div_disable_s": 63, "xs1_ss_ddr_clk_div_disable_mask": 63, "xs1_ss_ddr_clk_div_dis": 63, "xs1_ss_ddr_clk_div_disable_set": 63, "xs1_ss_ddr_clk_from_app_pll_shift": 63, "xs1_ss_ddr_clk_from_app_pll_s": 63, "xs1_ss_ddr_clk_from_app_pll_mask": 63, "xs1_ss_ddr_clk_from_app_pl": 63, "xs1_ss_ddr_clk_from_app_pll_set": 63, "xs1_ss_mipi_clk_from_app_pll_shift": 63, "xs1_ss_mipi_clk_from_app_pll_s": 63, "xs1_ss_mipi_clk_from_app_pll_mask": 63, "xs1_ss_mipi_clk_from_app_pl": 63, "xs1_ss_mipi_clk_from_app_pll_set": 63, "xs1_ss_app_clk_div_shift": 63, "xs1_ss_app_clk_div_s": 63, "xs1_ss_app_clk_div_mask": 63, "xs1_ss_app_clk_div": 63, "xs1_ss_app_clk_div_set": 63, "xs1_ss_app_clk_div_disable_shift": 63, "xs1_ss_app_clk_div_disable_s": 63, "xs1_ss_app_clk_div_disable_mask": 63, "xs1_ss_app_clk_div_dis": 63, "xs1_ss_app_clk_div_disable_set": 63, "xs1_ss_app_clk_from_app_pll_shift": 63, "xs1_ss_app_clk_from_app_pll_s": 63, "xs1_ss_app_clk_from_app_pll_mask": 63, "xs1_ss_app_clk_from_app_pl": 63, "xs1_ss_app_clk_from_app_pll_set": 63, "xs1_ss_mipi_cfg_clk_div_shift": 63, "xs1_ss_mipi_cfg_clk_div_s": 63, "xs1_ss_mipi_cfg_clk_div_mask": 63, "xs1_ss_mipi_cfg_clk_div": 63, "xs1_ss_mipi_cfg_clk_div_set": 63, "xs1_ss_mipi_cfg_clk_div_disable_shift": 63, "xs1_ss_mipi_cfg_clk_div_disable_s": 63, "xs1_ss_mipi_cfg_clk_div_disable_mask": 63, "xs1_ss_mipi_cfg_clk_div_dis": 63, "xs1_ss_mipi_cfg_clk_div_disable_set": 63, "xs1_ss_mipi_cfg_clk_from_app_pll_shift": 63, "xs1_ss_mipi_cfg_clk_from_app_pll_s": 63, "xs1_ss_mipi_cfg_clk_from_app_pll_mask": 63, "xs1_ss_mipi_cfg_clk_from_app_pl": 63, "xs1_ss_mipi_cfg_clk_from_app_pll_set": 63, "xs1_usb_phy_cfg0_utmi_xcvrselect_shift": 63, "xs1_usb_phy_cfg0_utmi_xcvrselect_s": 63, "xs1_usb_phy_cfg0_utmi_xcvrselect_mask": 63, "xs1_usb_phy_cfg0_utmi_xcvrselect": 63, "xs1_usb_phy_cfg0_utmi_xcvrselect_set": 63, "xs1_usb_phy_cfg0_utmi_termselect_shift": 63, "xs1_usb_phy_cfg0_utmi_termselect_s": 63, "xs1_usb_phy_cfg0_utmi_termselect_mask": 63, "xs1_usb_phy_cfg0_utmi_termselect": 63, "xs1_usb_phy_cfg0_utmi_termselect_set": 63, "xs1_usb_phy_cfg0_utmi_opmode_shift": 63, "xs1_usb_phy_cfg0_utmi_opmode_s": 63, "xs1_usb_phy_cfg0_utmi_opmode_mask": 63, "xs1_usb_phy_cfg0_utmi_opmod": 63, "xs1_usb_phy_cfg0_utmi_opmode_set": 63, "xs1_usb_phy_cfg0_utmi_suspendm_shift": 63, "xs1_usb_phy_cfg0_utmi_suspendm_s": 63, "xs1_usb_phy_cfg0_utmi_suspendm_mask": 63, "xs1_usb_phy_cfg0_utmi_suspendm": 63, "xs1_usb_phy_cfg0_utmi_suspendm_set": 63, "xs1_usb_phy_cfg0_dppulldown_shift": 63, "xs1_usb_phy_cfg0_dppulldown_s": 63, "xs1_usb_phy_cfg0_dppulldown_mask": 63, "xs1_usb_phy_cfg0_dppulldown": 63, "xs1_usb_phy_cfg0_dppulldown_set": 63, "xs1_usb_phy_cfg0_dmpulldown_shift": 63, "xs1_usb_phy_cfg0_dmpulldown_s": 63, "xs1_usb_phy_cfg0_dmpulldown_mask": 63, "xs1_usb_phy_cfg0_dmpulldown": 63, "xs1_usb_phy_cfg0_dmpulldown_set": 63, "xs1_usb_phy_cfg0_txbitstuff_en_shift": 63, "xs1_usb_phy_cfg0_txbitstuff_en_s": 63, "xs1_usb_phy_cfg0_txbitstuff_en_mask": 63, "xs1_usb_phy_cfg0_txbitstuff_en": 63, "xs1_usb_phy_cfg0_txbitstuff_en_set": 63, "xs1_usb_phy_cfg0_pll_en_shift": 63, "xs1_usb_phy_cfg0_pll_en_s": 63, "xs1_usb_phy_cfg0_pll_en_mask": 63, "xs1_usb_phy_cfg0_pll_en": 63, "xs1_usb_phy_cfg0_pll_en_set": 63, "xs1_usb_phy_cfg0_lpm_alive_shift": 63, "xs1_usb_phy_cfg0_lpm_alive_s": 63, "xs1_usb_phy_cfg0_lpm_alive_mask": 63, "xs1_usb_phy_cfg0_lpm_al": 63, "xs1_usb_phy_cfg0_lpm_alive_set": 63, "xs1_usb_phy_cfg0_idpad_en_shift": 63, "xs1_usb_phy_cfg0_idpad_en_s": 63, "xs1_usb_phy_cfg0_idpad_en_mask": 63, "xs1_usb_phy_cfg0_idpad_en": 63, "xs1_usb_phy_cfg0_idpad_en_set": 63, "xs1_usb_phy_cfg0_xtlsel_shift": 63, "xs1_usb_phy_cfg0_xtlsel_s": 63, "xs1_usb_phy_cfg0_xtlsel_mask": 63, "xs1_usb_phy_cfg0_xtlsel": 63, "xs1_usb_phy_cfg0_xtlsel_set": 63, "xs1_usb_phy_cfg2_ponrst_shift": 63, "xs1_usb_phy_cfg2_ponrst_s": 63, "xs1_usb_phy_cfg2_ponrst_mask": 63, "xs1_usb_phy_cfg2_ponrst": 63, "xs1_usb_phy_cfg2_ponrst_set": 63, "xs1_usb_phy_cfg2_utmi_reset_shift": 63, "xs1_usb_phy_cfg2_utmi_reset_s": 63, "xs1_usb_phy_cfg2_utmi_reset_mask": 63, "xs1_usb_phy_cfg2_utmi_reset": 63, "xs1_usb_phy_cfg2_utmi_reset_set": 63, "xs1_usb_phy_cfg3_vcontrol_shift": 63, "xs1_usb_phy_cfg3_vcontrol_s": 63, "xs1_usb_phy_cfg3_vcontrol_mask": 63, "xs1_usb_phy_cfg3_vcontrol": 63, "xs1_usb_phy_cfg3_vcontrol_set": 63, "xs1_usb_phy_cfg3_external_test_mode_shift": 63, "xs1_usb_phy_cfg3_external_test_mode_s": 63, "xs1_usb_phy_cfg3_external_test_mode_mask": 63, "xs1_usb_phy_cfg3_external_test_mod": 63, "xs1_usb_phy_cfg3_external_test_mode_set": 63, "xs1_usb_phy_cfg3_ls_en_shift": 63, "xs1_usb_phy_cfg3_ls_en_s": 63, "xs1_usb_phy_cfg3_ls_en_mask": 63, "xs1_usb_phy_cfg3_ls_en": 63, "xs1_usb_phy_cfg3_ls_en_set": 63, "xs1_usb_phy_cfg3_utmi_vcontrolloadm_shift": 63, "xs1_usb_phy_cfg3_utmi_vcontrolloadm_s": 63, "xs1_usb_phy_cfg3_utmi_vcontrolloadm_mask": 63, "xs1_usb_phy_cfg3_utmi_vcontrolloadm": 63, "xs1_usb_phy_cfg3_utmi_vcontrolloadm_set": 63, "xs1_usb_phy_cfg3_hs_bist_mode_shift": 63, "xs1_usb_phy_cfg3_hs_bist_mode_s": 63, "xs1_usb_phy_cfg3_hs_bist_mode_mask": 63, "xs1_usb_phy_cfg3_hs_bist_mod": 63, "xs1_usb_phy_cfg3_hs_bist_mode_set": 63, "xs1_usb_shim_cfg_and_rxv_rxa_shift": 63, "xs1_usb_shim_cfg_and_rxv_rxa_s": 63, "xs1_usb_shim_cfg_and_rxv_rxa_mask": 63, "xs1_usb_shim_cfg_and_rxv_rxa": 63, "xs1_usb_shim_cfg_and_rxv_rxa_set": 63, "xs1_usb_shim_cfg_flag_mode_shift": 63, "xs1_usb_shim_cfg_flag_mode_s": 63, "xs1_usb_shim_cfg_flag_mode_mask": 63, "xs1_usb_shim_cfg_flag_mod": 63, "xs1_usb_shim_cfg_flag_mode_set": 63, "xs1_usb_phy_status_utmi_linestate_shift": 63, "xs1_usb_phy_status_utmi_linestate_s": 63, "xs1_usb_phy_status_utmi_linestate_mask": 63, "xs1_usb_phy_status_utmi_linest": 63, "xs1_usb_phy_status_utmi_linestate_set": 63, "xs1_usb_phy_status_hostdisconnect_shift": 63, "xs1_usb_phy_status_hostdisconnect_s": 63, "xs1_usb_phy_status_hostdisconnect_mask": 63, "xs1_usb_phy_status_hostdisconnect": 63, "xs1_usb_phy_status_hostdisconnect_set": 63, "xs1_usb_phy_status_idpad_shift": 63, "xs1_usb_phy_status_idpad_s": 63, "xs1_usb_phy_status_idpad_mask": 63, "xs1_usb_phy_status_idpad": 63, "xs1_usb_phy_status_idpad_set": 63, "xs1_usb_phy_status_bist_ok_shift": 63, "xs1_usb_phy_status_bist_ok_s": 63, "xs1_usb_phy_status_bist_ok_mask": 63, "xs1_usb_phy_status_bist_ok": 63, "xs1_usb_phy_status_bist_ok_set": 63, "xs1_usb_phy_status_debug_out_shift": 63, "xs1_usb_phy_status_debug_out_s": 63, "xs1_usb_phy_status_debug_out_mask": 63, "xs1_usb_phy_status_debug_out": 63, "xs1_usb_phy_status_debug_out_set": 63, "xs1_watchdog_count_enable_shift": 63, "xs1_watchdog_count_enable_s": 63, "xs1_watchdog_count_enable_mask": 63, "xs1_watchdog_count_en": 63, "xs1_watchdog_count_enable_set": 63, "xs1_watchdog_trigger_enable_shift": 63, "xs1_watchdog_trigger_enable_s": 63, "xs1_watchdog_trigger_enable_mask": 63, "xs1_watchdog_trigger_en": 63, "xs1_watchdog_trigger_enable_set": 63, "xs1_watchdog_prescaler_value_shift": 63, "xs1_watchdog_prescaler_value_s": 63, "xs1_watchdog_prescaler_value_mask": 63, "xs1_watchdog_prescaler_valu": 63, "xs1_watchdog_prescaler_value_set": 63, "xs1_watchdog_prescaler_wrap_value_shift": 63, "xs1_watchdog_prescaler_wrap_value_s": 63, "xs1_watchdog_prescaler_wrap_value_mask": 63, "xs1_watchdog_prescaler_wrap_valu": 63, "xs1_watchdog_prescaler_wrap_value_set": 63, "xs1_watchdog_count_value_shift": 63, "xs1_watchdog_count_value_s": 63, "xs1_watchdog_count_value_mask": 63, "xs1_watchdog_count_valu": 63, "xs1_watchdog_count_value_set": 63, "xs1_watchdog_has_triggered_shift": 63, "xs1_watchdog_has_triggered_s": 63, "xs1_watchdog_has_triggered_mask": 63, "xs1_watchdog_has_trigg": 63, "xs1_watchdog_has_triggered_set": 63, "xs1_mipi_status0_osc_clk_act_shift": 63, "xs1_mipi_status0_osc_clk_act_s": 63, "xs1_mipi_status0_osc_clk_act_mask": 63, "xs1_mipi_status0_osc_clk_act": 63, "xs1_mipi_status0_osc_clk_act_set": 63, "xs1_mipi_status0_osc_clk_ready_shift": 63, "xs1_mipi_status0_osc_clk_ready_s": 63, "xs1_mipi_status0_osc_clk_ready_mask": 63, "xs1_mipi_status0_osc_clk_readi": 63, "xs1_mipi_status0_osc_clk_ready_set": 63, "xs1_mipi_status0_bit_clk_greater_than_2400g_shift": 63, "xs1_mipi_status0_bit_clk_greater_than_2400g_s": 63, "xs1_mipi_status0_bit_clk_greater_than_2400g_mask": 63, "xs1_mipi_status0_bit_clk_greater_than_2400g": 63, "xs1_mipi_status0_bit_clk_greater_than_2400g_set": 63, "xs1_mipi_status0_data_correct_lan0_shift": 63, "xs1_mipi_status0_data_correct_lan0_s": 63, "xs1_mipi_status0_data_correct_lan0_mask": 63, "xs1_mipi_status0_data_correct_lan0": 63, "xs1_mipi_status0_data_correct_lan0_set": 63, "xs1_mipi_status0_data_correct_lan1_shift": 63, "xs1_mipi_status0_data_correct_lan1_s": 63, "xs1_mipi_status0_data_correct_lan1_mask": 63, "xs1_mipi_status0_data_correct_lan1": 63, "xs1_mipi_status0_data_correct_lan1_set": 63, "xs1_mipi_status0_data_correct_lan2_shift": 63, "xs1_mipi_status0_data_correct_lan2_s": 63, "xs1_mipi_status0_data_correct_lan2_mask": 63, "xs1_mipi_status0_data_correct_lan2": 63, "xs1_mipi_status0_data_correct_lan2_set": 63, "xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c_shift": 63, "xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c_s": 63, "xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c_mask": 63, "xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c": 63, "xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c_set": 63, "xs1_mipi_status0_stopstate_clk_shift": 63, "xs1_mipi_status0_stopstate_clk_s": 63, "xs1_mipi_status0_stopstate_clk_mask": 63, "xs1_mipi_status0_stopstate_clk": 63, "xs1_mipi_status0_stopstate_clk_set": 63, "xs1_mipi_status0_stopstate_lan0_shift": 63, "xs1_mipi_status0_stopstate_lan0_s": 63, "xs1_mipi_status0_stopstate_lan0_mask": 63, "xs1_mipi_status0_stopstate_lan0": 63, "xs1_mipi_status0_stopstate_lan0_set": 63, "xs1_mipi_status0_stopstate_lan1_shift": 63, "xs1_mipi_status0_stopstate_lan1_s": 63, "xs1_mipi_status0_stopstate_lan1_mask": 63, "xs1_mipi_status0_stopstate_lan1": 63, "xs1_mipi_status0_stopstate_lan1_set": 63, "xs1_mipi_shim_status_reg_shift": 63, "xs1_mipi_shim_status_reg_s": 63, "xs1_mipi_shim_status_reg_mask": 63, "xs1_mipi_shim_status_reg": 63, "xs1_mipi_shim_status_reg_set": 63, "xs1_mipi_shim_cfg0_pixel_demux_en_shift": 63, "xs1_mipi_shim_cfg0_pixel_demux_en_s": 63, "xs1_mipi_shim_cfg0_pixel_demux_en_mask": 63, "xs1_mipi_shim_cfg0_pixel_demux_en": 63, "xs1_mipi_shim_cfg0_pixel_demux_en_set": 63, "xs1_mipi_shim_cfg0_pixel_demux_datatype_shift": 63, "xs1_mipi_shim_cfg0_pixel_demux_datatype_s": 63, "xs1_mipi_shim_cfg0_pixel_demux_datatype_mask": 63, "xs1_mipi_shim_cfg0_pixel_demux_datatyp": 63, "xs1_mipi_shim_cfg0_pixel_demux_datatype_set": 63, "xs1_mipi_shim_cfg0_pixel_demux_mode_shift": 63, "xs1_mipi_shim_cfg0_pixel_demux_mode_s": 63, "xs1_mipi_shim_cfg0_pixel_demux_mode_mask": 63, "xs1_mipi_shim_cfg0_pixel_demux_mod": 63, "xs1_mipi_shim_cfg0_pixel_demux_mode_set": 63, "xs1_mipi_shim_demux_stuff_shift": 63, "xs1_mipi_shim_demux_stuff_s": 63, "xs1_mipi_shim_demux_stuff_mask": 63, "xs1_mipi_shim_demux_stuff": 63, "xs1_mipi_shim_demux_stuff_set": 63, "xs1_mipi_shim_bias_shift": 63, "xs1_mipi_shim_bias_s": 63, "xs1_mipi_shim_bias_mask": 63, "xs1_mipi_shim_bia": 63, "xs1_mipi_shim_bias_set": 63, "xs1_mipi_shim_cfg0_sel_debug_out_shift": 63, "xs1_mipi_shim_cfg0_sel_debug_out_s": 63, "xs1_mipi_shim_cfg0_sel_debug_out_mask": 63, "xs1_mipi_shim_cfg0_sel_debug_out": 63, "xs1_mipi_shim_cfg0_sel_debug_out_set": 63, "xs1_mipi_shim_cfg0_sel_debug_shift": 63, "xs1_mipi_shim_cfg0_sel_debug_s": 63, "xs1_mipi_shim_cfg0_sel_debug_mask": 63, "xs1_mipi_shim_cfg0_sel_debug": 63, "xs1_mipi_shim_cfg0_sel_debug_set": 63, "xs1_mipi_dphy_cfg0_hw_rstn_shift": 63, "xs1_mipi_dphy_cfg0_hw_rstn_s": 63, "xs1_mipi_dphy_cfg0_hw_rstn_mask": 63, "xs1_mipi_dphy_cfg0_hw_rstn": 63, "xs1_mipi_dphy_cfg0_hw_rstn_set": 63, "xs1_mipi_dphy_cfg0_rstb09_always_on_shift": 63, "xs1_mipi_dphy_cfg0_rstb09_always_on_s": 63, "xs1_mipi_dphy_cfg0_rstb09_always_on_mask": 63, "xs1_mipi_dphy_cfg0_rstb09_always_on": 63, "xs1_mipi_dphy_cfg0_rstb09_always_on_set": 63, "xs1_mipi_dphy_cfg1_mp_test_en_shift": 63, "xs1_mipi_dphy_cfg1_mp_test_en_s": 63, "xs1_mipi_dphy_cfg1_mp_test_en_mask": 63, "xs1_mipi_dphy_cfg1_mp_test_en": 63, "xs1_mipi_dphy_cfg1_mp_test_en_set": 63, "xs1_mipi_dphy_cfg1_mp_test_mode_sel_shift": 63, "xs1_mipi_dphy_cfg1_mp_test_mode_sel_s": 63, "xs1_mipi_dphy_cfg1_mp_test_mode_sel_mask": 63, "xs1_mipi_dphy_cfg1_mp_test_mode_sel": 63, "xs1_mipi_dphy_cfg1_mp_test_mode_sel_set": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en_shift": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en_s": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en_mask": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en_set": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in_shift": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in_s": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in_mask": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in": 63, "xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in_set": 63, "xs1_mipi_dphy_cfg2_pll_clk_sel_shift": 63, "xs1_mipi_dphy_cfg2_pll_clk_sel_s": 63, "xs1_mipi_dphy_cfg2_pll_clk_sel_mask": 63, "xs1_mipi_dphy_cfg2_pll_clk_sel": 63, "xs1_mipi_dphy_cfg2_pll_clk_sel_set": 63, "xs1_mipi_dphy_cfg3_lane_swap_clk_shift": 63, "xs1_mipi_dphy_cfg3_lane_swap_clk_s": 63, "xs1_mipi_dphy_cfg3_lane_swap_clk_mask": 63, "xs1_mipi_dphy_cfg3_lane_swap_clk": 63, "xs1_mipi_dphy_cfg3_lane_swap_clk_set": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan0_shift": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan0_s": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan0_mask": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan0": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan0_set": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan1_shift": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan1_s": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan1_mask": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan1": 63, "xs1_mipi_dphy_cfg3_lane_swap_lan1_set": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_clk_shift": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_clk_s": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_clk_mask": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_clk": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_clk_set": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan0_shift": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan0_s": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan0_mask": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan0": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan0_set": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan1_shift": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan1_s": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan1_mask": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan1": 63, "xs1_mipi_dphy_cfg3_dpdn_swap_lan1_set": 63, "xs1_mipi_dphy_cfg3_enable_clk_shift": 63, "xs1_mipi_dphy_cfg3_enable_clk_s": 63, "xs1_mipi_dphy_cfg3_enable_clk_mask": 63, "xs1_mipi_dphy_cfg3_enable_clk": 63, "xs1_mipi_dphy_cfg3_enable_clk_set": 63, "xs1_mipi_dphy_cfg3_enable_lan0_shift": 63, "xs1_mipi_dphy_cfg3_enable_lan0_s": 63, "xs1_mipi_dphy_cfg3_enable_lan0_mask": 63, "xs1_mipi_dphy_cfg3_enable_lan0": 63, "xs1_mipi_dphy_cfg3_enable_lan0_set": 63, "xs1_mipi_dphy_cfg3_enable_lan1_shift": 63, "xs1_mipi_dphy_cfg3_enable_lan1_s": 63, "xs1_mipi_dphy_cfg3_enable_lan1_mask": 63, "xs1_mipi_dphy_cfg3_enable_lan1": 63, "xs1_mipi_dphy_cfg3_enable_lan1_set": 63, "xs1_mipi_dphy_cfg4_precounter_in_clk_shift": 63, "xs1_mipi_dphy_cfg4_precounter_in_clk_s": 63, "xs1_mipi_dphy_cfg4_precounter_in_clk_mask": 63, "xs1_mipi_dphy_cfg4_precounter_in_clk": 63, "xs1_mipi_dphy_cfg4_precounter_in_clk_set": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan0_shift": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan0_s": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan0_mask": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan0": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan0_set": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan1_shift": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan1_s": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan1_mask": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan1": 63, "xs1_mipi_dphy_cfg4_precounter_in_lan1_set": 63, "xs1_mipi_dphy_cfg5_debug_mode_sel_shift": 63, "xs1_mipi_dphy_cfg5_debug_mode_sel_s": 63, "xs1_mipi_dphy_cfg5_debug_mode_sel_mask": 63, "xs1_mipi_dphy_cfg5_debug_mode_sel": 63, "xs1_mipi_dphy_cfg5_debug_mode_sel_set": 63, "xs1_lpddr_iid_enable_shift": 63, "xs1_lpddr_iid_enable_s": 63, "xs1_lpddr_iid_enable_mask": 63, "xs1_lpddr_iid_en": 63, "xs1_lpddr_iid_enable_set": 63, "xs1_lpddr_iid_0_7_shift": 63, "xs1_lpddr_iid_0_7_siz": 63, "xs1_lpddr_iid_0_7_mask": 63, "xs1_lpddr_iid_0_7": 63, "xs1_lpddr_iid_0_7_set": 63, "xs1_lpddr_iid_8_15_shift": 63, "xs1_lpddr_iid_8_15_siz": 63, "xs1_lpddr_iid_8_15_mask": 63, "xs1_lpddr_iid_8_15": 63, "xs1_lpddr_iid_8_15_set": 63, "xs1_lpddr_queue_cont_shift": 63, "xs1_lpddr_queue_cont_s": 63, "xs1_lpddr_queue_cont_mask": 63, "xs1_lpddr_queue_cont": 63, "xs1_lpddr_queue_cont_set": 63, "xs1_lpddr_ro_pri_shift": 63, "xs1_lpddr_ro_pri_s": 63, "xs1_lpddr_ro_pri_mask": 63, "xs1_lpddr_ro_pri": 63, "xs1_lpddr_ro_pri_set": 63, "xs1_lpddr_rw0_pri_shift": 63, "xs1_lpddr_rw0_pri_siz": 63, "xs1_lpddr_rw0_pri_mask": 63, "xs1_lpddr_rw0_pri": 63, "xs1_lpddr_rw0_pri_set": 63, "xs1_lpddr_rw1_pri_shift": 63, "xs1_lpddr_rw1_pri_siz": 63, "xs1_lpddr_rw1_pri_mask": 63, "xs1_lpddr_rw1_pri": 63, "xs1_lpddr_rw1_pri_set": 63, "xs1_lpddr_tout_shift": 63, "xs1_lpddr_tout_siz": 63, "xs1_lpddr_tout_mask": 63, "xs1_lpddr_tout": 63, "xs1_lpddr_tout_set": 63, "xs1_lpddr_mtg_cmd_shift": 63, "xs1_lpddr_mtg_cmd_size": 63, "xs1_lpddr_mtg_cmd_mask": 63, "xs1_lpddr_mtg_cmd": 63, "xs1_lpddr_mtg_cmd_set": 63, "xs1_lpddr_dll_control_shift": 63, "xs1_lpddr_dll_control_s": 63, "xs1_lpddr_dll_control_mask": 63, "xs1_lpddr_dll_control": 63, "xs1_lpddr_dll_control_set": 63, "xs1_lpddr_dll_measurement_status_shift": 63, "xs1_lpddr_dll_measurement_status_s": 63, "xs1_lpddr_dll_measurement_status_mask": 63, "xs1_lpddr_dll_measurement_statu": 63, "xs1_lpddr_dll_measurement_status_set": 63, "xs1_lpddr_dll_manual_control_shift": 63, "xs1_lpddr_dll_manual_control_s": 63, "xs1_lpddr_dll_manual_control_mask": 63, "xs1_lpddr_dll_manual_control": 63, "xs1_lpddr_dll_manual_control_set": 63, "xs1_lpddr_dll_phy_calibration_data_shift": 63, "xs1_lpddr_dll_phy_calibration_data_s": 63, "xs1_lpddr_dll_phy_calibration_data_mask": 63, "xs1_lpddr_dll_phy_calibration_data": 63, "xs1_lpddr_dll_phy_calibration_data_set": 63, "xs1_lpddr_phy_control_shift": 63, "xs1_lpddr_phy_control_s": 63, "xs1_lpddr_phy_control_mask": 63, "xs1_lpddr_phy_control": 63, "xs1_lpddr_phy_control_set": 63, "xs1_lpddr_lmr_opcode_shift": 63, "xs1_lpddr_lmr_opcode_s": 63, "xs1_lpddr_lmr_opcode_mask": 63, "xs1_lpddr_lmr_opcod": 63, "xs1_lpddr_lmr_opcode_set": 63, "xs1_lpddr_emr_opcode_shift": 63, "xs1_lpddr_emr_opcode_s": 63, "xs1_lpddr_emr_opcode_mask": 63, "xs1_lpddr_emr_opcod": 63, "xs1_lpddr_emr_opcode_set": 63, "xs1_lpddr_pe_trefi_cnt_shift": 63, "xs1_lpddr_pe_trefi_cnt_s": 63, "xs1_lpddr_pe_trefi_cnt_mask": 63, "xs1_lpddr_pe_trefi_cnt": 63, "xs1_lpddr_pe_trefi_cnt_set": 63, "xs1_lpddr_pe_tras_cnt_shift": 63, "xs1_lpddr_pe_tras_cnt_s": 63, "xs1_lpddr_pe_tras_cnt_mask": 63, "xs1_lpddr_pe_tras_cnt": 63, "xs1_lpddr_pe_tras_cnt_set": 63, "xs1_lpddr_pe_txsr_cnt_shift": 63, "xs1_lpddr_pe_txsr_cnt_siz": 63, "xs1_lpddr_pe_txsr_cnt_mask": 63, "xs1_lpddr_pe_txsr_cnt": 63, "xs1_lpddr_pe_txsr_cnt_set": 63, "xs1_lpddr_pe_twr_cnt_shift": 63, "xs1_lpddr_pe_twr_cnt_siz": 63, "xs1_lpddr_pe_twr_cnt_mask": 63, "xs1_lpddr_pe_twr_cnt": 63, "xs1_lpddr_pe_twr_cnt_set": 63, "xs1_lpddr_pe_trc_cnt_shift": 63, "xs1_lpddr_pe_trc_cnt_siz": 63, "xs1_lpddr_pe_trc_cnt_mask": 63, "xs1_lpddr_pe_trc_cnt": 63, "xs1_lpddr_pe_trc_cnt_set": 63, "xs1_lpddr_pe_trcd_cnt_shift": 63, "xs1_lpddr_pe_trcd_cnt_siz": 63, "xs1_lpddr_pe_trcd_cnt_mask": 63, "xs1_lpddr_pe_trcd_cnt": 63, "xs1_lpddr_pe_trcd_cnt_set": 63, "xs1_lpddr_pe_trp_cnt_shift": 63, "xs1_lpddr_pe_trp_cnt_siz": 63, "xs1_lpddr_pe_trp_cnt_mask": 63, "xs1_lpddr_pe_trp_cnt": 63, "xs1_lpddr_pe_trp_cnt_set": 63, "xs1_lpddr_pe_trfc_cnt_shift": 63, "xs1_lpddr_pe_trfc_cnt_siz": 63, "xs1_lpddr_pe_trfc_cnt_mask": 63, "xs1_lpddr_pe_trfc_cnt": 63, "xs1_lpddr_pe_trfc_cnt_set": 63, "xs1_lpddr_pe_trrd_cnt_shift": 63, "xs1_lpddr_pe_trrd_cnt_siz": 63, "xs1_lpddr_pe_trrd_cnt_mask": 63, "xs1_lpddr_pe_trrd_cnt": 63, "xs1_lpddr_pe_trrd_cnt_set": 63, "xs1_lpddr_pe_en_256m_dev_size_shift": 63, "xs1_lpddr_pe_en_256m_dev_size_s": 63, "xs1_lpddr_pe_en_256m_dev_size_mask": 63, "xs1_lpddr_pe_en_256m_dev_s": 63, "xs1_lpddr_pe_en_256m_dev_size_set": 63, "xs1_padctrl_receiver_enable_shift": 63, "xs1_padctrl_receiver_enable_s": 63, "xs1_padctrl_receiver_enable_mask": 63, "xs1_padctrl_receiver_en": 63, "xs1_padctrl_receiver_enable_set": 63, "xs1_padctrl_pull_shift": 63, "xs1_padctrl_pull_s": 63, "xs1_padctrl_pull_mask": 63, "xs1_padctrl_pul": 63, "xs1_padctrl_pull_set": 63, "xs1_padctrl_drive_strength_shift": 63, "xs1_padctrl_drive_strength_s": 63, "xs1_padctrl_drive_strength_mask": 63, "xs1_padctrl_drive_strength": 63, "xs1_padctrl_drive_strength_set": 63, "xs1_padctrl_slew_rate_control_shift": 63, "xs1_padctrl_slew_rate_control_s": 63, "xs1_padctrl_slew_rate_control_mask": 63, "xs1_padctrl_slew_rate_control": 63, "xs1_padctrl_slew_rate_control_set": 63, "xs1_padctrl_schmitt_trigger_enable_shift": 63, "xs1_padctrl_schmitt_trigger_enable_s": 63, "xs1_padctrl_schmitt_trigger_enable_mask": 63, "xs1_padctrl_schmitt_trigger_en": 63, "xs1_padctrl_schmitt_trigger_enable_set": 63, "xs3amiscellaneousdefinit": 63, "xs1_res_type_swmem": 63, "xs1_dbg_t_reg_vec_num": 63, "xs1_dbg_cmd_readvec": 63, "xs1_dbg_cmd_writevec": 63, "xs1_dbg_cmd_readsswitch": 63, "xs1_dbg_cmd_writesswitch": 63, "extmem_def": 63, "xs1_extmem_bas": 63, "xs1_extmem_s": 63, "xs1_extmem_addr_width": 63, "swmem_def": 63, "xs1_swmem_bas": [63, 81], "xs1_swmem_siz": 63, "xs1_swmem_addr_width": 63, "otp_def": 63, "definitino": 63, "xs1_otp_security_config_tile_0_0": 63, "xs1_otp_security_config_tile_0_1": 63, "xs1_otp_security_config_tile_1_0": 63, "xs1_otp_security_config_tile_1_1": 63, "xs1_otp_dap_rfmr_0": 63, "xs1_otp_dap_rfmr_1": 63, "xs1_otp_hobbling_config_0": 63, "xs1_otp_hobbling_config_1": 63, "xs1_otp_jtag_user_config_0": 63, "xs1_otp_jtag_user_config_1": 63, "xs1_otp_sbpi_pmc_address": 63, "xs1_otp_sbpi_dap_address": 63, "xs1_otp_pmc_start_instruct": 63, "xs1_otp_pmc_stop_instruct": 63, "xs1_otp_pmc_nop_instruct": 63, "xs1_otp_pmc_dap_rdf": 63, "xs1_otp_pmc_dap_wdf": 63, "xs1_otp_pmc_boot_timing_ctrl_0_addr": 63, "xs1_otp_dap_rfmr_addr": 63, "otpa_def": 63, "otpa": 63, "xs1_otpa_sel_sbpi": 63, "xs1_otpa_sel_q": 63, "xs1_otpa_sel_q_mix": 63, "xs1_otpa_sel_qsr_low": 63, "xs1_otpa_sel_qrr_low": 63, "vsetctrl_shift_def": 63, "xs1_vsetc_shift_noshift": 63, "xs1_vsetc_shift_shiftleft": 63, "xs1_vsetc_shift_shiftright": 63, "vsetctrl_type_def": 63, "xs1_vsetc_type_int32": 63, "xs1_vsetc_type_int16": 63, "xs1_vsetc_type_int8": 63, "xs1_setc_mode_setpadctrl": 63, "xs1_swmem_fil": 63, "xs1_swmem_evict": 63, "xs1_num_swmem": 63, "xs1_num_words_per_vector": 63, "xs1_xmos_phy_conf_width": 63, "xs1_usb_phy_vcontrol_setup_length": 63, "xs1_usb_phy_enter_bist_length": 63, "xs1_usb_phy_clkcnt_width": 63, "xs1_usb_bistgo_ctr_width": 63, "xs1_usb_testgo_ctr_width": 63, "xs1_usb_testgo_pulse_length": 63, "xs1_usb_bistgo_pulse_length": 63, "xs1_crc5_result_width": 63, "xs1_ms_nibbl": 63, "xs1_ls_nibbl": 63, "xs3aportdefinit": 63, "notabl": 64, "complianc": 64, "embed": [64, 75], "csp": 64, "privat": 64, "excel": 64, "benefit": 64, "futher": 64, "bare": 64, "availabilti": 64, "consider": [64, 85], "bewar": 64, "interrog": 64, "optimis": [64, 85], "decreas": 64, "likewis": 64, "voltag": [64, 85], "1v8": [64, 85], "aspir": 65, "infer": [65, 85], "module_my_librari": 66, "libsrc": 66, "my_librari": 66, "support_fn": 66, "intent": 66, "my_library_debug": 66, "module_librari": [66, 67], "lib_xcc_flags_": 66, "libnam": 66, "export_source_dir": 66, "xmos_make_path": 66, "module_xcommon": 66, "xs1b": 66, "libmy_librari": 66, "used_modul": [66, 67], "app_": 67, "module_": 67, "app_avb_demo1": 67, "app_avb_demo2": 67, "module_avb1": 67, "module_avb2": 67, "module_xtcp": 67, "module_zeroconf": 67, "module_ethernet": 67, "repositori": [67, 87], "repo1": 67, "repo2": 67, "git": [67, 87], "sc_": 67, "ap_": 67, "sw_": 67, "tool_": 67, "lib_": 67, "xcommon_repo": 67, "xpd": 67, "xmos_module_path": 67, "xcommon_disable_auto_module_search": 67, "xcc_flag": 67, "_config": 67, "xcc_c_flag": 67, "xcc_asm_flag": 67, "xcc_map_flag": 67, "xcc_flags_": 67, "source_dir": 67, "include_dir": 67, "lib_dir": 67, "exclude_fil": 67, "irrespect": 67, "dependent_modul": 67, "module_xcc_flag": 67, "module_xcc_xc_flag": 67, "module_xcc_c_flag": 67, "module_xcc_asm_flag": 67, "optional_head": 67, "__filename_h_exists__": 67, "util": 68, "plot": 69, "graph": [69, 85], "oppos": 69, "possess": 69, "xscope_mode_lossless": [69, 73, 85], "lossless": [69, 73, 85], "overload": 69, "xscope_regist": [69, 71, 73, 85], "sycal": 69, "fileio": 69, "cabl": [69, 72], "xscope_endpoint": [71, 85], "libxscope_endpoint": [71, 85], "xscope_ep_success": 71, "xscope_ep_failur": 71, "xscope_ep_register_fptr": 71, "data_typ": [71, 85], "data_nam": [71, 85], "color": 71, "param": 71, "xscope_eventtyp": [71, 73], "red": [71, 85], "255": [71, 81], "green": 71, "blue": 71, "xscope_userdatatyp": [71, 73], "xscope_ep_record_fptr": 71, "datav": [71, 85], "databyt": [71, 85], "timestmp": 71, "xscope_byt": [71, 73], "xscope_ep_stats_fptr": 71, "averag": 71, "xscope_ep_request_stat": 71, "xscope_ep_print_fptr": 71, "xscope_ep_exit_fptr": 71, "xscope_ep_disconnect": [71, 85], "xscope_ep_set_register_cb": [71, 85], "xscope_ep_set_record_cb": [71, 85], "xscope_ep_set_stats_cb": 71, "xscope_ep_set_print_cb": [71, 85], "xscope_ep_set_exit_cb": 71, "xscope_ep_connect": [71, 85], "ipaddr": 71, "ipv4": 71, "resolv": 71, "xscope_ep_request_regist": 71, "unimpl": 71, "xscope_ep_request_upload": [71, 85], "xscope_data_from_host": [71, 73, 85], "approcim": 72, "500mhz": [72, 76], "xscope_probe_data_pr": 72, "666": 72, "999": 72, "xscope_probe_cpu": 72, "xscope_probe_data": 72, "xscope_probe_cpu_data": 72, "555": 72, "kbyte": 72, "nuc": 72, "cento": 72, "1105": 72, "6926": 72, "1053": 72, "6929": 72, "1031": 72, "i7": 72, "vm": 72, "932": 72, "5183": 72, "os": 72, "why": [72, 82], "xscope_user_init": [73, 85], "xscope_continu": [73, 85], "xscope_uint": [73, 85], "richer": 73, "prone": 73, "xscope_startstop": 73, "ping": 73, "xscope_discret": 73, "xscope_statemachin": 73, "xscope_histogram": 73, "xscope_non": 73, "xscope_float": [73, 85], "xscope_ioredirectionmod": 73, "xscope_io_non": 73, "xscope_io_bas": [73, 85], "xscope_io_tim": 73, "num_prob": 73, "xscope_en": 73, "xscope_dis": 73, "xscope_config_io": [73, 85], "xscope_p": 73, "xscope_char": 73, "xscope_short": 73, "xscope_longlong": 73, "xscope_doubl": 73, "xscope_start": 73, "xscope_stop": 73, "xscope_start_int": 73, "xscope_stop_int": 73, "xscope_core_char": 73, "xscope_core_short": 73, "xscope_core_int": 73, "xscope_core_longlong": 73, "xscope_core_float": 73, "xscope_core_doubl": 73, "xscope_core_byt": 73, "xscope_core_start": 73, "xscope_core_stop": 73, "xscope_core_start_int": 73, "xscope_core_stop_int": 73, "determinist": 73, "xscope_mode_lossi": [73, 85], "lossi": [73, 85], "xscope_connect_data_from_host": [73, 85], "from_host": 73, "xscope_trace_funct": 73, "512": [74, 76, 81], "rdid": 74, "0x202011": 74, "0xd8": 74, "se": 74, "0x04": 74, "wrdi": 74, "prot_type_sr": 74, "0x0c": 74, "unprotect": 74, "0x02": 74, "pp": 74, "sector_layout_regular": 74, "32768": [74, 79], "wrsr": 74, "wip": 74, "0x000000": 74, "authorit": 74, "fallback": 74, "paragraph": 74, "131": 74, "072": 74, "0000": 74, "0110": 74, "06h": 74, "0100": 74, "04h": 74, "1001": 74, "1111": 74, "9fh": 74, "0101": 74, "05h": 74, "0001": 74, "01h": 74, "0011": 74, "03h": 74, "fast_read": 74, "1011": 74, "0bh": 74, "0010": 74, "02h": 74, "1101": 74, "d8h": 74, "BE": 74, "bulk": 74, "1100": 74, "0111": 74, "c7h": 74, "deep": 74, "b9h": 74, "electron": 74, "1010": 74, "abh": 74, "throughout": [74, 79], "alt": 74, "typ": 74, "ch": 74, "clh": 74, "cl": 74, "cll": 74, "specialis": 74, "fewest": 74, "11h": 74, "longest": 74, "ffh": 74, "prot_type_non": 74, "prot_type_sec": 74, "unrel": 74, "bp0": 74, "bp1": 74, "quarter": 74, "concaten": 74, "aai": 74, "0xad": 74, "pu": 74, "dd": 74, "quad_read": 74, "sector_layout_irregular": 74, "kbit": 74, "irregular": 74, "add_flash_support_tab2_a25l80p": 74, "kb": 74, "f0000h": 74, "fffffh": 74, "e0000h": 74, "effffh": 74, "d0000h": 74, "dffffh": 74, "c0000h": 74, "cffffh": 74, "b0000h": 74, "bffffh": 74, "a0000h": 74, "affffh": 74, "90000h": 74, "9ffffh": 74, "80000h": 74, "8ffffh": 74, "70000h": 74, "7ffffh": 74, "60000h": 74, "6ffffh": 74, "50000h": 74, "5ffffh": 74, "40000h": 74, "4ffffh": 74, "30000h": 74, "3ffffh": 74, "20000h": 74, "2ffffh": 74, "10000h": 74, "1ffffh": 74, "08000h": 74, "0ffffh": 74, "04000h": 74, "07fffh": 74, "02000h": 74, "03fffh": 74, "01000h": 74, "01fffh": 74, "00000h": 74, "00fffh": 74, "coupl": 74, "jesd216": 74, "quaden": 74, "guidelin": 74, "fine": 74, "grain": 74, "granular": 74, "gap": 74, "grade": 74, "react": 75, "regress": 75, "sens": 75, "forget": 75, "echo": 75, "compris": [76, 77, 80], "kit": [76, 86], "bga": 76, "architecur": 76, "kilo": 76, "600": 76, "descib": 76, "sizembit": [76, 79], "xs1_port_1b": 76, "xs1_port_1c": 76, "xs1_port_4b": 76, "port_l": 76, "port_button": 76, "xs1_port_1g": 76, "port_pdm_clk": 76, "xs1_port_1f": 76, "port_pdm_data": 76, "5clk": 76, "linkendpoint": 76, "modern": [76, 80], "bootrom": 76, "jtagdevic": 76, "xuf232": 76, "fb167": 76, "usb_til": 76, "c40": 76, "bringup": 76, "ufna": 76, "bootflash0": 76, "boote": 76, "port_sqi_cs_0": 76, "port_sqi_sclk_0": 76, "port_sqi_sio_0": 76, "3clk": 76, "52clk": 76, "1clk": 76, "s25lq016b": 76, "8192": 76, "easili": 77, "let": [77, 82], "life": 77, "max_psiz": 77, "port_sqi_clk": 77, "usiz": 77, "psize": 77, "fl_endwriteimag": 77, "fl": 77, "proceed": 77, "clariti": 77, "lquadflash": 77, "lflash": 77, "latest": 77, "checkcandidateimagevers": 77, "recordcandidateimag": 77, "reportselectedimag": 77, "readflashdatapag": 77, "dpversion": 77, "imgadr": 77, "ptr": 77, "adr": 77, "0x20000": [77, 79], "avb": 77, "get_id": 77, "devicespec": 77, "fl_getflashidnum": 77, "max_len": 77, "fl_getflashidstr": 77, "topologi": 78, "implic": 78, "lpddr1": 79, "emploi": [79, 85], "256mbit": 79, "1024mbit": 79, "electr": 79, "bss": 79, "bootstrap": [79, 81, 85], "tradition": 79, "working_area": 79, "ddr_data_word": 79, "extmem_data": 79, "ddr_stuff": 79, "0x234567ab": 79, "0x4567abcd": 79, "spread": 79, "accessor": 79, "getter": 79, "get_read": 79, "f_lpddr": 79, "f_syspll": 79, "inclus": 79, "excerpt": 79, "0x30": 79, "8ma": 79, "0x31": 79, "bidir": 79, "ba": 79, "dq": 79, "emr_opcod": 79, "overcom": 79, "f_out": 79, "322mhz": 79, "166mhz": 79, "83": 79, "sourcepl": 79, "secondarypl": 79, "breviti": 79, "unifi": [79, 81], "polici": [79, 81], "pseudo": [79, 81], "lru": [79, 81], "thrash": 79, "repatedli": 79, "blown": 80, "secreci": 80, "engin": 80, "tamper": 80, "secret": 80, "clone": 80, "transform": 80, "island": 80, "strong": 80, "casual": 80, "hacker": 80, "realiz": 80, "unbreak": 80, "attack": 80, "cmac": 80, "tag": [80, 85], "kept": 80, "carefulli": 80, "untrust": 80, "cost": [80, 85], "snif": 80, "cryptographi": 80, "hash": 80, "leak": 80, "compromis": 80, "defens": 80, "defenc": 80, "thoroughli": 80, "predict": 80, "receipt": 80, "unpredict": 80, "manifest": 80, "reveal": 80, "0x40000000": 81, "spatial": 81, "tempor": 81, "swmem_fil": 81, "andf": 81, "swmem_evict": 81, "swmem_data": 81, "mydata": 81, "12345678": 81, "newdata": 81, "sofwar": 81, "xmos_flash": 81, "__swmem_address": 81, "intialis": 81, "0x50000000": 81, "lquadspi": 81, "my_arrai": 81, "flash_ports_t": 81, "flash_ports_0": 81, "flash_clock_config_t": 81, "flash_clock_config": 81, "flash_qe_config_t": 81, "flash_qe_config_0": 81, "flash_qe_bit_6": 81, "flash_handle_t": 81, "flash_handl": 81, "memset": 81, "swmem_address_uninitialis": 81, "nibble_swap_word": 81, "0xf0f0f0f0": 81, "0x0f0f0f0f": 81, "buf_ptr": 81, "flash_read_quad": 81, "swmem_setup": 81, "flash_connect": 81, "swmem_teardown": 81, "fill_handl": 81, "flash_disconnect": 81, "swmem_terminate_address": 81, "swmem_handl": 81, "use_swmem": 81, "08x": 81, "tile_main": 81, "minicach": 81, "evict_handl": 81, "nibbl": 81, "innard": 82, "nodedesc": 82, "0x5633": 82, "0x00000000": 82, "lastsec": 82, "wrote": 82, "our": 82, "dai": 82, "soc": 82, "wast": 82, "sai": 82, "xrun11863": 82, "5ng8m6at": 82, "xeload_auto": 82, "0x158": 82, "lma": 82, "0x40000": 82, "0x18": 82, "0x40158": 82, "0x10": 82, "0x40170": 82, "384": 82, "0x40": 82, "0x40040": 82, "88": 82, "crt": 82, "0xac": 82, "0x1a": 82, "0x400ac": 82, "fini": 82, "0x2e": 82, "0x400c6": 82, "0x4b1c": 82, "0x400f4": 82, "0x108": 82, "0x44c10": 82, "0x5c": 82, "0x44d18": 82, "0x28": 82, "0x44d74": 82, "0x84": 82, "0x44d9c": 82, "cst4": 82, "0xcc": 82, "0x44e20": 82, "0x44ef0": 82, "0x24": 82, "0x44f10": 82, "20272": 82, "0x4aec": 82, "0x100": 82, "0x44be0": 82, "0x44ce0": 82, "0x44d3c": 82, "0x44d64": 82, "0x44de8": 82, "0x44eb8": 82, "0x44ed8": 82, "20216": 82, "convinc": 83, "ourselv": 83, "grep": 83, "00040264": 83, "_dosyscal": 83, "11057": 83, "00040234": 83, "11061": 83, "v3": 84, "v4": 84, "farnel": 85, "pdf": 85, "proprietari": 85, "ieee1149": 85, "duplex": 85, "ntrst": 85, "elaps": 85, "autom": 85, "empir": 85, "hub": 85, "downstream": 85, "lab": 85, "idc": 85, "3v3": 85, "amphenol": 85, "minitek127": 85, "05": 85, "nail": 85, "ieeee1149": 85, "administr": 85, "insensit": 85, "interchang": 85, "illumin": 85, "dim": 85, "unplug": 85, "lsusb": 85, "univers": 85, "my_program": 85, "builtin": 85, "press": [85, 86], "fatal": 85, "occurr": 85, "sigtrap": 85, "fopen": 85, "fread": 85, "filesystem": 85, "stdin": 85, "semihost": 85, "dfw7dtyi": 85, "printstr": 85, "_open": 85, "_close": 85, "_write": 85, "_read": 85, "fd": 85, "o_wronli": 85, "o_creat": 85, "o_trunc": 85, "s_iread": 85, "s_iwrit": 85, "furthermor": 85, "intrus": 85, "pace": 85, "visualis": 85, "waveform": 85, "deliveri": 85, "float0": 85, "1364": 85, "verilog": 85, "substitut": 85, "host_exampl": 85, "37316": 85, "xscope_record": 85, "repli": 85, "ok": 85, "xscope_print": 85, "sigint_handl": 85, "12340": 85, "sigint": 85, "max_attempt": 85, "240": 85, "xscope_chan": 85, "xscope_end": 85, "bytes_read": 85, "read_host_data": 85, "buffer_ptr": 85, "578": 85, "45678": 85, "difficult": 85, "atom": 85, "spent": 85, "xgprof": 85, "repetit": 85, "cover": 85, "circularbuff": 85, "spit": 85, "image_n0c1_2": 85, "_2": 85, "_core0": 85, "xgdb21287": 85, "i8wmqbqg": 85, "xn11101": 85, "cfg": 85, "abbrevi": 85, "keyboard": 85, "sram": 85, "pr1v0_15": 85, "printstrln": 85, "kakqycea": 85, "pr1v0_20": 85, "parent": [85, 86], "orphan": 85, "dialog": 86, "disappear": 86, "brows": 86, "author": 86, "vscode": [86, 88], "dock": 86, "marketplac": 86, "json": [86, 88], "delet": 86, "hide": 86, "bar": 86, "centr": 86, "titl": 86, "sidebar": 86, "pen": 86, "__unspec__": 86, "sana": 86, "ajani": 86, "panel": 86, "clang": 86, "workspacefold": [86, 88], "cwd": [86, 88], "problemmatch": [86, 88], "forev": 86, "spin": 86, "trash": 86, "documet": 87, "4nv62akc": 88}, "objects": {"": [[56, 0, 1, "c.CASE_GUARD_THEN", "CASE_GUARD_THEN"], [56, 0, 1, "c.CASE_NGUARD_THEN", "CASE_NGUARD_THEN"], [56, 0, 1, "c.CASE_THEN", "CASE_THEN"], [56, 0, 1, "c.DECLARE_INTERRUPT_CALLBACK", "DECLARE_INTERRUPT_CALLBACK"], [56, 0, 1, "c.DECLARE_INTERRUPT_PERMITTED", "DECLARE_INTERRUPT_PERMITTED"], [56, 0, 1, "c.DECLARE_JOB", "DECLARE_JOB"], [56, 0, 1, "c.DEFAULT_GUARD_THEN", "DEFAULT_GUARD_THEN"], [56, 0, 1, "c.DEFAULT_NGUARD_THEN", "DEFAULT_NGUARD_THEN"], [56, 0, 1, "c.DEFAULT_THEN", "DEFAULT_THEN"], [56, 0, 1, "c.DEFINE_INTERRUPT_CALLBACK", "DEFINE_INTERRUPT_CALLBACK"], [56, 0, 1, "c.DEFINE_INTERRUPT_PERMITTED", "DEFINE_INTERRUPT_PERMITTED"], [56, 0, 1, "c.INTERRUPT_CALLBACK", "INTERRUPT_CALLBACK"], [56, 0, 1, "c.INTERRUPT_PERMITTED", "INTERRUPT_PERMITTED"], [56, 0, 1, "c.LIBXCORE_KSTACK_WORDS", "LIBXCORE_KSTACK_WORDS"], [55, 1, 1, "c.OTPPorts", "OTPPorts"], [55, 0, 1, "c.OTP_PORTS_INITIALIZER", "OTP_PORTS_INITIALIZER"], [55, 0, 1, "c.OTP_SIZE", "OTP_SIZE"], [55, 0, 1, "c.OTP_STATS", "OTP_STATS"], [56, 0, 1, "c.PAR_FUNCS", "PAR_FUNCS"], [56, 0, 1, "c.PAR_JOBS", "PAR_JOBS"], [56, 0, 1, "c.PAR_SYNC", "PAR_SYNC"], [56, 0, 1, "c.PFUNC", "PFUNC"], [56, 0, 1, "c.PJOB", "PJOB"], [56, 2, 1, "c.port_type_t.PORT_BUFFERED", "PORT_BUFFERED"], [56, 0, 1, "c.PORT_TIMESTAMP_MAX", "PORT_TIMESTAMP_MAX"], [56, 0, 1, "c.PORT_TIMESTAMP_MIN", "PORT_TIMESTAMP_MIN"], [56, 2, 1, "c.port_type_t.PORT_UNBUFFERED", "PORT_UNBUFFERED"], [56, 0, 1, "c.SELECT_CONTINUE_NO_RESET", "SELECT_CONTINUE_NO_RESET"], [56, 0, 1, "c.SELECT_CONTINUE_RESET", "SELECT_CONTINUE_RESET"], [56, 0, 1, "c.SELECT_RES", "SELECT_RES"], [56, 0, 1, "c.SELECT_RES_ORDERED", "SELECT_RES_ORDERED"], [56, 0, 1, "c.SWMEM_EVICT_SIZE_WORDS", "SWMEM_EVICT_SIZE_WORDS"], [56, 0, 1, "c.SWMEM_FILL_SIZE_WORDS", "SWMEM_FILL_SIZE_WORDS"], [56, 0, 1, "c.TRIGGERABLE_EV_BASE", "TRIGGERABLE_EV_BASE"], [56, 0, 1, "c.TRIGGERABLE_SETUP_EVENT_VECTOR", "TRIGGERABLE_SETUP_EVENT_VECTOR"], [56, 0, 1, "c.TRIGGERABLE_TAKE_EVENT", "TRIGGERABLE_TAKE_EVENT"], [56, 0, 1, "c.TRIGGERABLE_WAIT_EVENT", "TRIGGERABLE_WAIT_EVENT"], [73, 2, 1, "c.xscope_EventType.XSCOPE_CONTINUOUS", "XSCOPE_CONTINUOUS"], [73, 2, 1, "c.xscope_EventType.XSCOPE_DISCRETE", "XSCOPE_DISCRETE"], [71, 0, 1, "c.XSCOPE_EP_FAILURE", "XSCOPE_EP_FAILURE"], [71, 0, 1, "c.XSCOPE_EP_SUCCESS", "XSCOPE_EP_SUCCESS"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_FLOAT", "XSCOPE_FLOAT"], [73, 2, 1, "c.xscope_EventType.XSCOPE_HISTOGRAM", "XSCOPE_HISTOGRAM"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_INT", "XSCOPE_INT"], [73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_BASIC", "XSCOPE_IO_BASIC"], [73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_NONE", "XSCOPE_IO_NONE"], [73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_TIMED", "XSCOPE_IO_TIMED"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_NONE", "XSCOPE_NONE"], [73, 2, 1, "c.xscope_EventType.XSCOPE_STARTSTOP", "XSCOPE_STARTSTOP"], [73, 2, 1, "c.xscope_EventType.XSCOPE_STATEMACHINE", "XSCOPE_STATEMACHINE"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_UINT", "XSCOPE_UINT"], [56, 0, 1, "c._XCORE_XASSERT_EMPTY", "_XCORE_XASSERT_EMPTY"], [56, 0, 1, "c._XCORE_XASSERT_FALSE", "_XCORE_XASSERT_FALSE"], [56, 0, 1, "c._XCORE_XASSERT_HIDE", "_XCORE_XASSERT_HIDE"], [56, 0, 1, "c._XCORE_XASSERT_NOT_AFTER", "_XCORE_XASSERT_NOT_AFTER"], [56, 0, 1, "c._XCORE_XASSERT_TRUE", "_XCORE_XASSERT_TRUE"], [56, 3, 1, "c.chan_alloc", "chan_alloc"], [56, 3, 1, "c.chan_complete_transaction", "chan_complete_transaction"], [56, 3, 1, "c.chan_free", "chan_free"], [56, 3, 1, "c.chan_in_buf_byte", "chan_in_buf_byte"], [56, 3, 1, "c.chan_in_buf_word", "chan_in_buf_word"], [56, 3, 1, "c.chan_in_byte", "chan_in_byte"], [56, 3, 1, "c.chan_in_word", "chan_in_word"], [56, 3, 1, "c.chan_init_transaction_master", "chan_init_transaction_master"], [56, 3, 1, "c.chan_init_transaction_slave", "chan_init_transaction_slave"], [56, 3, 1, "c.chan_out_buf_byte", "chan_out_buf_byte"], [56, 3, 1, "c.chan_out_buf_word", "chan_out_buf_word"], [56, 3, 1, "c.chan_out_byte", "chan_out_byte"], [56, 3, 1, "c.chan_out_word", "chan_out_word"], [56, 3, 1, "c.chanend_alloc", "chanend_alloc"], [56, 3, 1, "c.chanend_check_control_token", "chanend_check_control_token"], [56, 3, 1, "c.chanend_check_end_token", "chanend_check_end_token"], [56, 3, 1, "c.chanend_free", "chanend_free"], [56, 3, 1, "c.chanend_get_dest", "chanend_get_dest"], [56, 3, 1, "c.chanend_get_network", "chanend_get_network"], [56, 3, 1, "c.chanend_in_byte", "chanend_in_byte"], [56, 3, 1, "c.chanend_in_control_token", "chanend_in_control_token"], [56, 3, 1, "c.chanend_in_word", "chanend_in_word"], [56, 3, 1, "c.chanend_out_byte", "chanend_out_byte"], [56, 3, 1, "c.chanend_out_control_token", "chanend_out_control_token"], [56, 3, 1, "c.chanend_out_end_token", "chanend_out_end_token"], [56, 3, 1, "c.chanend_out_word", "chanend_out_word"], [56, 3, 1, "c.chanend_set_dest", "chanend_set_dest"], [56, 3, 1, "c.chanend_set_network", "chanend_set_network"], [56, 1, 1, "c.chanend_t", "chanend_t"], [56, 3, 1, "c.chanend_test_control_token_next_byte", "chanend_test_control_token_next_byte"], [56, 3, 1, "c.chanend_test_control_token_next_word", "chanend_test_control_token_next_word"], [56, 3, 1, "c.chanend_test_dest_local", "chanend_test_dest_local"], [56, 1, 1, "c.channel_t", "channel_t"], [56, 3, 1, "c.clock_disable", "clock_disable"], [56, 3, 1, "c.clock_enable", "clock_enable"], [56, 3, 1, "c.clock_set_divide", "clock_set_divide"], [56, 3, 1, "c.clock_set_ready_src", "clock_set_ready_src"], [56, 3, 1, "c.clock_set_source_clk_ref", "clock_set_source_clk_ref"], [56, 3, 1, "c.clock_set_source_clk_xcore", "clock_set_source_clk_xcore"], [56, 3, 1, "c.clock_set_source_port", "clock_set_source_port"], [56, 3, 1, "c.clock_start", "clock_start"], [56, 3, 1, "c.clock_stop", "clock_stop"], [56, 1, 1, "c.evict_mask_t", "evict_mask_t"], [56, 1, 1, "c.evict_slot_t", "evict_slot_t"], [56, 1, 1, "c.fill_slot_t", "fill_slot_t"], [61, 3, 1, "c.get_local_tile_id", "get_local_tile_id"], [61, 3, 1, "c.get_logical_core_id", "get_logical_core_id"], [56, 3, 1, "c.get_reference_time", "get_reference_time"], [61, 3, 1, "c.getps", "getps"], [56, 3, 1, "c.hwtimer_alloc", "hwtimer_alloc"], [56, 3, 1, "c.hwtimer_change_trigger_time", "hwtimer_change_trigger_time"], [56, 3, 1, "c.hwtimer_clear_trigger_time", "hwtimer_clear_trigger_time"], [56, 3, 1, "c.hwtimer_delay", "hwtimer_delay"], [56, 3, 1, "c.hwtimer_free", "hwtimer_free"], [56, 3, 1, "c.hwtimer_free_xc_timer", "hwtimer_free_xc_timer"], [56, 3, 1, "c.hwtimer_get_time", "hwtimer_get_time"], [56, 3, 1, "c.hwtimer_get_trigger_time", "hwtimer_get_trigger_time"], [56, 3, 1, "c.hwtimer_realloc_xc_timer", "hwtimer_realloc_xc_timer"], [56, 3, 1, "c.hwtimer_set_trigger_time", "hwtimer_set_trigger_time"], [56, 1, 1, "c.hwtimer_t", "hwtimer_t"], [56, 3, 1, "c.hwtimer_time_after", "hwtimer_time_after"], [56, 3, 1, "c.hwtimer_wait_until", "hwtimer_wait_until"], [56, 1, 1, "c.interrupt_callback_t", "interrupt_callback_t"], [56, 3, 1, "c.interrupt_mask_all", "interrupt_mask_all"], [56, 3, 1, "c.interrupt_unmask_all", "interrupt_unmask_all"], [56, 3, 1, "c.local_thread_mode_clear_bits", "local_thread_mode_clear_bits"], [56, 3, 1, "c.local_thread_mode_get_bits", "local_thread_mode_get_bits"], [56, 3, 1, "c.local_thread_mode_set_bits", "local_thread_mode_set_bits"], [56, 3, 1, "c.lock_acquire", "lock_acquire"], [56, 3, 1, "c.lock_alloc", "lock_alloc"], [56, 3, 1, "c.lock_free", "lock_free"], [56, 3, 1, "c.lock_release", "lock_release"], [56, 1, 1, "c.lock_t", "lock_t"], [56, 3, 1, "c.minicache_flush", "minicache_flush"], [56, 3, 1, "c.minicache_invalidate", "minicache_invalidate"], [56, 3, 1, "c.minicache_prefetch", "minicache_prefetch"], [55, 3, 1, "c.otp_program", "otp_program"], [55, 3, 1, "c.otp_program_differential", "otp_program_differential"], [55, 3, 1, "c.otp_program_differential_no_repair", "otp_program_differential_no_repair"], [55, 3, 1, "c.otp_program_no_repair", "otp_program_no_repair"], [55, 3, 1, "c.otp_program_secure_config_register", "otp_program_secure_config_register"], [55, 3, 1, "c.otp_program_special_register", "otp_program_special_register"], [55, 3, 1, "c.otp_read", "otp_read"], [55, 3, 1, "c.otp_read_differential", "otp_read_differential"], [55, 3, 1, "c.otp_read_secure_config_register", "otp_read_secure_config_register"], [55, 3, 1, "c.otp_read_special_register", "otp_read_special_register"], [55, 3, 1, "c.otpprogram_writeword_norepair", "otpprogram_writeword_norepair"], [56, 3, 1, "c.par_jobs_synchronize", "par_jobs_synchronize"], [56, 3, 1, "c.port_clear_buffer", "port_clear_buffer"], [56, 3, 1, "c.port_clear_trigger_in", "port_clear_trigger_in"], [56, 3, 1, "c.port_clear_trigger_time", "port_clear_trigger_time"], [56, 3, 1, "c.port_disable", "port_disable"], [56, 3, 1, "c.port_enable", "port_enable"], [56, 3, 1, "c.port_endin", "port_endin"], [56, 3, 1, "c.port_force_input", "port_force_input"], [56, 3, 1, "c.port_get_trigger_time", "port_get_trigger_time"], [56, 3, 1, "c.port_in", "port_in"], [56, 3, 1, "c.port_in_at_time", "port_in_at_time"], [56, 3, 1, "c.port_in_shift_right", "port_in_shift_right"], [56, 3, 1, "c.port_in_shift_right_at_time", "port_in_shift_right_at_time"], [56, 3, 1, "c.port_in_shift_right_when_pinseq", "port_in_shift_right_when_pinseq"], [56, 3, 1, "c.port_in_shift_right_when_pinsneq", "port_in_shift_right_when_pinsneq"], [56, 3, 1, "c.port_in_when_pinseq", "port_in_when_pinseq"], [56, 3, 1, "c.port_in_when_pinsneq", "port_in_when_pinsneq"], [56, 3, 1, "c.port_out", "port_out"], [56, 3, 1, "c.port_out_at_time", "port_out_at_time"], [56, 3, 1, "c.port_out_part_word", "port_out_part_word"], [56, 3, 1, "c.port_out_shift_right", "port_out_shift_right"], [56, 3, 1, "c.port_out_shift_right_at_time", "port_out_shift_right_at_time"], [56, 3, 1, "c.port_peek", "port_peek"], [56, 3, 1, "c.port_protocol_in_handshake", "port_protocol_in_handshake"], [56, 3, 1, "c.port_protocol_in_strobed_master", "port_protocol_in_strobed_master"], [56, 3, 1, "c.port_protocol_in_strobed_slave", "port_protocol_in_strobed_slave"], [56, 3, 1, "c.port_protocol_out_handshake", "port_protocol_out_handshake"], [56, 3, 1, "c.port_protocol_out_strobed_master", "port_protocol_out_strobed_master"], [56, 3, 1, "c.port_protocol_out_strobed_slave", "port_protocol_out_strobed_slave"], [56, 3, 1, "c.port_reset", "port_reset"], [56, 3, 1, "c.port_set_buffered", "port_set_buffered"], [56, 3, 1, "c.port_set_clock", "port_set_clock"], [56, 3, 1, "c.port_set_inout_data", "port_set_inout_data"], [56, 3, 1, "c.port_set_invert", "port_set_invert"], [56, 3, 1, "c.port_set_master", "port_set_master"], [56, 3, 1, "c.port_set_no_invert", "port_set_no_invert"], [56, 3, 1, "c.port_set_no_ready", "port_set_no_ready"], [56, 3, 1, "c.port_set_out_clock", "port_set_out_clock"], [56, 3, 1, "c.port_set_out_ready", "port_set_out_ready"], [56, 3, 1, "c.port_set_ready_handshake", "port_set_ready_handshake"], [56, 3, 1, "c.port_set_ready_strobed", "port_set_ready_strobed"], [56, 3, 1, "c.port_set_sample_falling_edge", "port_set_sample_falling_edge"], [56, 3, 1, "c.port_set_sample_rising_edge", "port_set_sample_rising_edge"], [56, 3, 1, "c.port_set_shift_count", "port_set_shift_count"], [56, 3, 1, "c.port_set_slave", "port_set_slave"], [56, 3, 1, "c.port_set_transfer_width", "port_set_transfer_width"], [56, 3, 1, "c.port_set_trigger_in_equal", "port_set_trigger_in_equal"], [56, 3, 1, "c.port_set_trigger_in_not_equal", "port_set_trigger_in_not_equal"], [56, 3, 1, "c.port_set_trigger_time", "port_set_trigger_time"], [56, 3, 1, "c.port_set_trigger_value", "port_set_trigger_value"], [56, 3, 1, "c.port_set_unbuffered", "port_set_unbuffered"], [56, 3, 1, "c.port_start_buffered", "port_start_buffered"], [56, 3, 1, "c.port_sync", "port_sync"], [56, 1, 1, "c.port_t", "port_t"], [56, 3, 1, "c.port_time_after", "port_time_after"], [56, 1, 1, "c.port_timestamp_t", "port_timestamp_t"], [56, 5, 1, "c.port_type_t", "port_type_t"], [56, 3, 1, "c.port_write_control_word", "port_write_control_word"], [61, 3, 1, "c.read_pswitch_reg", "read_pswitch_reg"], [61, 3, 1, "c.read_sswitch_reg", "read_sswitch_reg"], [56, 3, 1, "c.run_async", "run_async"], [56, 3, 1, "c.s_chan_alloc", "s_chan_alloc"], [56, 3, 1, "c.s_chan_free", "s_chan_free"], [56, 3, 1, "c.s_chan_in_buf_byte", "s_chan_in_buf_byte"], [56, 3, 1, "c.s_chan_in_buf_word", "s_chan_in_buf_word"], [56, 3, 1, "c.s_chan_in_byte", "s_chan_in_byte"], [56, 3, 1, "c.s_chan_in_word", "s_chan_in_word"], [56, 3, 1, "c.s_chan_out_buf_byte", "s_chan_out_buf_byte"], [56, 3, 1, "c.s_chan_out_buf_word", "s_chan_out_buf_word"], [56, 3, 1, "c.s_chan_out_byte", "s_chan_out_byte"], [56, 3, 1, "c.s_chan_out_word", "s_chan_out_word"], [61, 3, 1, "c.setps", "setps"], [56, 3, 1, "c.stack_base", "stack_base"], [56, 6, 1, "c.streaming_channel_t", "streaming_channel_t"], [56, 3, 1, "c.swmem_evict_free", "swmem_evict_free"], [56, 3, 1, "c.swmem_evict_get", "swmem_evict_get"], [56, 3, 1, "c.swmem_evict_get_dirty_mask", "swmem_evict_get_dirty_mask"], [56, 3, 1, "c.swmem_evict_in_address", "swmem_evict_in_address"], [56, 3, 1, "c.swmem_evict_read_word", "swmem_evict_read_word"], [56, 3, 1, "c.swmem_evict_read_word_done", "swmem_evict_read_word_done"], [56, 1, 1, "c.swmem_evict_t", "swmem_evict_t"], [56, 3, 1, "c.swmem_evict_to_buffer", "swmem_evict_to_buffer"], [56, 1, 1, "c.swmem_fill_buffer_t", "swmem_fill_buffer_t"], [56, 3, 1, "c.swmem_fill_free", "swmem_fill_free"], [56, 3, 1, "c.swmem_fill_get", "swmem_fill_get"], [56, 3, 1, "c.swmem_fill_in_address", "swmem_fill_in_address"], [56, 3, 1, "c.swmem_fill_populate_from_buffer", "swmem_fill_populate_from_buffer"], [56, 3, 1, "c.swmem_fill_populate_word", "swmem_fill_populate_word"], [56, 3, 1, "c.swmem_fill_populate_word_done", "swmem_fill_populate_word_done"], [56, 1, 1, "c.swmem_fill_t", "swmem_fill_t"], [56, 1, 1, "c.synchronizer_t", "synchronizer_t"], [56, 3, 1, "c.t_chan_in_buf_byte", "t_chan_in_buf_byte"], [56, 3, 1, "c.t_chan_in_buf_word", "t_chan_in_buf_word"], [56, 3, 1, "c.t_chan_in_byte", "t_chan_in_byte"], [56, 3, 1, "c.t_chan_in_word", "t_chan_in_word"], [56, 3, 1, "c.t_chan_out_buf_byte", "t_chan_out_buf_byte"], [56, 3, 1, "c.t_chan_out_buf_word", "t_chan_out_buf_word"], [56, 3, 1, "c.t_chan_out_byte", "t_chan_out_byte"], [56, 3, 1, "c.t_chan_out_word", "t_chan_out_word"], [56, 1, 1, "c.thread_function_t", "thread_function_t"], [56, 3, 1, "c.thread_group_add", "thread_group_add"], [56, 3, 1, "c.thread_group_alloc", "thread_group_alloc"], [56, 3, 1, "c.thread_group_free", "thread_group_free"], [56, 3, 1, "c.thread_group_start", "thread_group_start"], [56, 3, 1, "c.thread_group_try_add", "thread_group_try_add"], [56, 3, 1, "c.thread_group_wait", "thread_group_wait"], [56, 3, 1, "c.thread_group_wait_and_free", "thread_group_wait_and_free"], [56, 2, 1, "c.thread_mode_t.thread_mode_fast", "thread_mode_fast"], [56, 2, 1, "c.thread_mode_t.thread_mode_high_priority", "thread_mode_high_priority"], [56, 5, 1, "c.thread_mode_t", "thread_mode_t"], [56, 1, 1, "c.threadgroup_t", "threadgroup_t"], [56, 1, 1, "c.transacting_chanend_t", "transacting_chanend_t"], [56, 3, 1, "c.triggerable_disable_all", "triggerable_disable_all"], [56, 3, 1, "c.triggerable_disable_trigger", "triggerable_disable_trigger"], [56, 3, 1, "c.triggerable_enable_trigger", "triggerable_enable_trigger"], [56, 3, 1, "c.triggerable_set_trigger_enabled", "triggerable_set_trigger_enabled"], [56, 3, 1, "c.triggerable_setup_interrupt_callback", "triggerable_setup_interrupt_callback"], [61, 3, 1, "c.write_pswitch_reg", "write_pswitch_reg"], [61, 3, 1, "c.write_pswitch_reg_no_ack", "write_pswitch_reg_no_ack"], [61, 3, 1, "c.write_sswitch_reg", "write_sswitch_reg"], [61, 3, 1, "c.write_sswitch_reg_no_ack", "write_sswitch_reg_no_ack"], [56, 0, 1, "c.xassert", "xassert"], [56, 0, 1, "c.xassert_not", "xassert_not"], [56, 0, 1, "c.xassert_not_after", "xassert_not_after"], [56, 1, 1, "c.xclock_t", "xclock_t"], [73, 5, 1, "c.xscope_EventType", "xscope_EventType"], [73, 5, 1, "c.xscope_IORedirectionMode", "xscope_IORedirectionMode"], [73, 5, 1, "c.xscope_UserDataType", "xscope_UserDataType"], [73, 3, 1, "c.xscope_bytes", "xscope_bytes"], [73, 3, 1, "c.xscope_char", "xscope_char"], [73, 3, 1, "c.xscope_config_io", "xscope_config_io"], [73, 3, 1, "c.xscope_connect_data_from_host", "xscope_connect_data_from_host"], [73, 3, 1, "c.xscope_core_bytes", "xscope_core_bytes"], [73, 3, 1, "c.xscope_core_char", "xscope_core_char"], [73, 3, 1, "c.xscope_core_double", "xscope_core_double"], [73, 3, 1, "c.xscope_core_float", "xscope_core_float"], [73, 3, 1, "c.xscope_core_int", "xscope_core_int"], [73, 3, 1, "c.xscope_core_longlong", "xscope_core_longlong"], [73, 3, 1, "c.xscope_core_short", "xscope_core_short"], [73, 3, 1, "c.xscope_core_start", "xscope_core_start"], [73, 3, 1, "c.xscope_core_start_int", "xscope_core_start_int"], [73, 3, 1, "c.xscope_core_stop", "xscope_core_stop"], [73, 3, 1, "c.xscope_core_stop_int", "xscope_core_stop_int"], [73, 3, 1, "c.xscope_data_from_host", "xscope_data_from_host"], [73, 3, 1, "c.xscope_disable", "xscope_disable"], [73, 3, 1, "c.xscope_double", "xscope_double"], [73, 3, 1, "c.xscope_enable", "xscope_enable"], [71, 3, 1, "c.xscope_ep_connect", "xscope_ep_connect"], [71, 3, 1, "c.xscope_ep_disconnect", "xscope_ep_disconnect"], [71, 1, 1, "c.xscope_ep_exit_fptr", "xscope_ep_exit_fptr"], [71, 1, 1, "c.xscope_ep_print_fptr", "xscope_ep_print_fptr"], [71, 1, 1, "c.xscope_ep_record_fptr", "xscope_ep_record_fptr"], [71, 1, 1, "c.xscope_ep_register_fptr", "xscope_ep_register_fptr"], [71, 3, 1, "c.xscope_ep_request_registered", "xscope_ep_request_registered"], [71, 3, 1, "c.xscope_ep_request_stats", "xscope_ep_request_stats"], [71, 3, 1, "c.xscope_ep_request_upload", "xscope_ep_request_upload"], [71, 3, 1, "c.xscope_ep_set_exit_cb", "xscope_ep_set_exit_cb"], [71, 3, 1, "c.xscope_ep_set_print_cb", "xscope_ep_set_print_cb"], [71, 3, 1, "c.xscope_ep_set_record_cb", "xscope_ep_set_record_cb"], [71, 3, 1, "c.xscope_ep_set_register_cb", "xscope_ep_set_register_cb"], [71, 3, 1, "c.xscope_ep_set_stats_cb", "xscope_ep_set_stats_cb"], [71, 1, 1, "c.xscope_ep_stats_fptr", "xscope_ep_stats_fptr"], [73, 3, 1, "c.xscope_float", "xscope_float"], [73, 3, 1, "c.xscope_int", "xscope_int"], [73, 3, 1, "c.xscope_longlong", "xscope_longlong"], [73, 3, 1, "c.xscope_mode_lossless", "xscope_mode_lossless"], [73, 3, 1, "c.xscope_mode_lossy", "xscope_mode_lossy"], [73, 3, 1, "c.xscope_ping", "xscope_ping"], [73, 3, 1, "c.xscope_probe", "xscope_probe"], [73, 3, 1, "c.xscope_register", "xscope_register"], [73, 3, 1, "c.xscope_short", "xscope_short"], [73, 3, 1, "c.xscope_start", "xscope_start"], [73, 3, 1, "c.xscope_start_int", "xscope_start_int"], [73, 3, 1, "c.xscope_stop", "xscope_stop"], [73, 3, 1, "c.xscope_stop_int", "xscope_stop_int"], [73, 3, 1, "c.xscope_user_init", "xscope_user_init"], [56, 3, 1, "c.xthread_alloc_and_start", "xthread_alloc_and_start"], [56, 1, 1, "c.xthread_t", "xthread_t"], [56, 3, 1, "c.xthread_wait_and_free", "xthread_wait_and_free"], [67, 8, 1, "-", "DEPENDENT_MODULES"], [67, 8, 1, "-", "EXCLUDE_FILES"], [66, 8, 1, "-", "EXPORT_SOURCE_DIRS"], [67, 8, 1, "-", "INCLUDE_DIRS"], [66, 8, 1, "-", "LIBRARIES"], [66, 8, 1, "-", "LIBRARY"], [67, 8, 1, "-", "LIB_DIRS"], [66, 8, 1, "make-var-LIB_XCC_FLAGS_-libname", "LIB_XCC_FLAGS_&lt;libname&gt;"], [67, 8, 1, "-", "MODULE_LIBRARIES"], [67, 8, 1, "-", "MODULE_XCC_ASM_FLAGS"], [67, 8, 1, "-", "MODULE_XCC_C_FLAGS"], [67, 8, 1, "-", "MODULE_XCC_FLAGS"], [67, 8, 1, "-", "MODULE_XCC_XC_FLAGS"], [42, 9, 1, "-", "NO_COLOR"], [67, 8, 1, "-", "OPTIONAL_HEADERS"], [67, 8, 1, "-", "SOURCE_DIRS"], [67, 8, 1, "-", "USED_MODULES"], [67, 8, 1, "-", "VERBOSE"], [67, 8, 1, "make-var-XCC_ASM_FLAGS-_config", "XCC_ASM_FLAGS[_config]"], [40, 9, 1, "-", "XCC_ASSEMBLER_INCLUDE_PATH"], [40, 9, 1, "-", "XCC_CPLUS_INCLUDE_PATH"], [67, 8, 1, "make-var-XCC_C_FLAGS-_config", "XCC_C_FLAGS[_config]"], [40, 9, 1, "-", "XCC_C_INCLUDE_PATH"], [40, 9, 1, "-", "XCC_DEFAULT_TARGET"], [40, 9, 1, "-", "XCC_DEVICE_PATH"], [40, 9, 1, "-", "XCC_EXEC_PREFIX"], [67, 8, 1, "make-var-XCC_FLAGS-_config", "XCC_FLAGS[_config]"], [67, 8, 1, "make-var-XCC_FLAGS_-filename", "XCC_FLAGS_&lt;filename&gt;"], [40, 9, 1, "-", "XCC_INCLUDE_PATH"], [40, 9, 1, "-", "XCC_LIBRARY_PATH"], [67, 8, 1, "make-var-XCC_MAP_FLAGS-_config", "XCC_MAP_FLAGS[_config]"], [40, 9, 1, "-", "XCC_TARGET_PATH"], [40, 9, 1, "-", "XCC_XC_INCLUDE_PATH"], [43, 9, 1, "-", "XDBG_LOG_LEVEL"], [42, 10, 1, "-", "apropos"], [43, 11, 1, "-", "args"], [42, 10, 1, "-", "attach"], [42, 10, 1, "-", "awatch"], [42, 10, 1, "-", "break"], [42, 10, 1, "-", "call"], [42, 10, 1, "-", "connect"], [43, 11, 1, "-", "coordinates"], [42, 10, 1, "-", "detach"], [42, 10, 1, "gdb-cmd-get-cosmetic-command", "get cosmetic-command"], [42, 10, 1, "gdb-cmd-get-schedule-multiple", "get schedule-multiple"], [42, 10, 1, "gdb-cmd-get-scheduler-locking", "get scheduler-locking"], [42, 10, 1, "gdb-cmd-get-xcore-catchpoints", "get xcore-catchpoints"], [42, 10, 1, "-", "hbreak"], [42, 10, 1, "-", "help"], [43, 11, 1, "-", "help"], [42, 10, 1, "-", "inferior"], [42, 10, 1, "gdb-cmd-info-inferiors", "info inferiors"], [42, 10, 1, "gdb-cmd-info-threads", "info threads"], [42, 10, 1, "-", "listdevices"], [42, 10, 1, "-", "load"], [42, 10, 1, "-", "monitor"], [43, 11, 1, "monitor-cmd-pswitch-read", "pswitch read"], [43, 11, 1, "-", "reset"], [43, 11, 1, "monitor-cmd-resource-read", "resource read"], [42, 10, 1, "-", "run"], [42, 10, 1, "gdb-cmd-set-cosmetic-command", "set cosmetic-command"], [42, 10, 1, "gdb-cmd-set-schedule-multiple", "set schedule-multiple"], [42, 10, 1, "gdb-cmd-set-scheduler-locking", "set scheduler-locking"], [42, 10, 1, "gdb-cmd-set-xcore-catchpoints", "set xcore-catchpoints"], [43, 11, 1, "monitor-cmd-sswitch-read", "sswitch read"], [43, 11, 1, "monitor-cmd-sswitch-write", "sswitch write"], [42, 10, 1, "-", "start"], [42, 10, 1, "-", "starti"], [42, 10, 1, "-", "thread"], [42, 10, 1, "-", "through"], [42, 10, 1, "-", "tiaa"], [42, 10, 1, "-", "tile"], [42, 10, 1, "gdb-cmd-tile-apply-all", "tile apply all"], [42, 10, 1, "-", "watch"]], "chan_complete_transaction": [[56, 4, 1, "c.chan_complete_transaction", "__tc"]], "chan_free": [[56, 4, 1, "c.chan_free", "__c"]], "chan_in_buf_byte": [[56, 4, 1, "c.chan_in_buf_byte", "__buf"], [56, 4, 1, "c.chan_in_buf_byte", "__c"], [56, 4, 1, "c.chan_in_buf_byte", "__n"]], "chan_in_buf_word": [[56, 4, 1, "c.chan_in_buf_word", "__buf"], [56, 4, 1, "c.chan_in_buf_word", "__c"], [56, 4, 1, "c.chan_in_buf_word", "__n"]], "chan_in_byte": [[56, 4, 1, "c.chan_in_byte", "__c"]], "chan_in_word": [[56, 4, 1, "c.chan_in_word", "__c"]], "chan_init_transaction_master": [[56, 4, 1, "c.chan_init_transaction_master", "__c"]], "chan_init_transaction_slave": [[56, 4, 1, "c.chan_init_transaction_slave", "__c"]], "chan_out_buf_byte": [[56, 4, 1, "c.chan_out_buf_byte", "__buf"], [56, 4, 1, "c.chan_out_buf_byte", "__c"], [56, 4, 1, "c.chan_out_buf_byte", "__n"]], "chan_out_buf_word": [[56, 4, 1, "c.chan_out_buf_word", "__buf"], [56, 4, 1, "c.chan_out_buf_word", "__c"], [56, 4, 1, "c.chan_out_buf_word", "__n"]], "chan_out_byte": [[56, 4, 1, "c.chan_out_byte", "__c"], [56, 4, 1, "c.chan_out_byte", "__data"]], "chan_out_word": [[56, 4, 1, "c.chan_out_word", "__c"], [56, 4, 1, "c.chan_out_word", "__data"]], "chanend_check_control_token": [[56, 4, 1, "c.chanend_check_control_token", "__c"], [56, 4, 1, "c.chanend_check_control_token", "__ct"]], "chanend_check_end_token": [[56, 4, 1, "c.chanend_check_end_token", "__c"]], "chanend_free": [[56, 4, 1, "c.chanend_free", "__c"]], "chanend_get_dest": [[56, 4, 1, "c.chanend_get_dest", "__c"]], "chanend_get_network": [[56, 4, 1, "c.chanend_get_network", "__c"]], "chanend_in_byte": [[56, 4, 1, "c.chanend_in_byte", "__c"]], "chanend_in_control_token": [[56, 4, 1, "c.chanend_in_control_token", "__c"]], "chanend_in_word": [[56, 4, 1, "c.chanend_in_word", "__c"]], "chanend_out_byte": [[56, 4, 1, "c.chanend_out_byte", "__b"], [56, 4, 1, "c.chanend_out_byte", "__c"]], "chanend_out_control_token": [[56, 4, 1, "c.chanend_out_control_token", "__c"], [56, 4, 1, "c.chanend_out_control_token", "__ct"]], "chanend_out_end_token": [[56, 4, 1, "c.chanend_out_end_token", "__c"]], "chanend_out_word": [[56, 4, 1, "c.chanend_out_word", "__c"], [56, 4, 1, "c.chanend_out_word", "__w"]], "chanend_set_dest": [[56, 4, 1, "c.chanend_set_dest", "__c"], [56, 4, 1, "c.chanend_set_dest", "__dst"]], "chanend_set_network": [[56, 4, 1, "c.chanend_set_network", "__c"], [56, 4, 1, "c.chanend_set_network", "__net"]], "chanend_test_control_token_next_byte": [[56, 4, 1, "c.chanend_test_control_token_next_byte", "__c"]], "chanend_test_control_token_next_word": [[56, 4, 1, "c.chanend_test_control_token_next_word", "__c"]], "chanend_test_dest_local": [[56, 4, 1, "c.chanend_test_dest_local", "__c"]], "clock_disable": [[56, 4, 1, "c.clock_disable", "__clk"]], "clock_enable": [[56, 4, 1, "c.clock_enable", "__id"]], "clock_set_divide": [[56, 4, 1, "c.clock_set_divide", "__clk"], [56, 4, 1, "c.clock_set_divide", "__divide"]], "clock_set_ready_src": [[56, 4, 1, "c.clock_set_ready_src", "__clk"], [56, 4, 1, "c.clock_set_ready_src", "__ready_source"]], "clock_set_source_clk_ref": [[56, 4, 1, "c.clock_set_source_clk_ref", "__clk"]], "clock_set_source_clk_xcore": [[56, 4, 1, "c.clock_set_source_clk_xcore", "__clk"]], "clock_set_source_port": [[56, 4, 1, "c.clock_set_source_port", "__clk"], [56, 4, 1, "c.clock_set_source_port", "__p"]], "clock_start": [[56, 4, 1, "c.clock_start", "__clk"]], "clock_stop": [[56, 4, 1, "c.clock_stop", "__clk"]], "getps": [[61, 4, 1, "c.getps", "reg"]], "hwtimer_change_trigger_time": [[56, 4, 1, "c.hwtimer_change_trigger_time", "__t"], [56, 4, 1, "c.hwtimer_change_trigger_time", "__time"]], "hwtimer_clear_trigger_time": [[56, 4, 1, "c.hwtimer_clear_trigger_time", "__t"]], "hwtimer_delay": [[56, 4, 1, "c.hwtimer_delay", "__period"], [56, 4, 1, "c.hwtimer_delay", "__t"]], "hwtimer_free": [[56, 4, 1, "c.hwtimer_free", "__t"]], "hwtimer_get_time": [[56, 4, 1, "c.hwtimer_get_time", "__t"]], "hwtimer_get_trigger_time": [[56, 4, 1, "c.hwtimer_get_trigger_time", "__t"]], "hwtimer_set_trigger_time": [[56, 4, 1, "c.hwtimer_set_trigger_time", "__t"], [56, 4, 1, "c.hwtimer_set_trigger_time", "__time"]], "hwtimer_time_after": [[56, 4, 1, "c.hwtimer_time_after", "__a"], [56, 4, 1, "c.hwtimer_time_after", "__b"]], "hwtimer_wait_until": [[56, 4, 1, "c.hwtimer_wait_until", "__t"], [56, 4, 1, "c.hwtimer_wait_until", "__until"]], "libflash": [[57, 3, 1, "c.libflash.fl_command", "fl_command"], [57, 3, 1, "c.libflash.fl_connect", "fl_connect"], [57, 3, 1, "c.libflash.fl_connectToDevice", "fl_connectToDevice"], [57, 3, 1, "c.libflash.fl_copySpec", "fl_copySpec"], [57, 3, 1, "c.libflash.fl_deleteImage", "fl_deleteImage"], [57, 3, 1, "c.libflash.fl_disconnect", "fl_disconnect"], [57, 3, 1, "c.libflash.fl_eraseAllDataSectors", "fl_eraseAllDataSectors"], [57, 3, 1, "c.libflash.fl_eraseDataSector", "fl_eraseDataSector"], [57, 3, 1, "c.libflash.fl_getDataPartitionSize", "fl_getDataPartitionSize"], [57, 3, 1, "c.libflash.fl_getDataSectorSize", "fl_getDataSectorSize"], [57, 3, 1, "c.libflash.fl_getFactoryImage", "fl_getFactoryImage"], [57, 3, 1, "c.libflash.fl_getFlashSize", "fl_getFlashSize"], [57, 3, 1, "c.libflash.fl_getFlashType", "fl_getFlashType"], [57, 3, 1, "c.libflash.fl_getImageAddress", "fl_getImageAddress"], [57, 3, 1, "c.libflash.fl_getImageFormat", "fl_getImageFormat"], [57, 3, 1, "c.libflash.fl_getImageInfo", "fl_getImageInfo"], [57, 3, 1, "c.libflash.fl_getImageSize", "fl_getImageSize"], [57, 3, 1, "c.libflash.fl_getImageTag", "fl_getImageTag"], [57, 3, 1, "c.libflash.fl_getImageVersion", "fl_getImageVersion"], [57, 3, 1, "c.libflash.fl_getJedecId", "fl_getJedecId"], [57, 3, 1, "c.libflash.fl_getLibraryStatus", "fl_getLibraryStatus"], [57, 3, 1, "c.libflash.fl_getNextBootImage", "fl_getNextBootImage"], [57, 3, 1, "c.libflash.fl_getNumDataPages", "fl_getNumDataPages"], [57, 3, 1, "c.libflash.fl_getNumDataSectors", "fl_getNumDataSectors"], [57, 3, 1, "c.libflash.fl_getPageSize", "fl_getPageSize"], [57, 3, 1, "c.libflash.fl_getToolsMajor", "fl_getToolsMajor"], [57, 3, 1, "c.libflash.fl_getToolsMinor", "fl_getToolsMinor"], [57, 3, 1, "c.libflash.fl_getToolsPatch", "fl_getToolsPatch"], [57, 3, 1, "c.libflash.fl_getWriteScratchSize", "fl_getWriteScratchSize"], [57, 3, 1, "c.libflash.fl_readData", "fl_readData"], [57, 3, 1, "c.libflash.fl_readDataPage", "fl_readDataPage"], [57, 3, 1, "c.libflash.fl_readImagePage", "fl_readImagePage"], [57, 3, 1, "c.libflash.fl_startImageAdd", "fl_startImageAdd"], [57, 3, 1, "c.libflash.fl_startImageAddAt", "fl_startImageAddAt"], [57, 3, 1, "c.libflash.fl_startImageRead", "fl_startImageRead"], [57, 3, 1, "c.libflash.fl_startImageReplace", "fl_startImageReplace"], [57, 3, 1, "c.libflash.fl_writeData", "fl_writeData"], [57, 3, 1, "c.libflash.fl_writeDataPage", "fl_writeDataPage"], [57, 3, 1, "c.libflash.fl_writeImageEnd", "fl_writeImageEnd"], [57, 3, 1, "c.libflash.fl_writeImagePage", "fl_writeImagePage"]], "libflash.fl_command": [[57, 4, 1, "c.libflash.fl_command", "cmd"], [57, 4, 1, "c.libflash.fl_command", "input"], [57, 4, 1, "c.libflash.fl_command", "num_in"], [57, 4, 1, "c.libflash.fl_command", "num_out"], [57, 4, 1, "c.libflash.fl_command", "output"]], "libflash.fl_connect": [[57, 4, 1, "c.libflash.fl_connect", "SPI"]], "libflash.fl_connectToDevice": [[57, 4, 1, "c.libflash.fl_connectToDevice", "SPI"], [57, 4, 1, "c.libflash.fl_connectToDevice", "n"], [57, 4, 1, "c.libflash.fl_connectToDevice", "spec"]], "libflash.fl_copySpec": [[57, 4, 1, "c.libflash.fl_copySpec", "dest"]], "libflash.fl_deleteImage": [[57, 4, 1, "c.libflash.fl_deleteImage", "b"]], "libflash.fl_eraseDataSector": [[57, 4, 1, "c.libflash.fl_eraseDataSector", "n"]], "libflash.fl_getDataSectorSize": [[57, 4, 1, "c.libflash.fl_getDataSectorSize", "n"]], "libflash.fl_getFactoryImage": [[57, 4, 1, "c.libflash.fl_getFactoryImage", "bootImageInfo"]], "libflash.fl_getImageAddress": [[57, 4, 1, "c.libflash.fl_getImageAddress", "bootImageInfo"]], "libflash.fl_getImageFormat": [[57, 4, 1, "c.libflash.fl_getImageFormat", "bootImageInfo"]], "libflash.fl_getImageInfo": [[57, 4, 1, "c.libflash.fl_getImageInfo", "bootImageInfo"], [57, 4, 1, "c.libflash.fl_getImageInfo", "page"]], "libflash.fl_getImageSize": [[57, 4, 1, "c.libflash.fl_getImageSize", "bootImageInfo"]], "libflash.fl_getImageTag": [[57, 4, 1, "c.libflash.fl_getImageTag", "bootImageInfo"]], "libflash.fl_getImageVersion": [[57, 4, 1, "c.libflash.fl_getImageVersion", "bootImageInfo"]], "libflash.fl_getNextBootImage": [[57, 4, 1, "c.libflash.fl_getNextBootImage", "bootImageInfo"]], "libflash.fl_getToolsMajor": [[57, 4, 1, "c.libflash.fl_getToolsMajor", "bootImageInfo"]], "libflash.fl_getToolsMinor": [[57, 4, 1, "c.libflash.fl_getToolsMinor", "bootImageInfo"]], "libflash.fl_getToolsPatch": [[57, 4, 1, "c.libflash.fl_getToolsPatch", "bootImageInfo"]], "libflash.fl_getWriteScratchSize": [[57, 4, 1, "c.libflash.fl_getWriteScratchSize", "offset"], [57, 4, 1, "c.libflash.fl_getWriteScratchSize", "size"]], "libflash.fl_readData": [[57, 4, 1, "c.libflash.fl_readData", "dst"], [57, 4, 1, "c.libflash.fl_readData", "offset"], [57, 4, 1, "c.libflash.fl_readData", "size"]], "libflash.fl_readDataPage": [[57, 4, 1, "c.libflash.fl_readDataPage", "data"], [57, 4, 1, "c.libflash.fl_readDataPage", "n"]], "libflash.fl_readImagePage": [[57, 4, 1, "c.libflash.fl_readImagePage", "page"]], "libflash.fl_startImageAdd": [[57, 4, 1, "c.libflash.fl_startImageAdd", "maxsize"], [57, 4, 1, "c.libflash.fl_startImageAdd", "padding"]], "libflash.fl_startImageAddAt": [[57, 4, 1, "c.libflash.fl_startImageAddAt", "maxsize"], [57, 4, 1, "c.libflash.fl_startImageAddAt", "offset"]], "libflash.fl_startImageRead": [[57, 4, 1, "c.libflash.fl_startImageRead", "b"]], "libflash.fl_startImageReplace": [[57, 4, 1, "c.libflash.fl_startImageReplace", "maxsize"]], "libflash.fl_writeData": [[57, 4, 1, "c.libflash.fl_writeData", "buffer"], [57, 4, 1, "c.libflash.fl_writeData", "offset"], [57, 4, 1, "c.libflash.fl_writeData", "size"], [57, 4, 1, "c.libflash.fl_writeData", "src"]], "libflash.fl_writeDataPage": [[57, 4, 1, "c.libflash.fl_writeDataPage", "data"], [57, 4, 1, "c.libflash.fl_writeDataPage", "n"]], "libflash.fl_writeImagePage": [[57, 4, 1, "c.libflash.fl_writeImagePage", "page"]], "libquadflash": [[59, 3, 1, "c.libquadflash.fl_command", "fl_command"], [59, 3, 1, "c.libquadflash.fl_connect", "fl_connect"], [59, 3, 1, "c.libquadflash.fl_connectToDevice", "fl_connectToDevice"], [59, 3, 1, "c.libquadflash.fl_connectToDeviceLight", "fl_connectToDeviceLight"], [59, 3, 1, "c.libquadflash.fl_copySpec", "fl_copySpec"], [59, 3, 1, "c.libquadflash.fl_deleteImage", "fl_deleteImage"], [59, 3, 1, "c.libquadflash.fl_disconnect", "fl_disconnect"], [59, 3, 1, "c.libquadflash.fl_eraseAllDataSectors", "fl_eraseAllDataSectors"], [59, 3, 1, "c.libquadflash.fl_eraseDataSector", "fl_eraseDataSector"], [59, 3, 1, "c.libquadflash.fl_getDataPartitionSize", "fl_getDataPartitionSize"], [59, 3, 1, "c.libquadflash.fl_getDataSectorSize", "fl_getDataSectorSize"], [59, 3, 1, "c.libquadflash.fl_getFactoryImage", "fl_getFactoryImage"], [59, 3, 1, "c.libquadflash.fl_getFlashSize", "fl_getFlashSize"], [59, 3, 1, "c.libquadflash.fl_getImageAddress", "fl_getImageAddress"], [59, 3, 1, "c.libquadflash.fl_getImageFormat", "fl_getImageFormat"], [59, 3, 1, "c.libquadflash.fl_getImageInfo", "fl_getImageInfo"], [59, 3, 1, "c.libquadflash.fl_getImageSize", "fl_getImageSize"], [59, 3, 1, "c.libquadflash.fl_getImageTag", "fl_getImageTag"], [59, 3, 1, "c.libquadflash.fl_getImageVersion", "fl_getImageVersion"], [59, 3, 1, "c.libquadflash.fl_getJedecId", "fl_getJedecId"], [59, 3, 1, "c.libquadflash.fl_getLibraryStatus", "fl_getLibraryStatus"], [59, 3, 1, "c.libquadflash.fl_getNextBootImage", "fl_getNextBootImage"], [59, 3, 1, "c.libquadflash.fl_getNumDataPages", "fl_getNumDataPages"], [59, 3, 1, "c.libquadflash.fl_getNumDataSectors", "fl_getNumDataSectors"], [59, 3, 1, "c.libquadflash.fl_getPageSize", "fl_getPageSize"], [59, 3, 1, "c.libquadflash.fl_getToolsMajor", "fl_getToolsMajor"], [59, 3, 1, "c.libquadflash.fl_getToolsMinor", "fl_getToolsMinor"], [59, 3, 1, "c.libquadflash.fl_getToolsPatch", "fl_getToolsPatch"], [59, 3, 1, "c.libquadflash.fl_getWriteScratchSize", "fl_getWriteScratchSize"], [59, 3, 1, "c.libquadflash.fl_readData", "fl_readData"], [59, 3, 1, "c.libquadflash.fl_readDataPage", "fl_readDataPage"], [59, 3, 1, "c.libquadflash.fl_readImagePage", "fl_readImagePage"], [59, 3, 1, "c.libquadflash.fl_startImageAdd", "fl_startImageAdd"], [59, 3, 1, "c.libquadflash.fl_startImageAddAt", "fl_startImageAddAt"], [59, 3, 1, "c.libquadflash.fl_startImageRead", "fl_startImageRead"], [59, 3, 1, "c.libquadflash.fl_startImageReplace", "fl_startImageReplace"], [59, 3, 1, "c.libquadflash.fl_writeData", "fl_writeData"], [59, 3, 1, "c.libquadflash.fl_writeDataPage", "fl_writeDataPage"], [59, 3, 1, "c.libquadflash.fl_writeImageEnd", "fl_writeImageEnd"], [59, 3, 1, "c.libquadflash.fl_writeImagePage", "fl_writeImagePage"]], "libquadflash.fl_command": [[59, 4, 1, "c.libquadflash.fl_command", "cmd"], [59, 4, 1, "c.libquadflash.fl_command", "input"], [59, 4, 1, "c.libquadflash.fl_command", "num_in"], [59, 4, 1, "c.libquadflash.fl_command", "num_out"], [59, 4, 1, "c.libquadflash.fl_command", "output"]], "libquadflash.fl_connect": [[59, 4, 1, "c.libquadflash.fl_connect", "SPI"]], "libquadflash.fl_connectToDevice": [[59, 4, 1, "c.libquadflash.fl_connectToDevice", "SPI"], [59, 4, 1, "c.libquadflash.fl_connectToDevice", "n"], [59, 4, 1, "c.libquadflash.fl_connectToDevice", "spec"]], "libquadflash.fl_connectToDeviceLight": [[59, 4, 1, "c.libquadflash.fl_connectToDeviceLight", "SPI"], [59, 4, 1, "c.libquadflash.fl_connectToDeviceLight", "n"], [59, 4, 1, "c.libquadflash.fl_connectToDeviceLight", "spec"]], "libquadflash.fl_copySpec": [[59, 4, 1, "c.libquadflash.fl_copySpec", "dest"]], "libquadflash.fl_deleteImage": [[59, 4, 1, "c.libquadflash.fl_deleteImage", "b"]], "libquadflash.fl_eraseDataSector": [[59, 4, 1, "c.libquadflash.fl_eraseDataSector", "n"]], "libquadflash.fl_getDataSectorSize": [[59, 4, 1, "c.libquadflash.fl_getDataSectorSize", "n"]], "libquadflash.fl_getFactoryImage": [[59, 4, 1, "c.libquadflash.fl_getFactoryImage", "bootImageInfo"]], "libquadflash.fl_getImageAddress": [[59, 4, 1, "c.libquadflash.fl_getImageAddress", "bootImageInfo"]], "libquadflash.fl_getImageFormat": [[59, 4, 1, "c.libquadflash.fl_getImageFormat", "bootImageInfo"]], "libquadflash.fl_getImageInfo": [[59, 4, 1, "c.libquadflash.fl_getImageInfo", "bootImageInfo"], [59, 4, 1, "c.libquadflash.fl_getImageInfo", "page"]], "libquadflash.fl_getImageSize": [[59, 4, 1, "c.libquadflash.fl_getImageSize", "bootImageInfo"]], "libquadflash.fl_getImageTag": [[59, 4, 1, "c.libquadflash.fl_getImageTag", "bootImageInfo"]], "libquadflash.fl_getImageVersion": [[59, 4, 1, "c.libquadflash.fl_getImageVersion", "bootImageInfo"]], "libquadflash.fl_getNextBootImage": [[59, 4, 1, "c.libquadflash.fl_getNextBootImage", "bootImageInfo"]], "libquadflash.fl_getToolsMajor": [[59, 4, 1, "c.libquadflash.fl_getToolsMajor", "bootImageInfo"]], "libquadflash.fl_getToolsMinor": [[59, 4, 1, "c.libquadflash.fl_getToolsMinor", "bootImageInfo"]], "libquadflash.fl_getToolsPatch": [[59, 4, 1, "c.libquadflash.fl_getToolsPatch", "bootImageInfo"]], "libquadflash.fl_getWriteScratchSize": [[59, 4, 1, "c.libquadflash.fl_getWriteScratchSize", "offset"], [59, 4, 1, "c.libquadflash.fl_getWriteScratchSize", "size"]], "libquadflash.fl_readData": [[59, 4, 1, "c.libquadflash.fl_readData", "dst"], [59, 4, 1, "c.libquadflash.fl_readData", "offset"], [59, 4, 1, "c.libquadflash.fl_readData", "size"]], "libquadflash.fl_readDataPage": [[59, 4, 1, "c.libquadflash.fl_readDataPage", "data"], [59, 4, 1, "c.libquadflash.fl_readDataPage", "n"]], "libquadflash.fl_readImagePage": [[59, 4, 1, "c.libquadflash.fl_readImagePage", "page"]], "libquadflash.fl_startImageAdd": [[59, 4, 1, "c.libquadflash.fl_startImageAdd", "maxsize"], [59, 4, 1, "c.libquadflash.fl_startImageAdd", "padding"]], "libquadflash.fl_startImageAddAt": [[59, 4, 1, "c.libquadflash.fl_startImageAddAt", "maxsize"], [59, 4, 1, "c.libquadflash.fl_startImageAddAt", "offset"]], "libquadflash.fl_startImageRead": [[59, 4, 1, "c.libquadflash.fl_startImageRead", "b"]], "libquadflash.fl_startImageReplace": [[59, 4, 1, "c.libquadflash.fl_startImageReplace", "maxsize"]], "libquadflash.fl_writeData": [[59, 4, 1, "c.libquadflash.fl_writeData", "buffer"], [59, 4, 1, "c.libquadflash.fl_writeData", "offset"], [59, 4, 1, "c.libquadflash.fl_writeData", "size"], [59, 4, 1, "c.libquadflash.fl_writeData", "src"]], "libquadflash.fl_writeDataPage": [[59, 4, 1, "c.libquadflash.fl_writeDataPage", "data"], [59, 4, 1, "c.libquadflash.fl_writeDataPage", "n"]], "libquadflash.fl_writeImagePage": [[59, 4, 1, "c.libquadflash.fl_writeImagePage", "page"]], "local_thread_mode_clear_bits": [[56, 4, 1, "c.local_thread_mode_clear_bits", "__mode"]], "local_thread_mode_set_bits": [[56, 4, 1, "c.local_thread_mode_set_bits", "__mode"]], "lock_acquire": [[56, 4, 1, "c.lock_acquire", "__l"]], "lock_free": [[56, 4, 1, "c.lock_free", "__l"]], "lock_release": [[56, 4, 1, "c.lock_release", "__l"]], "minicache_prefetch": [[56, 4, 1, "c.minicache_prefetch", "__address"]], "otp_program": [[55, 4, 1, "c.otp_program", "address"], [55, 4, 1, "c.otp_program", "data"], [55, 4, 1, "c.otp_program", "size"]], "otp_program_differential": [[55, 4, 1, "c.otp_program_differential", "address"], [55, 4, 1, "c.otp_program_differential", "data"], [55, 4, 1, "c.otp_program_differential", "size"]], "otp_program_differential_no_repair": [[55, 4, 1, "c.otp_program_differential_no_repair", "address"], [55, 4, 1, "c.otp_program_differential_no_repair", "data"], [55, 4, 1, "c.otp_program_differential_no_repair", "failmap"], [55, 4, 1, "c.otp_program_differential_no_repair", "size"]], "otp_program_no_repair": [[55, 4, 1, "c.otp_program_no_repair", "address"], [55, 4, 1, "c.otp_program_no_repair", "data"], [55, 4, 1, "c.otp_program_no_repair", "failmap"], [55, 4, 1, "c.otp_program_no_repair", "size"]], "otp_program_secure_config_register": [[55, 4, 1, "c.otp_program_secure_config_register", "data"]], "otp_program_special_register": [[55, 4, 1, "c.otp_program_special_register", "data"]], "otp_read": [[55, 4, 1, "c.otp_read", "address"], [55, 4, 1, "c.otp_read", "data"], [55, 4, 1, "c.otp_read", "size"]], "otp_read_differential": [[55, 4, 1, "c.otp_read_differential", "address"], [55, 4, 1, "c.otp_read_differential", "data"], [55, 4, 1, "c.otp_read_differential", "size"]], "otpprogram_writeword_norepair": [[55, 4, 1, "c.otpprogram_writeword_norepair", "address"], [55, 4, 1, "c.otpprogram_writeword_norepair", "data"]], "par_jobs_synchronize": [[56, 4, 1, "c.par_jobs_synchronize", "__s"]], "port_clear_buffer": [[56, 4, 1, "c.port_clear_buffer", "__p"]], "port_clear_trigger_in": [[56, 4, 1, "c.port_clear_trigger_in", "__p"]], "port_clear_trigger_time": [[56, 4, 1, "c.port_clear_trigger_time", "__p"]], "port_disable": [[56, 4, 1, "c.port_disable", "__p"]], "port_enable": [[56, 4, 1, "c.port_enable", "__p"]], "port_endin": [[56, 4, 1, "c.port_endin", "__p"]], "port_force_input": [[56, 4, 1, "c.port_force_input", "__data"], [56, 4, 1, "c.port_force_input", "__p"]], "port_get_trigger_time": [[56, 4, 1, "c.port_get_trigger_time", "__p"]], "port_in": [[56, 4, 1, "c.port_in", "__p"]], "port_in_at_time": [[56, 4, 1, "c.port_in_at_time", "__p"], [56, 4, 1, "c.port_in_at_time", "__t"]], "port_in_shift_right": [[56, 4, 1, "c.port_in_shift_right", "__data"], [56, 4, 1, "c.port_in_shift_right", "__p"]], "port_in_shift_right_at_time": [[56, 4, 1, "c.port_in_shift_right_at_time", "__data"], [56, 4, 1, "c.port_in_shift_right_at_time", "__p"], [56, 4, 1, "c.port_in_shift_right_at_time", "__t"]], "port_in_shift_right_when_pinseq": [[56, 4, 1, "c.port_in_shift_right_when_pinseq", "__data"], [56, 4, 1, "c.port_in_shift_right_when_pinseq", "__p"], [56, 4, 1, "c.port_in_shift_right_when_pinseq", "__pt"], [56, 4, 1, "c.port_in_shift_right_when_pinseq", "__value"]], "port_in_shift_right_when_pinsneq": [[56, 4, 1, "c.port_in_shift_right_when_pinsneq", "__data"], [56, 4, 1, "c.port_in_shift_right_when_pinsneq", "__p"], [56, 4, 1, "c.port_in_shift_right_when_pinsneq", "__pt"], [56, 4, 1, "c.port_in_shift_right_when_pinsneq", "__value"]], "port_in_when_pinseq": [[56, 4, 1, "c.port_in_when_pinseq", "__p"], [56, 4, 1, "c.port_in_when_pinseq", "__pt"], [56, 4, 1, "c.port_in_when_pinseq", "__value"]], "port_in_when_pinsneq": [[56, 4, 1, "c.port_in_when_pinsneq", "__p"], [56, 4, 1, "c.port_in_when_pinsneq", "__pt"], [56, 4, 1, "c.port_in_when_pinsneq", "__value"]], "port_out": [[56, 4, 1, "c.port_out", "__data"], [56, 4, 1, "c.port_out", "__p"]], "port_out_at_time": [[56, 4, 1, "c.port_out_at_time", "__data"], [56, 4, 1, "c.port_out_at_time", "__p"], [56, 4, 1, "c.port_out_at_time", "__t"]], "port_out_part_word": [[56, 4, 1, "c.port_out_part_word", "__bitp"], [56, 4, 1, "c.port_out_part_word", "__d"], [56, 4, 1, "c.port_out_part_word", "__p"]], "port_out_shift_right": [[56, 4, 1, "c.port_out_shift_right", "__data"], [56, 4, 1, "c.port_out_shift_right", "__p"]], "port_out_shift_right_at_time": [[56, 4, 1, "c.port_out_shift_right_at_time", "__data"], [56, 4, 1, "c.port_out_shift_right_at_time", "__p"], [56, 4, 1, "c.port_out_shift_right_at_time", "__t"]], "port_peek": [[56, 4, 1, "c.port_peek", "__p"]], "port_protocol_in_handshake": [[56, 4, 1, "c.port_protocol_in_handshake", "__clk"], [56, 4, 1, "c.port_protocol_in_handshake", "__p"], [56, 4, 1, "c.port_protocol_in_handshake", "__readyin"], [56, 4, 1, "c.port_protocol_in_handshake", "__readyout"]], "port_protocol_in_strobed_master": [[56, 4, 1, "c.port_protocol_in_strobed_master", "__clk"], [56, 4, 1, "c.port_protocol_in_strobed_master", "__p"], [56, 4, 1, "c.port_protocol_in_strobed_master", "__readyout"]], "port_protocol_in_strobed_slave": [[56, 4, 1, "c.port_protocol_in_strobed_slave", "__clk"], [56, 4, 1, "c.port_protocol_in_strobed_slave", "__p"], [56, 4, 1, "c.port_protocol_in_strobed_slave", "__readyin"]], "port_protocol_out_handshake": [[56, 4, 1, "c.port_protocol_out_handshake", "__clk"], [56, 4, 1, "c.port_protocol_out_handshake", "__initial"], [56, 4, 1, "c.port_protocol_out_handshake", "__p"], [56, 4, 1, "c.port_protocol_out_handshake", "__readyin"], [56, 4, 1, "c.port_protocol_out_handshake", "__readyout"]], "port_protocol_out_strobed_master": [[56, 4, 1, "c.port_protocol_out_strobed_master", "__clk"], [56, 4, 1, "c.port_protocol_out_strobed_master", "__initial"], [56, 4, 1, "c.port_protocol_out_strobed_master", "__p"], [56, 4, 1, "c.port_protocol_out_strobed_master", "__readyout"]], "port_protocol_out_strobed_slave": [[56, 4, 1, "c.port_protocol_out_strobed_slave", "__clk"], [56, 4, 1, "c.port_protocol_out_strobed_slave", "__initial"], [56, 4, 1, "c.port_protocol_out_strobed_slave", "__p"], [56, 4, 1, "c.port_protocol_out_strobed_slave", "__readyin"]], "port_reset": [[56, 4, 1, "c.port_reset", "__p"]], "port_set_buffered": [[56, 4, 1, "c.port_set_buffered", "__p"]], "port_set_clock": [[56, 4, 1, "c.port_set_clock", "__clk"], [56, 4, 1, "c.port_set_clock", "__p"]], "port_set_inout_data": [[56, 4, 1, "c.port_set_inout_data", "__p"]], "port_set_invert": [[56, 4, 1, "c.port_set_invert", "__p"]], "port_set_master": [[56, 4, 1, "c.port_set_master", "__p"]], "port_set_no_invert": [[56, 4, 1, "c.port_set_no_invert", "__p"]], "port_set_no_ready": [[56, 4, 1, "c.port_set_no_ready", "__p"]], "port_set_out_clock": [[56, 4, 1, "c.port_set_out_clock", "__p"]], "port_set_out_ready": [[56, 4, 1, "c.port_set_out_ready", "__p"], [56, 4, 1, "c.port_set_out_ready", "__ready_source"]], "port_set_ready_handshake": [[56, 4, 1, "c.port_set_ready_handshake", "__p"]], "port_set_ready_strobed": [[56, 4, 1, "c.port_set_ready_strobed", "__p"]], "port_set_sample_falling_edge": [[56, 4, 1, "c.port_set_sample_falling_edge", "__p"]], "port_set_sample_rising_edge": [[56, 4, 1, "c.port_set_sample_rising_edge", "__p"]], "port_set_shift_count": [[56, 4, 1, "c.port_set_shift_count", "__p"], [56, 4, 1, "c.port_set_shift_count", "__sc"]], "port_set_slave": [[56, 4, 1, "c.port_set_slave", "__p"]], "port_set_transfer_width": [[56, 4, 1, "c.port_set_transfer_width", "__p"], [56, 4, 1, "c.port_set_transfer_width", "__transfer_width"]], "port_set_trigger_in_equal": [[56, 4, 1, "c.port_set_trigger_in_equal", "__p"], [56, 4, 1, "c.port_set_trigger_in_equal", "__v"]], "port_set_trigger_in_not_equal": [[56, 4, 1, "c.port_set_trigger_in_not_equal", "__p"], [56, 4, 1, "c.port_set_trigger_in_not_equal", "__v"]], "port_set_trigger_time": [[56, 4, 1, "c.port_set_trigger_time", "__p"], [56, 4, 1, "c.port_set_trigger_time", "__t"]], "port_set_trigger_value": [[56, 4, 1, "c.port_set_trigger_value", "__p"], [56, 4, 1, "c.port_set_trigger_value", "__value"]], "port_set_unbuffered": [[56, 4, 1, "c.port_set_unbuffered", "__p"]], "port_start_buffered": [[56, 4, 1, "c.port_start_buffered", "__p"], [56, 4, 1, "c.port_start_buffered", "__transfer_width"]], "port_sync": [[56, 4, 1, "c.port_sync", "__p"]], "port_time_after": [[56, 4, 1, "c.port_time_after", "__a"], [56, 4, 1, "c.port_time_after", "__b"]], "port_type_t": [[56, 2, 1, "c.port_type_t.PORT_BUFFERED", "PORT_BUFFERED"], [56, 2, 1, "c.port_type_t.PORT_UNBUFFERED", "PORT_UNBUFFERED"]], "port_write_control_word": [[56, 4, 1, "c.port_write_control_word", "__p"], [56, 4, 1, "c.port_write_control_word", "__word"]], "read_pswitch_reg": [[61, 4, 1, "c.read_pswitch_reg", "data"], [61, 4, 1, "c.read_pswitch_reg", "reg"], [61, 4, 1, "c.read_pswitch_reg", "tileid"]], "read_sswitch_reg": [[61, 4, 1, "c.read_sswitch_reg", "data"], [61, 4, 1, "c.read_sswitch_reg", "reg"], [61, 4, 1, "c.read_sswitch_reg", "tileid"]], "run_async": [[56, 4, 1, "c.run_async", "__argument"], [56, 4, 1, "c.run_async", "__func"], [56, 4, 1, "c.run_async", "__stack_base"]], "s_chan_free": [[56, 4, 1, "c.s_chan_free", "__c"]], "s_chan_in_buf_byte": [[56, 4, 1, "c.s_chan_in_buf_byte", "__buf"], [56, 4, 1, "c.s_chan_in_buf_byte", "__c"], [56, 4, 1, "c.s_chan_in_buf_byte", "__n"]], "s_chan_in_buf_word": [[56, 4, 1, "c.s_chan_in_buf_word", "__buf"], [56, 4, 1, "c.s_chan_in_buf_word", "__c"], [56, 4, 1, "c.s_chan_in_buf_word", "__n"]], "s_chan_in_byte": [[56, 4, 1, "c.s_chan_in_byte", "__c"]], "s_chan_in_word": [[56, 4, 1, "c.s_chan_in_word", "__c"]], "s_chan_out_buf_byte": [[56, 4, 1, "c.s_chan_out_buf_byte", "__buf"], [56, 4, 1, "c.s_chan_out_buf_byte", "__c"], [56, 4, 1, "c.s_chan_out_buf_byte", "__n"]], "s_chan_out_buf_word": [[56, 4, 1, "c.s_chan_out_buf_word", "__buf"], [56, 4, 1, "c.s_chan_out_buf_word", "__c"], [56, 4, 1, "c.s_chan_out_buf_word", "__n"]], "s_chan_out_byte": [[56, 4, 1, "c.s_chan_out_byte", "__c"], [56, 4, 1, "c.s_chan_out_byte", "__data"]], "s_chan_out_word": [[56, 4, 1, "c.s_chan_out_word", "__c"], [56, 4, 1, "c.s_chan_out_word", "__data"]], "setps": [[61, 4, 1, "c.setps", "reg"], [61, 4, 1, "c.setps", "value"]], "stack_base": [[56, 4, 1, "c.stack_base", "__mem_base"], [56, 4, 1, "c.stack_base", "__words"]], "streaming_channel_t": [[56, 7, 1, "c.streaming_channel_t.end_a", "end_a"], [56, 7, 1, "c.streaming_channel_t.end_b", "end_b"]], "swmem_evict_free": [[56, 4, 1, "c.swmem_evict_free", "__r"]], "swmem_evict_get_dirty_mask": [[56, 4, 1, "c.swmem_evict_get_dirty_mask", "__r"], [56, 4, 1, "c.swmem_evict_get_dirty_mask", "__slot"]], "swmem_evict_in_address": [[56, 4, 1, "c.swmem_evict_in_address", "__r"]], "swmem_evict_read_word": [[56, 4, 1, "c.swmem_evict_read_word", "__r"], [56, 4, 1, "c.swmem_evict_read_word", "__slot"], [56, 4, 1, "c.swmem_evict_read_word", "__word_index"]], "swmem_evict_read_word_done": [[56, 4, 1, "c.swmem_evict_read_word_done", "__r"], [56, 4, 1, "c.swmem_evict_read_word_done", "__slot"]], "swmem_evict_to_buffer": [[56, 4, 1, "c.swmem_evict_to_buffer", "__buf"], [56, 4, 1, "c.swmem_evict_to_buffer", "__r"], [56, 4, 1, "c.swmem_evict_to_buffer", "__slot"]], "swmem_fill_free": [[56, 4, 1, "c.swmem_fill_free", "__r"]], "swmem_fill_in_address": [[56, 4, 1, "c.swmem_fill_in_address", "__r"]], "swmem_fill_populate_from_buffer": [[56, 4, 1, "c.swmem_fill_populate_from_buffer", "__r"], [56, 4, 1, "c.swmem_fill_populate_from_buffer", "__slot"], [56, 4, 1, "c.swmem_fill_populate_from_buffer", "__source"]], "swmem_fill_populate_word": [[56, 4, 1, "c.swmem_fill_populate_word", "__r"], [56, 4, 1, "c.swmem_fill_populate_word", "__slot"], [56, 4, 1, "c.swmem_fill_populate_word", "__value"], [56, 4, 1, "c.swmem_fill_populate_word", "__word_index"]], "swmem_fill_populate_word_done": [[56, 4, 1, "c.swmem_fill_populate_word_done", "__r"], [56, 4, 1, "c.swmem_fill_populate_word_done", "__slot"]], "t_chan_in_buf_byte": [[56, 4, 1, "c.t_chan_in_buf_byte", "__buf"], [56, 4, 1, "c.t_chan_in_buf_byte", "__n"], [56, 4, 1, "c.t_chan_in_buf_byte", "__tc"]], "t_chan_in_buf_word": [[56, 4, 1, "c.t_chan_in_buf_word", "__buf"], [56, 4, 1, "c.t_chan_in_buf_word", "__n"], [56, 4, 1, "c.t_chan_in_buf_word", "__tc"]], "t_chan_in_byte": [[56, 4, 1, "c.t_chan_in_byte", "__tc"]], "t_chan_in_word": [[56, 4, 1, "c.t_chan_in_word", "__tc"]], "t_chan_out_buf_byte": [[56, 4, 1, "c.t_chan_out_buf_byte", "__buf"], [56, 4, 1, "c.t_chan_out_buf_byte", "__n"], [56, 4, 1, "c.t_chan_out_buf_byte", "__tc"]], "t_chan_out_buf_word": [[56, 4, 1, "c.t_chan_out_buf_word", "__buf"], [56, 4, 1, "c.t_chan_out_buf_word", "__n"], [56, 4, 1, "c.t_chan_out_buf_word", "__tc"]], "t_chan_out_byte": [[56, 4, 1, "c.t_chan_out_byte", "__data"], [56, 4, 1, "c.t_chan_out_byte", "__tc"]], "t_chan_out_word": [[56, 4, 1, "c.t_chan_out_word", "__data"], [56, 4, 1, "c.t_chan_out_word", "__tc"]], "thread_group_add": [[56, 4, 1, "c.thread_group_add", "__argument"], [56, 4, 1, "c.thread_group_add", "__func"], [56, 4, 1, "c.thread_group_add", "__group"], [56, 4, 1, "c.thread_group_add", "__stack_base"]], "thread_group_free": [[56, 4, 1, "c.thread_group_free", "__group"]], "thread_group_start": [[56, 4, 1, "c.thread_group_start", "__group"]], "thread_group_try_add": [[56, 4, 1, "c.thread_group_try_add", "__argument"], [56, 4, 1, "c.thread_group_try_add", "__func"], [56, 4, 1, "c.thread_group_try_add", "__group"], [56, 4, 1, "c.thread_group_try_add", "__stack_base"]], "thread_group_wait": [[56, 4, 1, "c.thread_group_wait", "__group"]], "thread_group_wait_and_free": [[56, 4, 1, "c.thread_group_wait_and_free", "__group"]], "thread_mode_t": [[56, 2, 1, "c.thread_mode_t.thread_mode_fast", "thread_mode_fast"], [56, 2, 1, "c.thread_mode_t.thread_mode_high_priority", "thread_mode_high_priority"]], "triggerable_disable_trigger": [[56, 4, 1, "c.triggerable_disable_trigger", "__res"]], "triggerable_enable_trigger": [[56, 4, 1, "c.triggerable_enable_trigger", "__res"]], "triggerable_set_trigger_enabled": [[56, 4, 1, "c.triggerable_set_trigger_enabled", "__enabled"], [56, 4, 1, "c.triggerable_set_trigger_enabled", "__res"]], "triggerable_setup_interrupt_callback": [[56, 4, 1, "c.triggerable_setup_interrupt_callback", "__data"], [56, 4, 1, "c.triggerable_setup_interrupt_callback", "__func"], [56, 4, 1, "c.triggerable_setup_interrupt_callback", "__res"]], "write_pswitch_reg": [[61, 4, 1, "c.write_pswitch_reg", "data"], [61, 4, 1, "c.write_pswitch_reg", "reg"], [61, 4, 1, "c.write_pswitch_reg", "tileid"]], "write_pswitch_reg_no_ack": [[61, 4, 1, "c.write_pswitch_reg_no_ack", "data"], [61, 4, 1, "c.write_pswitch_reg_no_ack", "reg"], [61, 4, 1, "c.write_pswitch_reg_no_ack", "tileid"]], "write_sswitch_reg": [[61, 4, 1, "c.write_sswitch_reg", "data"], [61, 4, 1, "c.write_sswitch_reg", "reg"], [61, 4, 1, "c.write_sswitch_reg", "tileid"]], "write_sswitch_reg_no_ack": [[61, 4, 1, "c.write_sswitch_reg_no_ack", "data"], [61, 4, 1, "c.write_sswitch_reg_no_ack", "reg"], [61, 4, 1, "c.write_sswitch_reg_no_ack", "tileid"]], "xs2a": [[62, 0, 1, "c.xs2a.XS1_ACK_TOKEN", "XS1_ACK_TOKEN"], [62, 0, 1, "c.xs2a.XS1_ALL_BITS", "XS1_ALL_BITS"], [62, 0, 1, "c.xs2a.XS1_ALL_BITS_MASK", "XS1_ALL_BITS_MASK"], [62, 0, 1, "c.xs2a.XS1_ALL_BITS_SET", "XS1_ALL_BITS_SET"], [62, 0, 1, "c.xs2a.XS1_ALL_BITS_SHIFT", "XS1_ALL_BITS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_ALL_BITS_SIZE", "XS1_ALL_BITS_SIZE"], [62, 0, 1, "c.xs2a.XS1_ARG0_REG", "XS1_ARG0_REG"], [62, 0, 1, "c.xs2a.XS1_ARG1_REG", "XS1_ARG1_REG"], [62, 0, 1, "c.xs2a.XS1_ARG2_REG", "XS1_ARG2_REG"], [62, 0, 1, "c.xs2a.XS1_ARG3_REG", "XS1_ARG3_REG"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_MASK", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SET", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SHIFT", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SIZE", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SIZE"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM", "XS1_BOOT_CONFIG_BOOT_FROM_RAM"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_MASK", "XS1_BOOT_CONFIG_BOOT_FROM_RAM_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SET", "XS1_BOOT_CONFIG_BOOT_FROM_RAM_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SHIFT", "XS1_BOOT_CONFIG_BOOT_FROM_RAM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SIZE", "XS1_BOOT_CONFIG_BOOT_FROM_RAM_SIZE"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_MASK", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SET", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SHIFT", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SIZE", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SIZE"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_MASK", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SET", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SHIFT", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SIZE", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SIZE"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS", "XS1_BOOT_CONFIG_PLL_MODE_PINS"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS_MASK", "XS1_BOOT_CONFIG_PLL_MODE_PINS_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SET", "XS1_BOOT_CONFIG_PLL_MODE_PINS_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SHIFT", "XS1_BOOT_CONFIG_PLL_MODE_PINS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SIZE", "XS1_BOOT_CONFIG_PLL_MODE_PINS_SIZE"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR", "XS1_BOOT_CONFIG_PROCESSOR"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR_MASK", "XS1_BOOT_CONFIG_PROCESSOR_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR_SET", "XS1_BOOT_CONFIG_PROCESSOR_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR_SHIFT", "XS1_BOOT_CONFIG_PROCESSOR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR_SIZE", "XS1_BOOT_CONFIG_PROCESSOR_SIZE"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT", "XS1_BOOT_CONFIG_SECURE_BOOT"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT_MASK", "XS1_BOOT_CONFIG_SECURE_BOOT_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT_SET", "XS1_BOOT_CONFIG_SECURE_BOOT_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT_SHIFT", "XS1_BOOT_CONFIG_SECURE_BOOT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT_SIZE", "XS1_BOOT_CONFIG_SECURE_BOOT_SIZE"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_BITS", "XS1_BOOT_STATUS_BITS"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_BITS_MASK", "XS1_BOOT_STATUS_BITS_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_BITS_SET", "XS1_BOOT_STATUS_BITS_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_BITS_SHIFT", "XS1_BOOT_STATUS_BITS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_BITS_SIZE", "XS1_BOOT_STATUS_BITS_SIZE"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_LEDS", "XS1_BOOT_STATUS_LEDS"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_LEDS_MASK", "XS1_BOOT_STATUS_LEDS_MASK"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_LEDS_SET", "XS1_BOOT_STATUS_LEDS_SET"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_LEDS_SHIFT", "XS1_BOOT_STATUS_LEDS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BOOT_STATUS_LEDS_SIZE", "XS1_BOOT_STATUS_LEDS_SIZE"], [62, 0, 1, "c.xs2a.XS1_BRK_ENABLE", "XS1_BRK_ENABLE"], [62, 0, 1, "c.xs2a.XS1_BRK_ENABLE_MASK", "XS1_BRK_ENABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_BRK_ENABLE_SET", "XS1_BRK_ENABLE_SET"], [62, 0, 1, "c.xs2a.XS1_BRK_ENABLE_SHIFT", "XS1_BRK_ENABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BRK_ENABLE_SIZE", "XS1_BRK_ENABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_BRK_LOAD", "XS1_BRK_LOAD"], [62, 0, 1, "c.xs2a.XS1_BRK_LOAD_MASK", "XS1_BRK_LOAD_MASK"], [62, 0, 1, "c.xs2a.XS1_BRK_LOAD_SET", "XS1_BRK_LOAD_SET"], [62, 0, 1, "c.xs2a.XS1_BRK_LOAD_SHIFT", "XS1_BRK_LOAD_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BRK_LOAD_SIZE", "XS1_BRK_LOAD_SIZE"], [62, 0, 1, "c.xs2a.XS1_BRK_THREADS", "XS1_BRK_THREADS"], [62, 0, 1, "c.xs2a.XS1_BRK_THREADS_MASK", "XS1_BRK_THREADS_MASK"], [62, 0, 1, "c.xs2a.XS1_BRK_THREADS_SET", "XS1_BRK_THREADS_SET"], [62, 0, 1, "c.xs2a.XS1_BRK_THREADS_SHIFT", "XS1_BRK_THREADS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_BRK_THREADS_SIZE", "XS1_BRK_THREADS_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID", "XS1_CHANEND_CTRL0_EV_VALID"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID_MASK", "XS1_CHANEND_CTRL0_EV_VALID_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID_SET", "XS1_CHANEND_CTRL0_EV_VALID_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID_SHIFT", "XS1_CHANEND_CTRL0_EV_VALID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID_SIZE", "XS1_CHANEND_CTRL0_EV_VALID_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED", "XS1_CHANEND_CTRL0_IE_ENABLED"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED_MASK", "XS1_CHANEND_CTRL0_IE_ENABLED_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED_SET", "XS1_CHANEND_CTRL0_IE_ENABLED_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED_SHIFT", "XS1_CHANEND_CTRL0_IE_ENABLED_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED_SIZE", "XS1_CHANEND_CTRL0_IE_ENABLED_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE", "XS1_CHANEND_CTRL0_IE_MODE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE_MASK", "XS1_CHANEND_CTRL0_IE_MODE_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE_SET", "XS1_CHANEND_CTRL0_IE_MODE_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE_SHIFT", "XS1_CHANEND_CTRL0_IE_MODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE_SIZE", "XS1_CHANEND_CTRL0_IE_MODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_INUSE", "XS1_CHANEND_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_INUSE_MASK", "XS1_CHANEND_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_INUSE_SET", "XS1_CHANEND_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_INUSE_SHIFT", "XS1_CHANEND_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_INUSE_SIZE", "XS1_CHANEND_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY", "XS1_CHANEND_CTRL0_IN_READY"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY_MASK", "XS1_CHANEND_CTRL0_IN_READY_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY_SET", "XS1_CHANEND_CTRL0_IN_READY_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY_SHIFT", "XS1_CHANEND_CTRL0_IN_READY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY_SIZE", "XS1_CHANEND_CTRL0_IN_READY_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM", "XS1_CHANEND_CTRL0_IN_T_NUM"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM_MASK", "XS1_CHANEND_CTRL0_IN_T_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM_SET", "XS1_CHANEND_CTRL0_IN_T_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM_SHIFT", "XS1_CHANEND_CTRL0_IN_T_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM_SIZE", "XS1_CHANEND_CTRL0_IN_T_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING", "XS1_CHANEND_CTRL0_IN_WAITING"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING_MASK", "XS1_CHANEND_CTRL0_IN_WAITING_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING_SET", "XS1_CHANEND_CTRL0_IN_WAITING_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING_SHIFT", "XS1_CHANEND_CTRL0_IN_WAITING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING_SIZE", "XS1_CHANEND_CTRL0_IN_WAITING_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY", "XS1_CHANEND_CTRL0_OUT_READY"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY_MASK", "XS1_CHANEND_CTRL0_OUT_READY_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY_SET", "XS1_CHANEND_CTRL0_OUT_READY_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY_SHIFT", "XS1_CHANEND_CTRL0_OUT_READY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY_SIZE", "XS1_CHANEND_CTRL0_OUT_READY_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM", "XS1_CHANEND_CTRL0_OUT_T_NUM"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM_MASK", "XS1_CHANEND_CTRL0_OUT_T_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM_SET", "XS1_CHANEND_CTRL0_OUT_T_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM_SHIFT", "XS1_CHANEND_CTRL0_OUT_T_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM_SIZE", "XS1_CHANEND_CTRL0_OUT_T_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING", "XS1_CHANEND_CTRL0_OUT_WAITING"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING_MASK", "XS1_CHANEND_CTRL0_OUT_WAITING_MASK"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING_SET", "XS1_CHANEND_CTRL0_OUT_WAITING_SET"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING_SHIFT", "XS1_CHANEND_CTRL0_OUT_WAITING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING_SIZE", "XS1_CHANEND_CTRL0_OUT_WAITING_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_CHANNUM", "XS1_CHAN_ID_CHANNUM"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_CHANNUM_MASK", "XS1_CHAN_ID_CHANNUM_MASK"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_CHANNUM_SET", "XS1_CHAN_ID_CHANNUM_SET"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_CHANNUM_SHIFT", "XS1_CHAN_ID_CHANNUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_CHANNUM_SIZE", "XS1_CHAN_ID_CHANNUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_NODE", "XS1_CHAN_ID_NODE"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_NODE_MASK", "XS1_CHAN_ID_NODE_MASK"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_NODE_SET", "XS1_CHAN_ID_NODE_SET"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_NODE_SHIFT", "XS1_CHAN_ID_NODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_NODE_SIZE", "XS1_CHAN_ID_NODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_PROCESSOR", "XS1_CHAN_ID_PROCESSOR"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_PROCESSOR_MASK", "XS1_CHAN_ID_PROCESSOR_MASK"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_PROCESSOR_SET", "XS1_CHAN_ID_PROCESSOR_SET"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_PROCESSOR_SHIFT", "XS1_CHAN_ID_PROCESSOR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CHAN_ID_PROCESSOR_SIZE", "XS1_CHAN_ID_PROCESSOR_SIZE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_1", "XS1_CLKBLK_1"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_2", "XS1_CLKBLK_2"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_3", "XS1_CLKBLK_3"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_4", "XS1_CLKBLK_4"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_5", "XS1_CLKBLK_5"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_6", "XS1_CLKBLK_6"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_7", "XS1_CLKBLK_7"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE", "XS1_CLKBLK_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE_MASK", "XS1_CLKBLK_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE_SET", "XS1_CLKBLK_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE_SHIFT", "XS1_CLKBLK_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE_SIZE", "XS1_CLKBLK_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED", "XS1_CLKBLK_CTRL0_STARTED"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED_MASK", "XS1_CLKBLK_CTRL0_STARTED_MASK"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED_SET", "XS1_CLKBLK_CTRL0_STARTED_SET"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED_SHIFT", "XS1_CLKBLK_CTRL0_STARTED_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED_SIZE", "XS1_CLKBLK_CTRL0_STARTED_SIZE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING", "XS1_CLKBLK_CTRL0_STOPPING"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING_MASK", "XS1_CLKBLK_CTRL0_STOPPING_MASK"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING_SET", "XS1_CLKBLK_CTRL0_STOPPING_SET"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING_SHIFT", "XS1_CLKBLK_CTRL0_STOPPING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING_SIZE", "XS1_CLKBLK_CTRL0_STOPPING_SIZE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM", "XS1_CLKBLK_CTRL0_T_NUM"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM_MASK", "XS1_CLKBLK_CTRL0_T_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM_SET", "XS1_CLKBLK_CTRL0_T_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM_SHIFT", "XS1_CLKBLK_CTRL0_T_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM_SIZE", "XS1_CLKBLK_CTRL0_T_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING", "XS1_CLKBLK_CTRL0_T_WAITING"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING_MASK", "XS1_CLKBLK_CTRL0_T_WAITING_MASK"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING_SET", "XS1_CLKBLK_CTRL0_T_WAITING_SET"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING_SHIFT", "XS1_CLKBLK_CTRL0_T_WAITING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING_SIZE", "XS1_CLKBLK_CTRL0_T_WAITING_SIZE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY", "XS1_CLKBLK_CTRL1_FALL_DELAY"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY_MASK", "XS1_CLKBLK_CTRL1_FALL_DELAY_MASK"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY_SET", "XS1_CLKBLK_CTRL1_FALL_DELAY_SET"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY_SHIFT", "XS1_CLKBLK_CTRL1_FALL_DELAY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY_SIZE", "XS1_CLKBLK_CTRL1_FALL_DELAY_SIZE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY", "XS1_CLKBLK_CTRL1_RISE_DELAY"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY_MASK", "XS1_CLKBLK_CTRL1_RISE_DELAY_MASK"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY_SET", "XS1_CLKBLK_CTRL1_RISE_DELAY_SET"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY_SHIFT", "XS1_CLKBLK_CTRL1_RISE_DELAY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY_SIZE", "XS1_CLKBLK_CTRL1_RISE_DELAY_SIZE"], [62, 0, 1, "c.xs2a.XS1_CLKBLK_REF", "XS1_CLKBLK_REF"], [62, 0, 1, "c.xs2a.XS1_CLK_REF", "XS1_CLK_REF"], [62, 0, 1, "c.xs2a.XS1_CLK_XCORE", "XS1_CLK_XCORE"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_INUSE", "XS1_COPROC_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_INUSE_MASK", "XS1_COPROC_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_INUSE_SET", "XS1_COPROC_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_INUSE_SHIFT", "XS1_COPROC_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_INUSE_SIZE", "XS1_COPROC_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT", "XS1_COPROC_CTRL0_OWNT"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_MASK", "XS1_COPROC_CTRL0_OWNT_MASK"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_SET", "XS1_COPROC_CTRL0_OWNT_SET"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_SHIFT", "XS1_COPROC_CTRL0_OWNT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_SIZE", "XS1_COPROC_CTRL0_OWNT_SIZE"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V", "XS1_COPROC_CTRL0_OWNT_V"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V_MASK", "XS1_COPROC_CTRL0_OWNT_V_MASK"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V_SET", "XS1_COPROC_CTRL0_OWNT_V_SET"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V_SHIFT", "XS1_COPROC_CTRL0_OWNT_V_SHIFT"], [62, 0, 1, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V_SIZE", "XS1_COPROC_CTRL0_OWNT_V_SIZE"], [62, 0, 1, "c.xs2a.XS1_COPROC_TBV0_WAITING", "XS1_COPROC_TBV0_WAITING"], [62, 0, 1, "c.xs2a.XS1_COPROC_TBV0_WAITING_MASK", "XS1_COPROC_TBV0_WAITING_MASK"], [62, 0, 1, "c.xs2a.XS1_COPROC_TBV0_WAITING_SET", "XS1_COPROC_TBV0_WAITING_SET"], [62, 0, 1, "c.xs2a.XS1_COPROC_TBV0_WAITING_SHIFT", "XS1_COPROC_TBV0_WAITING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_COPROC_TBV0_WAITING_SIZE", "XS1_COPROC_TBV0_WAITING_SIZE"], [62, 0, 1, "c.xs2a.XS1_CORE_DISABLE", "XS1_CORE_DISABLE"], [62, 0, 1, "c.xs2a.XS1_CORE_DISABLE_MASK", "XS1_CORE_DISABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_CORE_DISABLE_SET", "XS1_CORE_DISABLE_SET"], [62, 0, 1, "c.xs2a.XS1_CORE_DISABLE_SHIFT", "XS1_CORE_DISABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_CORE_DISABLE_SIZE", "XS1_CORE_DISABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_CT_ACK", "XS1_CT_ACK"], [62, 0, 1, "c.xs2a.XS1_CT_CALL", "XS1_CT_CALL"], [62, 0, 1, "c.xs2a.XS1_CT_END", "XS1_CT_END"], [62, 0, 1, "c.xs2a.XS1_CT_NACK", "XS1_CT_NACK"], [62, 0, 1, "c.xs2a.XS1_CT_PAUSE", "XS1_CT_PAUSE"], [62, 0, 1, "c.xs2a.XS1_CT_PSCTRL", "XS1_CT_PSCTRL"], [62, 0, 1, "c.xs2a.XS1_CT_READ1", "XS1_CT_READ1"], [62, 0, 1, "c.xs2a.XS1_CT_READ2", "XS1_CT_READ2"], [62, 0, 1, "c.xs2a.XS1_CT_READ4", "XS1_CT_READ4"], [62, 0, 1, "c.xs2a.XS1_CT_READ8", "XS1_CT_READ8"], [62, 0, 1, "c.xs2a.XS1_CT_READC", "XS1_CT_READC"], [62, 0, 1, "c.xs2a.XS1_CT_READN", "XS1_CT_READN"], [62, 0, 1, "c.xs2a.XS1_CT_SSCTRL", "XS1_CT_SSCTRL"], [62, 0, 1, "c.xs2a.XS1_CT_START_TRANSACTION", "XS1_CT_START_TRANSACTION"], [62, 0, 1, "c.xs2a.XS1_CT_WRITE1", "XS1_CT_WRITE1"], [62, 0, 1, "c.xs2a.XS1_CT_WRITE2", "XS1_CT_WRITE2"], [62, 0, 1, "c.xs2a.XS1_CT_WRITE4", "XS1_CT_WRITE4"], [62, 0, 1, "c.xs2a.XS1_CT_WRITE8", "XS1_CT_WRITE8"], [62, 0, 1, "c.xs2a.XS1_CT_WRITEC", "XS1_CT_WRITEC"], [62, 0, 1, "c.xs2a.XS1_CT_WRITEN", "XS1_CT_WRITEN"], [62, 0, 1, "c.xs2a.XS1_DBG_BUFFER_WORDS", "XS1_DBG_BUFFER_WORDS"], [62, 0, 1, "c.xs2a.XS1_DBG_CAUSE_DCALL", "XS1_DBG_CAUSE_DCALL"], [62, 0, 1, "c.xs2a.XS1_DBG_CAUSE_DWATCH", "XS1_DBG_CAUSE_DWATCH"], [62, 0, 1, "c.xs2a.XS1_DBG_CAUSE_HOST", "XS1_DBG_CAUSE_HOST"], [62, 0, 1, "c.xs2a.XS1_DBG_CAUSE_IBREAK", "XS1_DBG_CAUSE_IBREAK"], [62, 0, 1, "c.xs2a.XS1_DBG_CAUSE_NONE", "XS1_DBG_CAUSE_NONE"], [62, 0, 1, "c.xs2a.XS1_DBG_CAUSE_RWATCH", "XS1_DBG_CAUSE_RWATCH"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_ACK", "XS1_DBG_CMD_ACK"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_CALL", "XS1_DBG_CMD_CALL"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_GETPS", "XS1_DBG_CMD_GETPS"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_GETSTATE", "XS1_DBG_CMD_GETSTATE"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_NACK", "XS1_DBG_CMD_NACK"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_READ", "XS1_DBG_CMD_READ"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_READ4PI", "XS1_DBG_CMD_READ4PI"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_RFDBG", "XS1_DBG_CMD_RFDBG"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_SETPS", "XS1_DBG_CMD_SETPS"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_SETSTATE", "XS1_DBG_CMD_SETSTATE"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_WRITE", "XS1_DBG_CMD_WRITE"], [62, 0, 1, "c.xs2a.XS1_DBG_CMD_WRITE4PI", "XS1_DBG_CMD_WRITE4PI"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO", "XS1_DBG_CTRL_PSWITCH_RO"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT", "XS1_DBG_CTRL_PSWITCH_RO_EXT"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT_MASK", "XS1_DBG_CTRL_PSWITCH_RO_EXT_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SET", "XS1_DBG_CTRL_PSWITCH_RO_EXT_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SHIFT", "XS1_DBG_CTRL_PSWITCH_RO_EXT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SIZE", "XS1_DBG_CTRL_PSWITCH_RO_EXT_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_MASK", "XS1_DBG_CTRL_PSWITCH_RO_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_SET", "XS1_DBG_CTRL_PSWITCH_RO_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_SHIFT", "XS1_DBG_CTRL_PSWITCH_RO_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_SIZE", "XS1_DBG_CTRL_PSWITCH_RO_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_IN_DBG", "XS1_DBG_INT_IN_DBG"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_IN_DBG_MASK", "XS1_DBG_INT_IN_DBG_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_IN_DBG_SET", "XS1_DBG_INT_IN_DBG_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_IN_DBG_SHIFT", "XS1_DBG_INT_IN_DBG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_IN_DBG_SIZE", "XS1_DBG_INT_IN_DBG_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_REQ_DBG", "XS1_DBG_INT_REQ_DBG"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_REQ_DBG_MASK", "XS1_DBG_INT_REQ_DBG_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_REQ_DBG_SET", "XS1_DBG_INT_REQ_DBG_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_REQ_DBG_SHIFT", "XS1_DBG_INT_REQ_DBG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_INT_REQ_DBG_SIZE", "XS1_DBG_INT_REQ_DBG_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_RUN_CTRL_STOP", "XS1_DBG_RUN_CTRL_STOP"], [62, 0, 1, "c.xs2a.XS1_DBG_RUN_CTRL_STOP_MASK", "XS1_DBG_RUN_CTRL_STOP_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_RUN_CTRL_STOP_SET", "XS1_DBG_RUN_CTRL_STOP_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_RUN_CTRL_STOP_SHIFT", "XS1_DBG_RUN_CTRL_STOP_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_RUN_CTRL_STOP_SIZE", "XS1_DBG_RUN_CTRL_STOP_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_CAUSE", "XS1_DBG_TYPE_CAUSE"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_CAUSE_MASK", "XS1_DBG_TYPE_CAUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_CAUSE_SET", "XS1_DBG_TYPE_CAUSE_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_CAUSE_SHIFT", "XS1_DBG_TYPE_CAUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_CAUSE_SIZE", "XS1_DBG_TYPE_CAUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_HW_NUM", "XS1_DBG_TYPE_HW_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_HW_NUM_MASK", "XS1_DBG_TYPE_HW_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_HW_NUM_SET", "XS1_DBG_TYPE_HW_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_HW_NUM_SHIFT", "XS1_DBG_TYPE_HW_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_HW_NUM_SIZE", "XS1_DBG_TYPE_HW_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_T_NUM", "XS1_DBG_TYPE_T_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_T_NUM_MASK", "XS1_DBG_TYPE_T_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_T_NUM_SET", "XS1_DBG_TYPE_T_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_T_NUM_SHIFT", "XS1_DBG_TYPE_T_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_TYPE_T_NUM_SIZE", "XS1_DBG_TYPE_T_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_T_NUM_NUM", "XS1_DBG_T_NUM_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_NUM_NUM_MASK", "XS1_DBG_T_NUM_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_T_NUM_NUM_SET", "XS1_DBG_T_NUM_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_T_NUM_NUM_SHIFT", "XS1_DBG_T_NUM_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_T_NUM_NUM_SIZE", "XS1_DBG_T_NUM_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_CP_NUM", "XS1_DBG_T_REG_CP_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_DP_NUM", "XS1_DBG_T_REG_DP_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_ED_NUM", "XS1_DBG_T_REG_ED_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_ET_NUM", "XS1_DBG_T_REG_ET_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_ID_NUM", "XS1_DBG_T_REG_ID_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_KEP_NUM", "XS1_DBG_T_REG_KEP_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_KSP_NUM", "XS1_DBG_T_REG_KSP_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_LR_NUM", "XS1_DBG_T_REG_LR_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_PC_NUM", "XS1_DBG_T_REG_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_REG", "XS1_DBG_T_REG_REG"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_REG_MASK", "XS1_DBG_T_REG_REG_MASK"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_REG_SET", "XS1_DBG_T_REG_REG_SET"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_REG_SHIFT", "XS1_DBG_T_REG_REG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_REG_SIZE", "XS1_DBG_T_REG_REG_SIZE"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_SED_NUM", "XS1_DBG_T_REG_SED_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_SPC_NUM", "XS1_DBG_T_REG_SPC_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_SP_NUM", "XS1_DBG_T_REG_SP_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_SR_NUM", "XS1_DBG_T_REG_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_DBG_T_REG_SSR_NUM", "XS1_DBG_T_REG_SSR_NUM"], [62, 0, 1, "c.xs2a.XS1_DBRK_CONDITION", "XS1_DBRK_CONDITION"], [62, 0, 1, "c.xs2a.XS1_DBRK_CONDITION_MASK", "XS1_DBRK_CONDITION_MASK"], [62, 0, 1, "c.xs2a.XS1_DBRK_CONDITION_SET", "XS1_DBRK_CONDITION_SET"], [62, 0, 1, "c.xs2a.XS1_DBRK_CONDITION_SHIFT", "XS1_DBRK_CONDITION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DBRK_CONDITION_SIZE", "XS1_DBRK_CONDITION_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEBUG_VECTOR", "XS1_DEBUG_VECTOR"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_NODE", "XS1_DEVICE_ID0_NODE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_NODE_MASK", "XS1_DEVICE_ID0_NODE_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_NODE_SET", "XS1_DEVICE_ID0_NODE_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_NODE_SHIFT", "XS1_DEVICE_ID0_NODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_NODE_SIZE", "XS1_DEVICE_ID0_NODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_PID", "XS1_DEVICE_ID0_PID"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_PID_MASK", "XS1_DEVICE_ID0_PID_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_PID_SET", "XS1_DEVICE_ID0_PID_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_PID_SHIFT", "XS1_DEVICE_ID0_PID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_PID_SIZE", "XS1_DEVICE_ID0_PID_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_REVISION", "XS1_DEVICE_ID0_REVISION"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_REVISION_MASK", "XS1_DEVICE_ID0_REVISION_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_REVISION_SET", "XS1_DEVICE_ID0_REVISION_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_REVISION_SHIFT", "XS1_DEVICE_ID0_REVISION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_REVISION_SIZE", "XS1_DEVICE_ID0_REVISION_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_REVISION_VALUE", "XS1_DEVICE_ID0_REVISION_VALUE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_VERSION", "XS1_DEVICE_ID0_VERSION"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_VERSION_MASK", "XS1_DEVICE_ID0_VERSION_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_VERSION_SET", "XS1_DEVICE_ID0_VERSION_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_VERSION_SHIFT", "XS1_DEVICE_ID0_VERSION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_VERSION_SIZE", "XS1_DEVICE_ID0_VERSION_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID0_VERSION_VALUE", "XS1_DEVICE_ID0_VERSION_VALUE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS", "XS1_DEVICE_ID1_NUM_CHANENDS"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS_MASK", "XS1_DEVICE_ID1_NUM_CHANENDS_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS_SET", "XS1_DEVICE_ID1_NUM_CHANENDS_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS_SHIFT", "XS1_DEVICE_ID1_NUM_CHANENDS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS_SIZE", "XS1_DEVICE_ID1_NUM_CHANENDS_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS", "XS1_DEVICE_ID1_NUM_LOCKS"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS_MASK", "XS1_DEVICE_ID1_NUM_LOCKS_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS_SET", "XS1_DEVICE_ID1_NUM_LOCKS_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS_SHIFT", "XS1_DEVICE_ID1_NUM_LOCKS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS_SIZE", "XS1_DEVICE_ID1_NUM_LOCKS_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS", "XS1_DEVICE_ID1_NUM_SYNCS"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS_MASK", "XS1_DEVICE_ID1_NUM_SYNCS_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS_SET", "XS1_DEVICE_ID1_NUM_SYNCS_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS_SHIFT", "XS1_DEVICE_ID1_NUM_SYNCS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS_SIZE", "XS1_DEVICE_ID1_NUM_SYNCS_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS", "XS1_DEVICE_ID1_NUM_THREADS"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS_MASK", "XS1_DEVICE_ID1_NUM_THREADS_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS_SET", "XS1_DEVICE_ID1_NUM_THREADS_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS_SHIFT", "XS1_DEVICE_ID1_NUM_THREADS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS_SIZE", "XS1_DEVICE_ID1_NUM_THREADS_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS", "XS1_DEVICE_ID2_NUM_CLKBLKS"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS_MASK", "XS1_DEVICE_ID2_NUM_CLKBLKS_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS_SET", "XS1_DEVICE_ID2_NUM_CLKBLKS_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS_SHIFT", "XS1_DEVICE_ID2_NUM_CLKBLKS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS_SIZE", "XS1_DEVICE_ID2_NUM_CLKBLKS_SIZE"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS", "XS1_DEVICE_ID2_NUM_TIMERS"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS_MASK", "XS1_DEVICE_ID2_NUM_TIMERS_MASK"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS_SET", "XS1_DEVICE_ID2_NUM_TIMERS_SET"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS_SHIFT", "XS1_DEVICE_ID2_NUM_TIMERS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS_SIZE", "XS1_DEVICE_ID2_NUM_TIMERS_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM0_DIR", "XS1_DIM0_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM0_DIR_MASK", "XS1_DIM0_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM0_DIR_SET", "XS1_DIM0_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM0_DIR_SHIFT", "XS1_DIM0_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM0_DIR_SIZE", "XS1_DIM0_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM1_DIR", "XS1_DIM1_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM1_DIR_MASK", "XS1_DIM1_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM1_DIR_SET", "XS1_DIM1_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM1_DIR_SHIFT", "XS1_DIM1_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM1_DIR_SIZE", "XS1_DIM1_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM2_DIR", "XS1_DIM2_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM2_DIR_MASK", "XS1_DIM2_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM2_DIR_SET", "XS1_DIM2_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM2_DIR_SHIFT", "XS1_DIM2_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM2_DIR_SIZE", "XS1_DIM2_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM3_DIR", "XS1_DIM3_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM3_DIR_MASK", "XS1_DIM3_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM3_DIR_SET", "XS1_DIM3_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM3_DIR_SHIFT", "XS1_DIM3_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM3_DIR_SIZE", "XS1_DIM3_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM4_DIR", "XS1_DIM4_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM4_DIR_MASK", "XS1_DIM4_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM4_DIR_SET", "XS1_DIM4_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM4_DIR_SHIFT", "XS1_DIM4_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM4_DIR_SIZE", "XS1_DIM4_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM5_DIR", "XS1_DIM5_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM5_DIR_MASK", "XS1_DIM5_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM5_DIR_SET", "XS1_DIM5_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM5_DIR_SHIFT", "XS1_DIM5_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM5_DIR_SIZE", "XS1_DIM5_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM6_DIR", "XS1_DIM6_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM6_DIR_MASK", "XS1_DIM6_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM6_DIR_SET", "XS1_DIM6_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM6_DIR_SHIFT", "XS1_DIM6_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM6_DIR_SIZE", "XS1_DIM6_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM7_DIR", "XS1_DIM7_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM7_DIR_MASK", "XS1_DIM7_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM7_DIR_SET", "XS1_DIM7_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM7_DIR_SHIFT", "XS1_DIM7_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM7_DIR_SIZE", "XS1_DIM7_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM8_DIR", "XS1_DIM8_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM8_DIR_MASK", "XS1_DIM8_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM8_DIR_SET", "XS1_DIM8_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM8_DIR_SHIFT", "XS1_DIM8_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM8_DIR_SIZE", "XS1_DIM8_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIM9_DIR", "XS1_DIM9_DIR"], [62, 0, 1, "c.xs2a.XS1_DIM9_DIR_MASK", "XS1_DIM9_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIM9_DIR_SET", "XS1_DIM9_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIM9_DIR_SHIFT", "XS1_DIM9_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIM9_DIR_SIZE", "XS1_DIM9_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIMA_DIR", "XS1_DIMA_DIR"], [62, 0, 1, "c.xs2a.XS1_DIMA_DIR_MASK", "XS1_DIMA_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIMA_DIR_SET", "XS1_DIMA_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIMA_DIR_SHIFT", "XS1_DIMA_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIMA_DIR_SIZE", "XS1_DIMA_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIMB_DIR", "XS1_DIMB_DIR"], [62, 0, 1, "c.xs2a.XS1_DIMB_DIR_MASK", "XS1_DIMB_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIMB_DIR_SET", "XS1_DIMB_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIMB_DIR_SHIFT", "XS1_DIMB_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIMB_DIR_SIZE", "XS1_DIMB_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIMC_DIR", "XS1_DIMC_DIR"], [62, 0, 1, "c.xs2a.XS1_DIMC_DIR_MASK", "XS1_DIMC_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIMC_DIR_SET", "XS1_DIMC_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIMC_DIR_SHIFT", "XS1_DIMC_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIMC_DIR_SIZE", "XS1_DIMC_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIMD_DIR", "XS1_DIMD_DIR"], [62, 0, 1, "c.xs2a.XS1_DIMD_DIR_MASK", "XS1_DIMD_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIMD_DIR_SET", "XS1_DIMD_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIMD_DIR_SHIFT", "XS1_DIMD_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIMD_DIR_SIZE", "XS1_DIMD_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIME_DIR", "XS1_DIME_DIR"], [62, 0, 1, "c.xs2a.XS1_DIME_DIR_MASK", "XS1_DIME_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIME_DIR_SET", "XS1_DIME_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIME_DIR_SHIFT", "XS1_DIME_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIME_DIR_SIZE", "XS1_DIME_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_DIMF_DIR", "XS1_DIMF_DIR"], [62, 0, 1, "c.xs2a.XS1_DIMF_DIR_MASK", "XS1_DIMF_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_DIMF_DIR_SET", "XS1_DIMF_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_DIMF_DIR_SHIFT", "XS1_DIMF_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_DIMF_DIR_SIZE", "XS1_DIMF_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_EOM_TOKEN", "XS1_EOM_TOKEN"], [62, 0, 1, "c.xs2a.XS1_ET_ARITHMETIC", "XS1_ET_ARITHMETIC"], [62, 0, 1, "c.xs2a.XS1_ET_ECALL", "XS1_ET_ECALL"], [62, 0, 1, "c.xs2a.XS1_ET_ILLEGAL_INSTRUCTION", "XS1_ET_ILLEGAL_INSTRUCTION"], [62, 0, 1, "c.xs2a.XS1_ET_ILLEGAL_PC", "XS1_ET_ILLEGAL_PC"], [62, 0, 1, "c.xs2a.XS1_ET_ILLEGAL_PS", "XS1_ET_ILLEGAL_PS"], [62, 0, 1, "c.xs2a.XS1_ET_ILLEGAL_RESOURCE", "XS1_ET_ILLEGAL_RESOURCE"], [62, 0, 1, "c.xs2a.XS1_ET_IOLANE", "XS1_ET_IOLANE"], [62, 0, 1, "c.xs2a.XS1_ET_KCALL", "XS1_ET_KCALL"], [62, 0, 1, "c.xs2a.XS1_ET_LINK_ERROR", "XS1_ET_LINK_ERROR"], [62, 0, 1, "c.xs2a.XS1_ET_LOAD_STORE", "XS1_ET_LOAD_STORE"], [62, 0, 1, "c.xs2a.XS1_ET_NONE", "XS1_ET_NONE"], [62, 0, 1, "c.xs2a.XS1_ET_RESOURCE_DEP", "XS1_ET_RESOURCE_DEP"], [62, 0, 1, "c.xs2a.XS1_EXCEPTION_TYPE", "XS1_EXCEPTION_TYPE"], [62, 0, 1, "c.xs2a.XS1_EXCEPTION_TYPE_MASK", "XS1_EXCEPTION_TYPE_MASK"], [62, 0, 1, "c.xs2a.XS1_EXCEPTION_TYPE_SET", "XS1_EXCEPTION_TYPE_SET"], [62, 0, 1, "c.xs2a.XS1_EXCEPTION_TYPE_SHIFT", "XS1_EXCEPTION_TYPE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_EXCEPTION_TYPE_SIZE", "XS1_EXCEPTION_TYPE_SIZE"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SET", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SET"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_MASK", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_MASK"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SET", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SET"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SHIFT", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SIZE", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SIZE"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM", "XS1_HEADER_1BYTE_CHANNUM"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM_MASK", "XS1_HEADER_1BYTE_CHANNUM_MASK"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM_SET", "XS1_HEADER_1BYTE_CHANNUM_SET"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM_SHIFT", "XS1_HEADER_1BYTE_CHANNUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM_SIZE", "XS1_HEADER_1BYTE_CHANNUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_NODE", "XS1_HEADER_1BYTE_NODE"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_NODE_MASK", "XS1_HEADER_1BYTE_NODE_MASK"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_NODE_SET", "XS1_HEADER_1BYTE_NODE_SET"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_NODE_SHIFT", "XS1_HEADER_1BYTE_NODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_NODE_SIZE", "XS1_HEADER_1BYTE_NODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR", "XS1_HEADER_1BYTE_PROCESSOR"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR_MASK", "XS1_HEADER_1BYTE_PROCESSOR_MASK"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR_SET", "XS1_HEADER_1BYTE_PROCESSOR_SET"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR_SHIFT", "XS1_HEADER_1BYTE_PROCESSOR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR_SIZE", "XS1_HEADER_1BYTE_PROCESSOR_SIZE"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM", "XS1_HEADER_3BYTE_CHANNUM"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM_MASK", "XS1_HEADER_3BYTE_CHANNUM_MASK"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM_SET", "XS1_HEADER_3BYTE_CHANNUM_SET"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM_SHIFT", "XS1_HEADER_3BYTE_CHANNUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM_SIZE", "XS1_HEADER_3BYTE_CHANNUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_NODE", "XS1_HEADER_3BYTE_NODE"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_NODE_MASK", "XS1_HEADER_3BYTE_NODE_MASK"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_NODE_SET", "XS1_HEADER_3BYTE_NODE_SET"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_NODE_SHIFT", "XS1_HEADER_3BYTE_NODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_NODE_SIZE", "XS1_HEADER_3BYTE_NODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR", "XS1_HEADER_3BYTE_PROCESSOR"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR_MASK", "XS1_HEADER_3BYTE_PROCESSOR_MASK"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR_SET", "XS1_HEADER_3BYTE_PROCESSOR_SET"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR_SHIFT", "XS1_HEADER_3BYTE_PROCESSOR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR_SIZE", "XS1_HEADER_3BYTE_PROCESSOR_SIZE"], [62, 0, 1, "c.xs2a.XS1_IBRK_CONDITION", "XS1_IBRK_CONDITION"], [62, 0, 1, "c.xs2a.XS1_IBRK_CONDITION_MASK", "XS1_IBRK_CONDITION_MASK"], [62, 0, 1, "c.xs2a.XS1_IBRK_CONDITION_SET", "XS1_IBRK_CONDITION_SET"], [62, 0, 1, "c.xs2a.XS1_IBRK_CONDITION_SHIFT", "XS1_IBRK_CONDITION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_IBRK_CONDITION_SIZE", "XS1_IBRK_CONDITION_SIZE"], [62, 0, 1, "c.xs2a.XS1_ID_ID", "XS1_ID_ID"], [62, 0, 1, "c.xs2a.XS1_ID_ID_MASK", "XS1_ID_ID_MASK"], [62, 0, 1, "c.xs2a.XS1_ID_ID_SET", "XS1_ID_ID_SET"], [62, 0, 1, "c.xs2a.XS1_ID_ID_SHIFT", "XS1_ID_ID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_ID_ID_SIZE", "XS1_ID_ID_SIZE"], [62, 0, 1, "c.xs2a.XS1_JUNK", "XS1_JUNK"], [62, 0, 1, "c.xs2a.XS1_JUNK_MASK", "XS1_JUNK_MASK"], [62, 0, 1, "c.xs2a.XS1_JUNK_SET", "XS1_JUNK_SET"], [62, 0, 1, "c.xs2a.XS1_JUNK_SHIFT", "XS1_JUNK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_JUNK_SIZE", "XS1_JUNK_SIZE"], [62, 0, 1, "c.xs2a.XS1_KCALL_ALIGNMENT", "XS1_KCALL_ALIGNMENT"], [62, 0, 1, "c.xs2a.XS1_KEP_ADDRESS_BITS", "XS1_KEP_ADDRESS_BITS"], [62, 0, 1, "c.xs2a.XS1_KEP_ADDRESS_BITS_MASK", "XS1_KEP_ADDRESS_BITS_MASK"], [62, 0, 1, "c.xs2a.XS1_KEP_ADDRESS_BITS_SET", "XS1_KEP_ADDRESS_BITS_SET"], [62, 0, 1, "c.xs2a.XS1_KEP_ADDRESS_BITS_SHIFT", "XS1_KEP_ADDRESS_BITS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_KEP_ADDRESS_BITS_SIZE", "XS1_KEP_ADDRESS_BITS_SIZE"], [62, 0, 1, "c.xs2a.XS1_KEP_ALIGNMENT", "XS1_KEP_ALIGNMENT"], [62, 0, 1, "c.xs2a.XS1_LINK_DIRECTION", "XS1_LINK_DIRECTION"], [62, 0, 1, "c.xs2a.XS1_LINK_DIRECTION_MASK", "XS1_LINK_DIRECTION_MASK"], [62, 0, 1, "c.xs2a.XS1_LINK_DIRECTION_SET", "XS1_LINK_DIRECTION_SET"], [62, 0, 1, "c.xs2a.XS1_LINK_DIRECTION_SHIFT", "XS1_LINK_DIRECTION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LINK_DIRECTION_SIZE", "XS1_LINK_DIRECTION_SIZE"], [62, 0, 1, "c.xs2a.XS1_LINK_DST_INUSE", "XS1_LINK_DST_INUSE"], [62, 0, 1, "c.xs2a.XS1_LINK_DST_INUSE_MASK", "XS1_LINK_DST_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_LINK_DST_INUSE_SET", "XS1_LINK_DST_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_LINK_DST_INUSE_SHIFT", "XS1_LINK_DST_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LINK_DST_INUSE_SIZE", "XS1_LINK_DST_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_LINK_JUNK", "XS1_LINK_JUNK"], [62, 0, 1, "c.xs2a.XS1_LINK_JUNK_MASK", "XS1_LINK_JUNK_MASK"], [62, 0, 1, "c.xs2a.XS1_LINK_JUNK_SET", "XS1_LINK_JUNK_SET"], [62, 0, 1, "c.xs2a.XS1_LINK_JUNK_SHIFT", "XS1_LINK_JUNK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LINK_JUNK_SIZE", "XS1_LINK_JUNK_SIZE"], [62, 0, 1, "c.xs2a.XS1_LINK_NETWORK", "XS1_LINK_NETWORK"], [62, 0, 1, "c.xs2a.XS1_LINK_NETWORK_MASK", "XS1_LINK_NETWORK_MASK"], [62, 0, 1, "c.xs2a.XS1_LINK_NETWORK_SET", "XS1_LINK_NETWORK_SET"], [62, 0, 1, "c.xs2a.XS1_LINK_NETWORK_SHIFT", "XS1_LINK_NETWORK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LINK_NETWORK_SIZE", "XS1_LINK_NETWORK_SIZE"], [62, 0, 1, "c.xs2a.XS1_LINK_SRC_INUSE", "XS1_LINK_SRC_INUSE"], [62, 0, 1, "c.xs2a.XS1_LINK_SRC_INUSE_MASK", "XS1_LINK_SRC_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_LINK_SRC_INUSE_SET", "XS1_LINK_SRC_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_LINK_SRC_INUSE_SHIFT", "XS1_LINK_SRC_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LINK_SRC_INUSE_SIZE", "XS1_LINK_SRC_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_INUSE", "XS1_LOCK_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_INUSE_MASK", "XS1_LOCK_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_INUSE_SET", "XS1_LOCK_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_INUSE_SHIFT", "XS1_LOCK_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_INUSE_SIZE", "XS1_LOCK_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT", "XS1_LOCK_CTRL0_OWNT"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_MASK", "XS1_LOCK_CTRL0_OWNT_MASK"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_SET", "XS1_LOCK_CTRL0_OWNT_SET"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_SHIFT", "XS1_LOCK_CTRL0_OWNT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_SIZE", "XS1_LOCK_CTRL0_OWNT_SIZE"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V", "XS1_LOCK_CTRL0_OWNT_V"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V_MASK", "XS1_LOCK_CTRL0_OWNT_V_MASK"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V_SET", "XS1_LOCK_CTRL0_OWNT_V_SET"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V_SHIFT", "XS1_LOCK_CTRL0_OWNT_V_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V_SIZE", "XS1_LOCK_CTRL0_OWNT_V_SIZE"], [62, 0, 1, "c.xs2a.XS1_LOCK_TBV0_WAITING", "XS1_LOCK_TBV0_WAITING"], [62, 0, 1, "c.xs2a.XS1_LOCK_TBV0_WAITING_MASK", "XS1_LOCK_TBV0_WAITING_MASK"], [62, 0, 1, "c.xs2a.XS1_LOCK_TBV0_WAITING_SET", "XS1_LOCK_TBV0_WAITING_SET"], [62, 0, 1, "c.xs2a.XS1_LOCK_TBV0_WAITING_SHIFT", "XS1_LOCK_TBV0_WAITING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_LOCK_TBV0_WAITING_SIZE", "XS1_LOCK_TBV0_WAITING_SIZE"], [62, 0, 1, "c.xs2a.XS1_LOG2_NUM_DBG_SCRATCH_REGS", "XS1_LOG2_NUM_DBG_SCRATCH_REGS"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_ASID", "XS1_MMAP_CTRL0_ASID"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_ASID_MASK", "XS1_MMAP_CTRL0_ASID_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_ASID_SET", "XS1_MMAP_CTRL0_ASID_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_ASID_SHIFT", "XS1_MMAP_CTRL0_ASID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_ASID_SIZE", "XS1_MMAP_CTRL0_ASID_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL", "XS1_MMAP_CTRL0_GLOBAL"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL_MASK", "XS1_MMAP_CTRL0_GLOBAL_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL_SET", "XS1_MMAP_CTRL0_GLOBAL_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL_SHIFT", "XS1_MMAP_CTRL0_GLOBAL_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL_SIZE", "XS1_MMAP_CTRL0_GLOBAL_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_INUSE", "XS1_MMAP_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_INUSE_MASK", "XS1_MMAP_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_INUSE_SET", "XS1_MMAP_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_INUSE_SHIFT", "XS1_MMAP_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_INUSE_SIZE", "XS1_MMAP_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LENGTH", "XS1_MMAP_CTRL0_LENGTH"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LENGTH_MASK", "XS1_MMAP_CTRL0_LENGTH_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LENGTH_SET", "XS1_MMAP_CTRL0_LENGTH_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LENGTH_SHIFT", "XS1_MMAP_CTRL0_LENGTH_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LENGTH_SIZE", "XS1_MMAP_CTRL0_LENGTH_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LOCK", "XS1_MMAP_CTRL0_LOCK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LOCK_MASK", "XS1_MMAP_CTRL0_LOCK_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LOCK_SET", "XS1_MMAP_CTRL0_LOCK_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LOCK_SHIFT", "XS1_MMAP_CTRL0_LOCK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_LOCK_SIZE", "XS1_MMAP_CTRL0_LOCK_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR", "XS1_MMAP_CTRL0_PHY_ADDR"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR_MASK", "XS1_MMAP_CTRL0_PHY_ADDR_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR_SET", "XS1_MMAP_CTRL0_PHY_ADDR_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR_SHIFT", "XS1_MMAP_CTRL0_PHY_ADDR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR_SIZE", "XS1_MMAP_CTRL0_PHY_ADDR_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_RO", "XS1_MMAP_CTRL0_RO"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_RO_MASK", "XS1_MMAP_CTRL0_RO_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_RO_SET", "XS1_MMAP_CTRL0_RO_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_RO_SHIFT", "XS1_MMAP_CTRL0_RO_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL0_RO_SIZE", "XS1_MMAP_CTRL0_RO_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN", "XS1_MMAP_CTRL1_THREADS_EN"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN_MASK", "XS1_MMAP_CTRL1_THREADS_EN_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN_SET", "XS1_MMAP_CTRL1_THREADS_EN_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN_SHIFT", "XS1_MMAP_CTRL1_THREADS_EN_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN_SIZE", "XS1_MMAP_CTRL1_THREADS_EN_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR", "XS1_MMAP_CTRL1_VIRT_ADDR"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR_MASK", "XS1_MMAP_CTRL1_VIRT_ADDR_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR_SET", "XS1_MMAP_CTRL1_VIRT_ADDR_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR_SHIFT", "XS1_MMAP_CTRL1_VIRT_ADDR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR_SIZE", "XS1_MMAP_CTRL1_VIRT_ADDR_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_AGE", "XS1_MMAP_CTRL2_AGE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_AGE_MASK", "XS1_MMAP_CTRL2_AGE_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_AGE_SET", "XS1_MMAP_CTRL2_AGE_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_AGE_SHIFT", "XS1_MMAP_CTRL2_AGE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_AGE_SIZE", "XS1_MMAP_CTRL2_AGE_SIZE"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_OWNER", "XS1_MMAP_CTRL2_OWNER"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_OWNER_MASK", "XS1_MMAP_CTRL2_OWNER_MASK"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_OWNER_SET", "XS1_MMAP_CTRL2_OWNER_SET"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_OWNER_SHIFT", "XS1_MMAP_CTRL2_OWNER_SHIFT"], [62, 0, 1, "c.xs2a.XS1_MMAP_CTRL2_OWNER_SIZE", "XS1_MMAP_CTRL2_OWNER_SIZE"], [62, 0, 1, "c.xs2a.XS1_NACK_TOKEN", "XS1_NACK_TOKEN"], [62, 0, 1, "c.xs2a.XS1_NETWORK", "XS1_NETWORK"], [62, 0, 1, "c.xs2a.XS1_NETWORK_MASK", "XS1_NETWORK_MASK"], [62, 0, 1, "c.xs2a.XS1_NETWORK_SET", "XS1_NETWORK_SET"], [62, 0, 1, "c.xs2a.XS1_NETWORK_SHIFT", "XS1_NETWORK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_NETWORK_SIZE", "XS1_NETWORK_SIZE"], [62, 0, 1, "c.xs2a.XS1_NUM_16BIT_GPIO_PORTS", "XS1_NUM_16BIT_GPIO_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_16BIT_PERIPH_PORTS", "XS1_NUM_16BIT_PERIPH_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_16BIT_PORTS", "XS1_NUM_16BIT_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_1BIT_GPIO_PORTS", "XS1_NUM_1BIT_GPIO_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_1BIT_PORTS", "XS1_NUM_1BIT_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_32BIT_GPIO_PORTS", "XS1_NUM_32BIT_GPIO_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_32BIT_PERIPH_PORTS", "XS1_NUM_32BIT_PERIPH_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_32BIT_PORTS", "XS1_NUM_32BIT_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_4BIT_GPIO_PORTS", "XS1_NUM_4BIT_GPIO_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_4BIT_PORTS", "XS1_NUM_4BIT_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_8BIT_GPIO_PORTS", "XS1_NUM_8BIT_GPIO_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_8BIT_PORTS", "XS1_NUM_8BIT_PORTS"], [62, 0, 1, "c.xs2a.XS1_NUM_CHANENDS", "XS1_NUM_CHANENDS"], [62, 0, 1, "c.xs2a.XS1_NUM_CLKBLKS", "XS1_NUM_CLKBLKS"], [62, 0, 1, "c.xs2a.XS1_NUM_DBG_DWATCH", "XS1_NUM_DBG_DWATCH"], [62, 0, 1, "c.xs2a.XS1_NUM_DBG_IBREAK", "XS1_NUM_DBG_IBREAK"], [62, 0, 1, "c.xs2a.XS1_NUM_DBG_RWATCH", "XS1_NUM_DBG_RWATCH"], [62, 0, 1, "c.xs2a.XS1_NUM_DBG_SCRATCH_REGS", "XS1_NUM_DBG_SCRATCH_REGS"], [62, 0, 1, "c.xs2a.XS1_NUM_LOCKS", "XS1_NUM_LOCKS"], [62, 0, 1, "c.xs2a.XS1_NUM_MMAPS", "XS1_NUM_MMAPS"], [62, 0, 1, "c.xs2a.XS1_NUM_NETWORKS", "XS1_NUM_NETWORKS"], [62, 0, 1, "c.xs2a.XS1_NUM_PSWITCH_DBG_SCRATCH", "XS1_NUM_PSWITCH_DBG_SCRATCH"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_DWATCH_ADDR1", "XS1_NUM_PS_DBG_DWATCH_ADDR1"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_DWATCH_ADDR2", "XS1_NUM_PS_DBG_DWATCH_ADDR2"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_DWATCH_CTRL", "XS1_NUM_PS_DBG_DWATCH_CTRL"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_IBREAK_ADDR", "XS1_NUM_PS_DBG_IBREAK_ADDR"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_IBREAK_CTRL", "XS1_NUM_PS_DBG_IBREAK_CTRL"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_RWATCH_ADDR1", "XS1_NUM_PS_DBG_RWATCH_ADDR1"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_RWATCH_ADDR2", "XS1_NUM_PS_DBG_RWATCH_ADDR2"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_RWATCH_CTRL", "XS1_NUM_PS_DBG_RWATCH_CTRL"], [62, 0, 1, "c.xs2a.XS1_NUM_PS_DBG_SCRATCH", "XS1_NUM_PS_DBG_SCRATCH"], [62, 0, 1, "c.xs2a.XS1_NUM_RES_TYPES", "XS1_NUM_RES_TYPES"], [62, 0, 1, "c.xs2a.XS1_NUM_SSWITCH_PLINK", "XS1_NUM_SSWITCH_PLINK"], [62, 0, 1, "c.xs2a.XS1_NUM_SSWITCH_SLINK", "XS1_NUM_SSWITCH_SLINK"], [62, 0, 1, "c.xs2a.XS1_NUM_SSWITCH_XLINK", "XS1_NUM_SSWITCH_XLINK"], [62, 0, 1, "c.xs2a.XS1_NUM_SSWITCH_XSTATIC", "XS1_NUM_SSWITCH_XSTATIC"], [62, 0, 1, "c.xs2a.XS1_NUM_SYNCS", "XS1_NUM_SYNCS"], [62, 0, 1, "c.xs2a.XS1_NUM_THREADS", "XS1_NUM_THREADS"], [62, 0, 1, "c.xs2a.XS1_NUM_TIMERS", "XS1_NUM_TIMERS"], [62, 0, 1, "c.xs2a.XS1_PAUSE_TOKEN", "XS1_PAUSE_TOKEN"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_ID", "XS1_PLINK_SRC_TARGET_ID"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_ID_MASK", "XS1_PLINK_SRC_TARGET_ID_MASK"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_ID_SET", "XS1_PLINK_SRC_TARGET_ID_SET"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_ID_SHIFT", "XS1_PLINK_SRC_TARGET_ID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_ID_SIZE", "XS1_PLINK_SRC_TARGET_ID_SIZE"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE", "XS1_PLINK_SRC_TARGET_TYPE"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE_MASK", "XS1_PLINK_SRC_TARGET_TYPE_MASK"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE_SET", "XS1_PLINK_SRC_TARGET_TYPE_SET"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE_SHIFT", "XS1_PLINK_SRC_TARGET_TYPE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE_SIZE", "XS1_PLINK_SRC_TARGET_TYPE_SIZE"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DISABLE", "XS1_PLL_CLK_DISABLE"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DISABLE_MASK", "XS1_PLL_CLK_DISABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DISABLE_SET", "XS1_PLL_CLK_DISABLE_SET"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DISABLE_SHIFT", "XS1_PLL_CLK_DISABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DISABLE_SIZE", "XS1_PLL_CLK_DISABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DIVIDER", "XS1_PLL_CLK_DIVIDER"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DIVIDER_MASK", "XS1_PLL_CLK_DIVIDER_MASK"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DIVIDER_SET", "XS1_PLL_CLK_DIVIDER_SET"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DIVIDER_SHIFT", "XS1_PLL_CLK_DIVIDER_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PLL_CLK_DIVIDER_SIZE", "XS1_PLL_CLK_DIVIDER_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_BUFFERS", "XS1_PORT_CTRL0_BUFFERS"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_BUFFERS_MASK", "XS1_PORT_CTRL0_BUFFERS_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_BUFFERS_SET", "XS1_PORT_CTRL0_BUFFERS_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_BUFFERS_SHIFT", "XS1_PORT_CTRL0_BUFFERS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_BUFFERS_SIZE", "XS1_PORT_CTRL0_BUFFERS_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_COND", "XS1_PORT_CTRL0_COND"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_COND_MASK", "XS1_PORT_CTRL0_COND_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_COND_SET", "XS1_PORT_CTRL0_COND_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_COND_SHIFT", "XS1_PORT_CTRL0_COND_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_COND_SIZE", "XS1_PORT_CTRL0_COND_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_DIRECTION", "XS1_PORT_CTRL0_DIRECTION"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_DIRECTION_MASK", "XS1_PORT_CTRL0_DIRECTION_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_DIRECTION_SET", "XS1_PORT_CTRL0_DIRECTION_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_DIRECTION_SHIFT", "XS1_PORT_CTRL0_DIRECTION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_DIRECTION_SIZE", "XS1_PORT_CTRL0_DIRECTION_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_EV_VALID", "XS1_PORT_CTRL0_EV_VALID"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_EV_VALID_MASK", "XS1_PORT_CTRL0_EV_VALID_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_EV_VALID_SET", "XS1_PORT_CTRL0_EV_VALID_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_EV_VALID_SHIFT", "XS1_PORT_CTRL0_EV_VALID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_EV_VALID_SIZE", "XS1_PORT_CTRL0_EV_VALID_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED", "XS1_PORT_CTRL0_IE_ENABLED"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED_MASK", "XS1_PORT_CTRL0_IE_ENABLED_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED_SET", "XS1_PORT_CTRL0_IE_ENABLED_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED_SHIFT", "XS1_PORT_CTRL0_IE_ENABLED_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED_SIZE", "XS1_PORT_CTRL0_IE_ENABLED_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_MODE", "XS1_PORT_CTRL0_IE_MODE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_MODE_MASK", "XS1_PORT_CTRL0_IE_MODE_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_MODE_SET", "XS1_PORT_CTRL0_IE_MODE_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_MODE_SHIFT", "XS1_PORT_CTRL0_IE_MODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_IE_MODE_SIZE", "XS1_PORT_CTRL0_IE_MODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INUSE", "XS1_PORT_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INUSE_MASK", "XS1_PORT_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INUSE_SET", "XS1_PORT_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INUSE_SHIFT", "XS1_PORT_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INUSE_SIZE", "XS1_PORT_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INVERT", "XS1_PORT_CTRL0_INVERT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INVERT_MASK", "XS1_PORT_CTRL0_INVERT_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INVERT_SET", "XS1_PORT_CTRL0_INVERT_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INVERT_SHIFT", "XS1_PORT_CTRL0_INVERT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_INVERT_SIZE", "XS1_PORT_CTRL0_INVERT_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE", "XS1_PORT_CTRL0_MASTER_SLAVE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE_MASK", "XS1_PORT_CTRL0_MASTER_SLAVE_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE_SET", "XS1_PORT_CTRL0_MASTER_SLAVE_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE_SHIFT", "XS1_PORT_CTRL0_MASTER_SLAVE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE_SIZE", "XS1_PORT_CTRL0_MASTER_SLAVE_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE", "XS1_PORT_CTRL0_PORT_TYPE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE_MASK", "XS1_PORT_CTRL0_PORT_TYPE_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE_SET", "XS1_PORT_CTRL0_PORT_TYPE_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE_SHIFT", "XS1_PORT_CTRL0_PORT_TYPE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE_SIZE", "XS1_PORT_CTRL0_PORT_TYPE_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_READY_MODE", "XS1_PORT_CTRL0_READY_MODE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_READY_MODE_MASK", "XS1_PORT_CTRL0_READY_MODE_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_READY_MODE_SET", "XS1_PORT_CTRL0_READY_MODE_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_READY_MODE_SHIFT", "XS1_PORT_CTRL0_READY_MODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_READY_MODE_SIZE", "XS1_PORT_CTRL0_READY_MODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_SDELAY", "XS1_PORT_CTRL0_SDELAY"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_SDELAY_MASK", "XS1_PORT_CTRL0_SDELAY_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_SDELAY_SET", "XS1_PORT_CTRL0_SDELAY_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_SDELAY_SHIFT", "XS1_PORT_CTRL0_SDELAY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_SDELAY_SIZE", "XS1_PORT_CTRL0_SDELAY_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_NUM", "XS1_PORT_CTRL0_T_NUM"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_NUM_MASK", "XS1_PORT_CTRL0_T_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_NUM_SET", "XS1_PORT_CTRL0_T_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_NUM_SHIFT", "XS1_PORT_CTRL0_T_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_NUM_SIZE", "XS1_PORT_CTRL0_T_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_WAITING", "XS1_PORT_CTRL0_T_WAITING"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_WAITING_MASK", "XS1_PORT_CTRL0_T_WAITING_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_WAITING_SET", "XS1_PORT_CTRL0_T_WAITING_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_WAITING_SHIFT", "XS1_PORT_CTRL0_T_WAITING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL0_T_WAITING_SIZE", "XS1_PORT_CTRL0_T_WAITING_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR", "XS1_PORT_CTRL1_CHANGE_DIR"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR_MASK", "XS1_PORT_CTRL1_CHANGE_DIR_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR_SET", "XS1_PORT_CTRL1_CHANGE_DIR_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR_SHIFT", "XS1_PORT_CTRL1_CHANGE_DIR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR_SIZE", "XS1_PORT_CTRL1_CHANGE_DIR_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_DRIVE", "XS1_PORT_CTRL1_DRIVE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_DRIVE_MASK", "XS1_PORT_CTRL1_DRIVE_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_DRIVE_SET", "XS1_PORT_CTRL1_DRIVE_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_DRIVE_SHIFT", "XS1_PORT_CTRL1_DRIVE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_DRIVE_SIZE", "XS1_PORT_CTRL1_DRIVE_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_ENDIN", "XS1_PORT_CTRL1_ENDIN"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_ENDIN_MASK", "XS1_PORT_CTRL1_ENDIN_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_ENDIN_SET", "XS1_PORT_CTRL1_ENDIN_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_ENDIN_SHIFT", "XS1_PORT_CTRL1_ENDIN_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_ENDIN_SIZE", "XS1_PORT_CTRL1_ENDIN_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA", "XS1_PORT_CTRL1_HOLD_DATA"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA_MASK", "XS1_PORT_CTRL1_HOLD_DATA_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA_SET", "XS1_PORT_CTRL1_HOLD_DATA_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA_SHIFT", "XS1_PORT_CTRL1_HOLD_DATA_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA_SIZE", "XS1_PORT_CTRL1_HOLD_DATA_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED", "XS1_PORT_CTRL1_INST_COMMITTED"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED_MASK", "XS1_PORT_CTRL1_INST_COMMITTED_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED_SET", "XS1_PORT_CTRL1_INST_COMMITTED_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED_SHIFT", "XS1_PORT_CTRL1_INST_COMMITTED_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED_SIZE", "XS1_PORT_CTRL1_INST_COMMITTED_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT", "XS1_PORT_CTRL1_SREG_COUNT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT_MASK", "XS1_PORT_CTRL1_SREG_COUNT_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT_SET", "XS1_PORT_CTRL1_SREG_COUNT_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT_SHIFT", "XS1_PORT_CTRL1_SREG_COUNT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT_SIZE", "XS1_PORT_CTRL1_SREG_COUNT_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SYNCR", "XS1_PORT_CTRL1_SYNCR"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SYNCR_MASK", "XS1_PORT_CTRL1_SYNCR_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SYNCR_SET", "XS1_PORT_CTRL1_SYNCR_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SYNCR_SHIFT", "XS1_PORT_CTRL1_SYNCR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_SYNCR_SIZE", "XS1_PORT_CTRL1_SYNCR_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TIMEMET", "XS1_PORT_CTRL1_TIMEMET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TIMEMET_MASK", "XS1_PORT_CTRL1_TIMEMET_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TIMEMET_SET", "XS1_PORT_CTRL1_TIMEMET_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TIMEMET_SHIFT", "XS1_PORT_CTRL1_TIMEMET_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TIMEMET_SIZE", "XS1_PORT_CTRL1_TIMEMET_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL", "XS1_PORT_CTRL1_TREG_FULL"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL_MASK", "XS1_PORT_CTRL1_TREG_FULL_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL_SET", "XS1_PORT_CTRL1_TREG_FULL_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL_SHIFT", "XS1_PORT_CTRL1_TREG_FULL_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL_SIZE", "XS1_PORT_CTRL1_TREG_FULL_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TWIDTH", "XS1_PORT_CTRL1_TWIDTH"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TWIDTH_MASK", "XS1_PORT_CTRL1_TWIDTH_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TWIDTH_SET", "XS1_PORT_CTRL1_TWIDTH_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TWIDTH_SHIFT", "XS1_PORT_CTRL1_TWIDTH_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_TWIDTH_SIZE", "XS1_PORT_CTRL1_TWIDTH_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME", "XS1_PORT_CTRL1_WAIT_FOR_TIME"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME_MASK", "XS1_PORT_CTRL1_WAIT_FOR_TIME_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SET", "XS1_PORT_CTRL1_WAIT_FOR_TIME_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SHIFT", "XS1_PORT_CTRL1_WAIT_FOR_TIME_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SIZE", "XS1_PORT_CTRL1_WAIT_FOR_TIME_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY", "XS1_PORT_CTRL2_PIN_DELAY"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY_MASK", "XS1_PORT_CTRL2_PIN_DELAY_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY_SET", "XS1_PORT_CTRL2_PIN_DELAY_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY_SHIFT", "XS1_PORT_CTRL2_PIN_DELAY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY_SIZE", "XS1_PORT_CTRL2_PIN_DELAY_SIZE"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_TIME", "XS1_PORT_CTRL2_TIME"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_TIME_MASK", "XS1_PORT_CTRL2_TIME_MASK"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_TIME_SET", "XS1_PORT_CTRL2_TIME_SET"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_TIME_SHIFT", "XS1_PORT_CTRL2_TIME_SHIFT"], [62, 0, 1, "c.xs2a.XS1_PORT_CTRL2_TIME_SIZE", "XS1_PORT_CTRL2_TIME_SIZE"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_ARG0_NUM", "XS1_PSWITCH_DBG_ARG0_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_ARG1_NUM", "XS1_PSWITCH_DBG_ARG1_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_ARG2_NUM", "XS1_PSWITCH_DBG_ARG2_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_ARG3_NUM", "XS1_PSWITCH_DBG_ARG3_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_ARG4_NUM", "XS1_PSWITCH_DBG_ARG4_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_ARG5_NUM", "XS1_PSWITCH_DBG_ARG5_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_COMMAND_NUM", "XS1_PSWITCH_DBG_COMMAND_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_CTRL_NUM", "XS1_PSWITCH_DBG_CTRL_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_HANDLER_NUM", "XS1_PSWITCH_DBG_HANDLER_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_INT_NUM", "XS1_PSWITCH_DBG_INT_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_0_NUM", "XS1_PSWITCH_DBG_SCRATCH_0_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_1_NUM", "XS1_PSWITCH_DBG_SCRATCH_1_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_2_NUM", "XS1_PSWITCH_DBG_SCRATCH_2_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_3_NUM", "XS1_PSWITCH_DBG_SCRATCH_3_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_4_NUM", "XS1_PSWITCH_DBG_SCRATCH_4_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_5_NUM", "XS1_PSWITCH_DBG_SCRATCH_5_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_6_NUM", "XS1_PSWITCH_DBG_SCRATCH_6_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_7_NUM", "XS1_PSWITCH_DBG_SCRATCH_7_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DEVICE_ID0_NUM", "XS1_PSWITCH_DEVICE_ID0_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DEVICE_ID1_NUM", "XS1_PSWITCH_DEVICE_ID1_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DEVICE_ID2_NUM", "XS1_PSWITCH_DEVICE_ID2_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_DEVICE_ID3_NUM", "XS1_PSWITCH_DEVICE_ID3_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_PLL_CLK_DIVIDER_NUM", "XS1_PSWITCH_PLL_CLK_DIVIDER_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_SECU_CONFIG_NUM", "XS1_PSWITCH_SECU_CONFIG_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T0_PC_NUM", "XS1_PSWITCH_T0_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T0_SR_NUM", "XS1_PSWITCH_T0_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T1_PC_NUM", "XS1_PSWITCH_T1_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T1_SR_NUM", "XS1_PSWITCH_T1_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T2_PC_NUM", "XS1_PSWITCH_T2_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T2_SR_NUM", "XS1_PSWITCH_T2_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T3_PC_NUM", "XS1_PSWITCH_T3_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T3_SR_NUM", "XS1_PSWITCH_T3_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T4_PC_NUM", "XS1_PSWITCH_T4_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T4_SR_NUM", "XS1_PSWITCH_T4_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T5_PC_NUM", "XS1_PSWITCH_T5_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T5_SR_NUM", "XS1_PSWITCH_T5_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T6_PC_NUM", "XS1_PSWITCH_T6_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T6_SR_NUM", "XS1_PSWITCH_T6_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T7_PC_NUM", "XS1_PSWITCH_T7_PC_NUM"], [62, 0, 1, "c.xs2a.XS1_PSWITCH_T7_SR_NUM", "XS1_PSWITCH_T7_SR_NUM"], [62, 0, 1, "c.xs2a.XS1_PS_BOOT_CONFIG", "XS1_PS_BOOT_CONFIG"], [62, 0, 1, "c.xs2a.XS1_PS_BOOT_STATUS", "XS1_PS_BOOT_STATUS"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_ARG0_REG", "XS1_PS_DBG_ARG0_REG"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_ARG1_REG", "XS1_PS_DBG_ARG1_REG"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_ARG2_REG", "XS1_PS_DBG_ARG2_REG"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_ARG3_REG", "XS1_PS_DBG_ARG3_REG"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_ARG4_REG", "XS1_PS_DBG_ARG4_REG"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_ARG5_REG", "XS1_PS_DBG_ARG5_REG"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_COMMAND", "XS1_PS_DBG_COMMAND"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DATA", "XS1_PS_DBG_DATA"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR1_0", "XS1_PS_DBG_DWATCH_ADDR1_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR1_1", "XS1_PS_DBG_DWATCH_ADDR1_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR1_2", "XS1_PS_DBG_DWATCH_ADDR1_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR1_3", "XS1_PS_DBG_DWATCH_ADDR1_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR2_0", "XS1_PS_DBG_DWATCH_ADDR2_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR2_1", "XS1_PS_DBG_DWATCH_ADDR2_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR2_2", "XS1_PS_DBG_DWATCH_ADDR2_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR2_3", "XS1_PS_DBG_DWATCH_ADDR2_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_CTRL_0", "XS1_PS_DBG_DWATCH_CTRL_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_CTRL_1", "XS1_PS_DBG_DWATCH_CTRL_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_CTRL_2", "XS1_PS_DBG_DWATCH_CTRL_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_DWATCH_CTRL_3", "XS1_PS_DBG_DWATCH_CTRL_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_HANDLER", "XS1_PS_DBG_HANDLER"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_IBREAK_ADDR_0", "XS1_PS_DBG_IBREAK_ADDR_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_IBREAK_ADDR_1", "XS1_PS_DBG_IBREAK_ADDR_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_IBREAK_ADDR_2", "XS1_PS_DBG_IBREAK_ADDR_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_IBREAK_ADDR_3", "XS1_PS_DBG_IBREAK_ADDR_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_IBREAK_CTRL_0", "XS1_PS_DBG_IBREAK_CTRL_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_IBREAK_CTRL_1", "XS1_PS_DBG_IBREAK_CTRL_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_IBREAK_CTRL_2", "XS1_PS_DBG_IBREAK_CTRL_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_IBREAK_CTRL_3", "XS1_PS_DBG_IBREAK_CTRL_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RUN_CTRL", "XS1_PS_DBG_RUN_CTRL"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR1_0", "XS1_PS_DBG_RWATCH_ADDR1_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR1_1", "XS1_PS_DBG_RWATCH_ADDR1_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR1_2", "XS1_PS_DBG_RWATCH_ADDR1_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR1_3", "XS1_PS_DBG_RWATCH_ADDR1_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR2_0", "XS1_PS_DBG_RWATCH_ADDR2_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR2_1", "XS1_PS_DBG_RWATCH_ADDR2_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR2_2", "XS1_PS_DBG_RWATCH_ADDR2_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR2_3", "XS1_PS_DBG_RWATCH_ADDR2_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_CTRL_0", "XS1_PS_DBG_RWATCH_CTRL_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_CTRL_1", "XS1_PS_DBG_RWATCH_CTRL_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_CTRL_2", "XS1_PS_DBG_RWATCH_CTRL_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_RWATCH_CTRL_3", "XS1_PS_DBG_RWATCH_CTRL_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SCRATCH_0", "XS1_PS_DBG_SCRATCH_0"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SCRATCH_1", "XS1_PS_DBG_SCRATCH_1"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SCRATCH_2", "XS1_PS_DBG_SCRATCH_2"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SCRATCH_3", "XS1_PS_DBG_SCRATCH_3"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SCRATCH_4", "XS1_PS_DBG_SCRATCH_4"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SCRATCH_5", "XS1_PS_DBG_SCRATCH_5"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SCRATCH_6", "XS1_PS_DBG_SCRATCH_6"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SCRATCH_7", "XS1_PS_DBG_SCRATCH_7"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SPC", "XS1_PS_DBG_SPC"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SSP", "XS1_PS_DBG_SSP"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_SSR", "XS1_PS_DBG_SSR"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_TYPE", "XS1_PS_DBG_TYPE"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_T_NUM", "XS1_PS_DBG_T_NUM"], [62, 0, 1, "c.xs2a.XS1_PS_DBG_T_REG", "XS1_PS_DBG_T_REG"], [62, 0, 1, "c.xs2a.XS1_PS_RAM_BASE", "XS1_PS_RAM_BASE"], [62, 0, 1, "c.xs2a.XS1_PS_RAM_RMA", "XS1_PS_RAM_RMA"], [62, 0, 1, "c.xs2a.XS1_PS_RAM_SIZE", "XS1_PS_RAM_SIZE"], [62, 0, 1, "c.xs2a.XS1_PS_RING_OSC_CTRL", "XS1_PS_RING_OSC_CTRL"], [62, 0, 1, "c.xs2a.XS1_PS_RING_OSC_DATA0", "XS1_PS_RING_OSC_DATA0"], [62, 0, 1, "c.xs2a.XS1_PS_RING_OSC_DATA1", "XS1_PS_RING_OSC_DATA1"], [62, 0, 1, "c.xs2a.XS1_PS_RING_OSC_DATA2", "XS1_PS_RING_OSC_DATA2"], [62, 0, 1, "c.xs2a.XS1_PS_RING_OSC_DATA3", "XS1_PS_RING_OSC_DATA3"], [62, 0, 1, "c.xs2a.XS1_PS_ROM_RMA", "XS1_PS_ROM_RMA"], [62, 0, 1, "c.xs2a.XS1_PS_SECURITY_CONFIG", "XS1_PS_SECURITY_CONFIG"], [62, 0, 1, "c.xs2a.XS1_PS_UNAVAILABLE_RESOURCE", "XS1_PS_UNAVAILABLE_RESOURCE"], [62, 0, 1, "c.xs2a.XS1_PS_VECTOR_BASE", "XS1_PS_VECTOR_BASE"], [62, 0, 1, "c.xs2a.XS1_PS_XCORE_CTRL0", "XS1_PS_XCORE_CTRL0"], [62, 0, 1, "c.xs2a.XS1_RAM_ADDR_WIDTH", "XS1_RAM_ADDR_WIDTH"], [62, 0, 1, "c.xs2a.XS1_RAM_BASE", "XS1_RAM_BASE"], [62, 0, 1, "c.xs2a.XS1_RAM_MASK", "XS1_RAM_MASK"], [62, 0, 1, "c.xs2a.XS1_RAM_MASK_MASK", "XS1_RAM_MASK_MASK"], [62, 0, 1, "c.xs2a.XS1_RAM_MASK_SET", "XS1_RAM_MASK_SET"], [62, 0, 1, "c.xs2a.XS1_RAM_MASK_SHIFT", "XS1_RAM_MASK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RAM_MASK_SIZE", "XS1_RAM_MASK_SIZE"], [62, 0, 1, "c.xs2a.XS1_RAM_SIZE", "XS1_RAM_SIZE"], [62, 0, 1, "c.xs2a.XS1_RBRK_CONDITION", "XS1_RBRK_CONDITION"], [62, 0, 1, "c.xs2a.XS1_RBRK_CONDITION_MASK", "XS1_RBRK_CONDITION_MASK"], [62, 0, 1, "c.xs2a.XS1_RBRK_CONDITION_SET", "XS1_RBRK_CONDITION_SET"], [62, 0, 1, "c.xs2a.XS1_RBRK_CONDITION_SHIFT", "XS1_RBRK_CONDITION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RBRK_CONDITION_SIZE", "XS1_RBRK_CONDITION_SIZE"], [62, 0, 1, "c.xs2a.XS1_RES_ID_INVALID", "XS1_RES_ID_INVALID"], [62, 0, 1, "c.xs2a.XS1_RES_ID_PORTWIDTH", "XS1_RES_ID_PORTWIDTH"], [62, 0, 1, "c.xs2a.XS1_RES_ID_PORTWIDTH_MASK", "XS1_RES_ID_PORTWIDTH_MASK"], [62, 0, 1, "c.xs2a.XS1_RES_ID_PORTWIDTH_SET", "XS1_RES_ID_PORTWIDTH_SET"], [62, 0, 1, "c.xs2a.XS1_RES_ID_PORTWIDTH_SHIFT", "XS1_RES_ID_PORTWIDTH_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RES_ID_PORTWIDTH_SIZE", "XS1_RES_ID_PORTWIDTH_SIZE"], [62, 0, 1, "c.xs2a.XS1_RES_ID_REGID", "XS1_RES_ID_REGID"], [62, 0, 1, "c.xs2a.XS1_RES_ID_REGID_MASK", "XS1_RES_ID_REGID_MASK"], [62, 0, 1, "c.xs2a.XS1_RES_ID_REGID_SET", "XS1_RES_ID_REGID_SET"], [62, 0, 1, "c.xs2a.XS1_RES_ID_REGID_SHIFT", "XS1_RES_ID_REGID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RES_ID_REGID_SIZE", "XS1_RES_ID_REGID_SIZE"], [62, 0, 1, "c.xs2a.XS1_RES_ID_RESNUM", "XS1_RES_ID_RESNUM"], [62, 0, 1, "c.xs2a.XS1_RES_ID_RESNUM_MASK", "XS1_RES_ID_RESNUM_MASK"], [62, 0, 1, "c.xs2a.XS1_RES_ID_RESNUM_SET", "XS1_RES_ID_RESNUM_SET"], [62, 0, 1, "c.xs2a.XS1_RES_ID_RESNUM_SHIFT", "XS1_RES_ID_RESNUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RES_ID_RESNUM_SIZE", "XS1_RES_ID_RESNUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_RES_ID_TYPE", "XS1_RES_ID_TYPE"], [62, 0, 1, "c.xs2a.XS1_RES_ID_TYPE_MASK", "XS1_RES_ID_TYPE_MASK"], [62, 0, 1, "c.xs2a.XS1_RES_ID_TYPE_SET", "XS1_RES_ID_TYPE_SET"], [62, 0, 1, "c.xs2a.XS1_RES_ID_TYPE_SHIFT", "XS1_RES_ID_TYPE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RES_ID_TYPE_SIZE", "XS1_RES_ID_TYPE_SIZE"], [62, 0, 1, "c.xs2a.XS1_RES_PS_CLKSRC", "XS1_RES_PS_CLKSRC"], [62, 0, 1, "c.xs2a.XS1_RES_PS_CTRL0", "XS1_RES_PS_CTRL0"], [62, 0, 1, "c.xs2a.XS1_RES_PS_CTRL1", "XS1_RES_PS_CTRL1"], [62, 0, 1, "c.xs2a.XS1_RES_PS_CTRL2", "XS1_RES_PS_CTRL2"], [62, 0, 1, "c.xs2a.XS1_RES_PS_DATA", "XS1_RES_PS_DATA"], [62, 0, 1, "c.xs2a.XS1_RES_PS_EV", "XS1_RES_PS_EV"], [62, 0, 1, "c.xs2a.XS1_RES_PS_RDYSRC", "XS1_RES_PS_RDYSRC"], [62, 0, 1, "c.xs2a.XS1_RES_PS_TBV0", "XS1_RES_PS_TBV0"], [62, 0, 1, "c.xs2a.XS1_RES_PS_VECTOR", "XS1_RES_PS_VECTOR"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_CHANEND", "XS1_RES_TYPE_CHANEND"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_CLKBLK", "XS1_RES_TYPE_CLKBLK"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_CONFIG", "XS1_RES_TYPE_CONFIG"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_COPROC", "XS1_RES_TYPE_COPROC"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_INSTRUCTION", "XS1_RES_TYPE_INSTRUCTION"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_LOCK", "XS1_RES_TYPE_LOCK"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_PORT", "XS1_RES_TYPE_PORT"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_PS", "XS1_RES_TYPE_PS"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_SYNC", "XS1_RES_TYPE_SYNC"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_THREAD", "XS1_RES_TYPE_THREAD"], [62, 0, 1, "c.xs2a.XS1_RES_TYPE_TIMER", "XS1_RES_TYPE_TIMER"], [62, 0, 1, "c.xs2a.XS1_RET0_REG", "XS1_RET0_REG"], [62, 0, 1, "c.xs2a.XS1_RET1_REG", "XS1_RET1_REG"], [62, 0, 1, "c.xs2a.XS1_RET2_REG", "XS1_RET2_REG"], [62, 0, 1, "c.xs2a.XS1_RET3_REG", "XS1_RET3_REG"], [62, 0, 1, "c.xs2a.XS1_RGMII_DISABLE", "XS1_RGMII_DISABLE"], [62, 0, 1, "c.xs2a.XS1_RGMII_DISABLE_MASK", "XS1_RGMII_DISABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_RGMII_DISABLE_SET", "XS1_RGMII_DISABLE_SET"], [62, 0, 1, "c.xs2a.XS1_RGMII_DISABLE_SHIFT", "XS1_RGMII_DISABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RGMII_DISABLE_SIZE", "XS1_RGMII_DISABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_CORE_ENABLE", "XS1_RING_OSC_CORE_ENABLE"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_CORE_ENABLE_MASK", "XS1_RING_OSC_CORE_ENABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_CORE_ENABLE_SET", "XS1_RING_OSC_CORE_ENABLE_SET"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_CORE_ENABLE_SHIFT", "XS1_RING_OSC_CORE_ENABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_CORE_ENABLE_SIZE", "XS1_RING_OSC_CORE_ENABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_DATA", "XS1_RING_OSC_DATA"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_DATA_MASK", "XS1_RING_OSC_DATA_MASK"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_DATA_SET", "XS1_RING_OSC_DATA_SET"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_DATA_SHIFT", "XS1_RING_OSC_DATA_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_DATA_SIZE", "XS1_RING_OSC_DATA_SIZE"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE", "XS1_RING_OSC_PERPH_ENABLE"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE_MASK", "XS1_RING_OSC_PERPH_ENABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE_SET", "XS1_RING_OSC_PERPH_ENABLE_SET"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE_SHIFT", "XS1_RING_OSC_PERPH_ENABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE_SIZE", "XS1_RING_OSC_PERPH_ENABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_RMA0", "XS1_RMA0"], [62, 0, 1, "c.xs2a.XS1_RMA0_MASK", "XS1_RMA0_MASK"], [62, 0, 1, "c.xs2a.XS1_RMA0_SET", "XS1_RMA0_SET"], [62, 0, 1, "c.xs2a.XS1_RMA0_SHIFT", "XS1_RMA0_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RMA0_SIZE", "XS1_RMA0_SIZE"], [62, 0, 1, "c.xs2a.XS1_RMA1", "XS1_RMA1"], [62, 0, 1, "c.xs2a.XS1_RMA1_MASK", "XS1_RMA1_MASK"], [62, 0, 1, "c.xs2a.XS1_RMA1_SET", "XS1_RMA1_SET"], [62, 0, 1, "c.xs2a.XS1_RMA1_SHIFT", "XS1_RMA1_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RMA1_SIZE", "XS1_RMA1_SIZE"], [62, 0, 1, "c.xs2a.XS1_RMA2", "XS1_RMA2"], [62, 0, 1, "c.xs2a.XS1_RMA2_MASK", "XS1_RMA2_MASK"], [62, 0, 1, "c.xs2a.XS1_RMA2_SET", "XS1_RMA2_SET"], [62, 0, 1, "c.xs2a.XS1_RMA2_SHIFT", "XS1_RMA2_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RMA2_SIZE", "XS1_RMA2_SIZE"], [62, 0, 1, "c.xs2a.XS1_RMA3", "XS1_RMA3"], [62, 0, 1, "c.xs2a.XS1_RMA3_MASK", "XS1_RMA3_MASK"], [62, 0, 1, "c.xs2a.XS1_RMA3_SET", "XS1_RMA3_SET"], [62, 0, 1, "c.xs2a.XS1_RMA3_SHIFT", "XS1_RMA3_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RMA3_SIZE", "XS1_RMA3_SIZE"], [62, 0, 1, "c.xs2a.XS1_ROM_ADDR_WIDTH", "XS1_ROM_ADDR_WIDTH"], [62, 0, 1, "c.xs2a.XS1_ROM_BASE", "XS1_ROM_BASE"], [62, 0, 1, "c.xs2a.XS1_ROM_BASE_WIDTH", "XS1_ROM_BASE_WIDTH"], [62, 0, 1, "c.xs2a.XS1_ROM_SIZE", "XS1_ROM_SIZE"], [62, 0, 1, "c.xs2a.XS1_RX_CREDIT", "XS1_RX_CREDIT"], [62, 0, 1, "c.xs2a.XS1_RX_CREDIT_MASK", "XS1_RX_CREDIT_MASK"], [62, 0, 1, "c.xs2a.XS1_RX_CREDIT_SET", "XS1_RX_CREDIT_SET"], [62, 0, 1, "c.xs2a.XS1_RX_CREDIT_SHIFT", "XS1_RX_CREDIT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_RX_CREDIT_SIZE", "XS1_RX_CREDIT_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS", "XS1_SECUR_CFG_DISABLE_ACCESS"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS_MASK", "XS1_SECUR_CFG_DISABLE_ACCESS_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS_SET", "XS1_SECUR_CFG_DISABLE_ACCESS_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS_SHIFT", "XS1_SECUR_CFG_DISABLE_ACCESS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS_SIZE", "XS1_SECUR_CFG_DISABLE_ACCESS_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_MASK", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SET", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SHIFT", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SIZE", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG", "XS1_SECUR_CFG_DISABLE_PLL_JTAG"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_MASK", "XS1_SECUR_CFG_DISABLE_PLL_JTAG_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SET", "XS1_SECUR_CFG_DISABLE_PLL_JTAG_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SHIFT", "XS1_SECUR_CFG_DISABLE_PLL_JTAG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SIZE", "XS1_SECUR_CFG_DISABLE_PLL_JTAG_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_MASK", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SET", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SHIFT", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SIZE", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_MASK", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SET", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SHIFT", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SIZE", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK", "XS1_SECUR_CFG_OTP_MASTER_LOCK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK_MASK", "XS1_SECUR_CFG_OTP_MASTER_LOCK_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK_SET", "XS1_SECUR_CFG_OTP_MASTER_LOCK_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK_SHIFT", "XS1_SECUR_CFG_OTP_MASTER_LOCK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK_SIZE", "XS1_SECUR_CFG_OTP_MASTER_LOCK_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE", "XS1_SECUR_CFG_OTP_REDUANACY_ENABLE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_MASK", "XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SET", "XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SHIFT", "XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SIZE", "XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK", "XS1_SECUR_CFG_OTP_SECTOR_LOCK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK_MASK", "XS1_SECUR_CFG_OTP_SECTOR_LOCK_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK_SET", "XS1_SECUR_CFG_OTP_SECTOR_LOCK_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK_SHIFT", "XS1_SECUR_CFG_OTP_SECTOR_LOCK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK_SIZE", "XS1_SECUR_CFG_OTP_SECTOR_LOCK_SIZE"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT", "XS1_SECUR_CFG_SECURE_BOOT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT_MASK", "XS1_SECUR_CFG_SECURE_BOOT_MASK"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT_SET", "XS1_SECUR_CFG_SECURE_BOOT_SET"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT_SHIFT", "XS1_SECUR_CFG_SECURE_BOOT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT_SIZE", "XS1_SECUR_CFG_SECURE_BOOT_SIZE"], [62, 0, 1, "c.xs2a.XS1_SETC_BUF_BUFFERS", "XS1_SETC_BUF_BUFFERS"], [62, 0, 1, "c.xs2a.XS1_SETC_BUF_NOBUFFERS", "XS1_SETC_BUF_NOBUFFERS"], [62, 0, 1, "c.xs2a.XS1_SETC_COND_AFTER", "XS1_SETC_COND_AFTER"], [62, 0, 1, "c.xs2a.XS1_SETC_COND_EQ", "XS1_SETC_COND_EQ"], [62, 0, 1, "c.xs2a.XS1_SETC_COND_FULL", "XS1_SETC_COND_FULL"], [62, 0, 1, "c.xs2a.XS1_SETC_COND_GREATER", "XS1_SETC_COND_GREATER"], [62, 0, 1, "c.xs2a.XS1_SETC_COND_LESS", "XS1_SETC_COND_LESS"], [62, 0, 1, "c.xs2a.XS1_SETC_COND_NEQ", "XS1_SETC_COND_NEQ"], [62, 0, 1, "c.xs2a.XS1_SETC_COND_NONE", "XS1_SETC_COND_NONE"], [62, 0, 1, "c.xs2a.XS1_SETC_DRIVE_DRIVE", "XS1_SETC_DRIVE_DRIVE"], [62, 0, 1, "c.xs2a.XS1_SETC_DRIVE_PULL_DOWN", "XS1_SETC_DRIVE_PULL_DOWN"], [62, 0, 1, "c.xs2a.XS1_SETC_DRIVE_PULL_UP", "XS1_SETC_DRIVE_PULL_UP"], [62, 0, 1, "c.xs2a.XS1_SETC_IE_MODE_EVENT", "XS1_SETC_IE_MODE_EVENT"], [62, 0, 1, "c.xs2a.XS1_SETC_IE_MODE_INTERRUPT", "XS1_SETC_IE_MODE_INTERRUPT"], [62, 0, 1, "c.xs2a.XS1_SETC_INUSE_OFF", "XS1_SETC_INUSE_OFF"], [62, 0, 1, "c.xs2a.XS1_SETC_INUSE_ON", "XS1_SETC_INUSE_ON"], [62, 0, 1, "c.xs2a.XS1_SETC_INV_INVERT", "XS1_SETC_INV_INVERT"], [62, 0, 1, "c.xs2a.XS1_SETC_INV_NOINVERT", "XS1_SETC_INV_NOINVERT"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE", "XS1_SETC_LMODE"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_BUF", "XS1_SETC_LMODE_BUF"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_FALL_DELAY", "XS1_SETC_LMODE_FALL_DELAY"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_INV", "XS1_SETC_LMODE_INV"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_MASK", "XS1_SETC_LMODE_MASK"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_MS", "XS1_SETC_LMODE_MS"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_PIN_DELAY", "XS1_SETC_LMODE_PIN_DELAY"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_PORT", "XS1_SETC_LMODE_PORT"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_RDY", "XS1_SETC_LMODE_RDY"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_RISE_DELAY", "XS1_SETC_LMODE_RISE_DELAY"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_RUN", "XS1_SETC_LMODE_RUN"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_SDELAY", "XS1_SETC_LMODE_SDELAY"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_SET", "XS1_SETC_LMODE_SET"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_SHIFT", "XS1_SETC_LMODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SETC_LMODE_SIZE", "XS1_SETC_LMODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_MODE", "XS1_SETC_MMAP_MODE"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_MODE_MASK", "XS1_SETC_MMAP_MODE_MASK"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_MODE_SET", "XS1_SETC_MMAP_MODE_SET"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_MODE_SHIFT", "XS1_SETC_MMAP_MODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_MODE_SIZE", "XS1_SETC_MMAP_MODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_VALUE", "XS1_SETC_MMAP_VALUE"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_VALUE_MASK", "XS1_SETC_MMAP_VALUE_MASK"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_VALUE_SET", "XS1_SETC_MMAP_VALUE_SET"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_VALUE_SHIFT", "XS1_SETC_MMAP_VALUE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SETC_MMAP_VALUE_SIZE", "XS1_SETC_MMAP_VALUE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE", "XS1_SETC_MODE"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_COND", "XS1_SETC_MODE_COND"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_DRIVE", "XS1_SETC_MODE_DRIVE"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_IE_MODE", "XS1_SETC_MODE_IE_MODE"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_INUSE", "XS1_SETC_MODE_INUSE"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_LONG", "XS1_SETC_MODE_LONG"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_MASK", "XS1_SETC_MODE_MASK"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_SET", "XS1_SETC_MODE_SET"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_SHIFT", "XS1_SETC_MODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SETC_MODE_SIZE", "XS1_SETC_MODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SETC_MS_MASTER", "XS1_SETC_MS_MASTER"], [62, 0, 1, "c.xs2a.XS1_SETC_MS_SLAVE", "XS1_SETC_MS_SLAVE"], [62, 0, 1, "c.xs2a.XS1_SETC_PORT_CLOCKPORT", "XS1_SETC_PORT_CLOCKPORT"], [62, 0, 1, "c.xs2a.XS1_SETC_PORT_DATAPORT", "XS1_SETC_PORT_DATAPORT"], [62, 0, 1, "c.xs2a.XS1_SETC_PORT_READYPORT", "XS1_SETC_PORT_READYPORT"], [62, 0, 1, "c.xs2a.XS1_SETC_RDY_HANDSHAKE", "XS1_SETC_RDY_HANDSHAKE"], [62, 0, 1, "c.xs2a.XS1_SETC_RDY_NOREADY", "XS1_SETC_RDY_NOREADY"], [62, 0, 1, "c.xs2a.XS1_SETC_RDY_STROBED", "XS1_SETC_RDY_STROBED"], [62, 0, 1, "c.xs2a.XS1_SETC_RUN_CLRBUF", "XS1_SETC_RUN_CLRBUF"], [62, 0, 1, "c.xs2a.XS1_SETC_RUN_STARTR", "XS1_SETC_RUN_STARTR"], [62, 0, 1, "c.xs2a.XS1_SETC_RUN_STOPR", "XS1_SETC_RUN_STOPR"], [62, 0, 1, "c.xs2a.XS1_SETC_SDELAY_NOSDELAY", "XS1_SETC_SDELAY_NOSDELAY"], [62, 0, 1, "c.xs2a.XS1_SETC_SDELAY_SDELAY", "XS1_SETC_SDELAY_SDELAY"], [62, 0, 1, "c.xs2a.XS1_SETC_VALUE", "XS1_SETC_VALUE"], [62, 0, 1, "c.xs2a.XS1_SETC_VALUE_MASK", "XS1_SETC_VALUE_MASK"], [62, 0, 1, "c.xs2a.XS1_SETC_VALUE_SET", "XS1_SETC_VALUE_SET"], [62, 0, 1, "c.xs2a.XS1_SETC_VALUE_SHIFT", "XS1_SETC_VALUE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SETC_VALUE_SIZE", "XS1_SETC_VALUE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_ID", "XS1_SLINK_SRC_TARGET_ID"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_ID_MASK", "XS1_SLINK_SRC_TARGET_ID_MASK"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_ID_SET", "XS1_SLINK_SRC_TARGET_ID_SET"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_ID_SHIFT", "XS1_SLINK_SRC_TARGET_ID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_ID_SIZE", "XS1_SLINK_SRC_TARGET_ID_SIZE"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE", "XS1_SLINK_SRC_TARGET_TYPE"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE_MASK", "XS1_SLINK_SRC_TARGET_TYPE_MASK"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE_SET", "XS1_SLINK_SRC_TARGET_TYPE_SET"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE_SHIFT", "XS1_SLINK_SRC_TARGET_TYPE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE_SIZE", "XS1_SLINK_SRC_TARGET_TYPE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_ID", "XS1_SRC_TARGET_ID"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_ID_MASK", "XS1_SRC_TARGET_ID_MASK"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_ID_SET", "XS1_SRC_TARGET_ID_SET"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_ID_SHIFT", "XS1_SRC_TARGET_ID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_ID_SIZE", "XS1_SRC_TARGET_ID_SIZE"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_TYPE", "XS1_SRC_TARGET_TYPE"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_TYPE_MASK", "XS1_SRC_TARGET_TYPE_MASK"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_TYPE_SET", "XS1_SRC_TARGET_TYPE_SET"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_TYPE_SHIFT", "XS1_SRC_TARGET_TYPE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SRC_TARGET_TYPE_SIZE", "XS1_SRC_TARGET_TYPE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_DI", "XS1_SR_DI"], [62, 0, 1, "c.xs2a.XS1_SR_DI_MASK", "XS1_SR_DI_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_DI_SET", "XS1_SR_DI_SET"], [62, 0, 1, "c.xs2a.XS1_SR_DI_SHIFT", "XS1_SR_DI_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_DI_SIZE", "XS1_SR_DI_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_EEBLE", "XS1_SR_EEBLE"], [62, 0, 1, "c.xs2a.XS1_SR_EEBLE_MASK", "XS1_SR_EEBLE_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_EEBLE_SET", "XS1_SR_EEBLE_SET"], [62, 0, 1, "c.xs2a.XS1_SR_EEBLE_SHIFT", "XS1_SR_EEBLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_EEBLE_SIZE", "XS1_SR_EEBLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_FAST", "XS1_SR_FAST"], [62, 0, 1, "c.xs2a.XS1_SR_FAST_MASK", "XS1_SR_FAST_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_FAST_SET", "XS1_SR_FAST_SET"], [62, 0, 1, "c.xs2a.XS1_SR_FAST_SHIFT", "XS1_SR_FAST_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_FAST_SIZE", "XS1_SR_FAST_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_IEBLE", "XS1_SR_IEBLE"], [62, 0, 1, "c.xs2a.XS1_SR_IEBLE_MASK", "XS1_SR_IEBLE_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_IEBLE_SET", "XS1_SR_IEBLE_SET"], [62, 0, 1, "c.xs2a.XS1_SR_IEBLE_SHIFT", "XS1_SR_IEBLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_IEBLE_SIZE", "XS1_SR_IEBLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_INENB", "XS1_SR_INENB"], [62, 0, 1, "c.xs2a.XS1_SR_INENB_MASK", "XS1_SR_INENB_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_INENB_SET", "XS1_SR_INENB_SET"], [62, 0, 1, "c.xs2a.XS1_SR_INENB_SHIFT", "XS1_SR_INENB_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_INENB_SIZE", "XS1_SR_INENB_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_ININT", "XS1_SR_ININT"], [62, 0, 1, "c.xs2a.XS1_SR_ININT_MASK", "XS1_SR_ININT_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_ININT_SET", "XS1_SR_ININT_SET"], [62, 0, 1, "c.xs2a.XS1_SR_ININT_SHIFT", "XS1_SR_ININT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_ININT_SIZE", "XS1_SR_ININT_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_INK", "XS1_SR_INK"], [62, 0, 1, "c.xs2a.XS1_SR_INK_MASK", "XS1_SR_INK_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_INK_SET", "XS1_SR_INK_SET"], [62, 0, 1, "c.xs2a.XS1_SR_INK_SHIFT", "XS1_SR_INK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_INK_SIZE", "XS1_SR_INK_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_KEDI", "XS1_SR_KEDI"], [62, 0, 1, "c.xs2a.XS1_SR_KEDI_MASK", "XS1_SR_KEDI_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_KEDI_SET", "XS1_SR_KEDI_SET"], [62, 0, 1, "c.xs2a.XS1_SR_KEDI_SHIFT", "XS1_SR_KEDI_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_KEDI_SIZE", "XS1_SR_KEDI_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_QUEUE", "XS1_SR_QUEUE"], [62, 0, 1, "c.xs2a.XS1_SR_QUEUE_MASK", "XS1_SR_QUEUE_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_QUEUE_SET", "XS1_SR_QUEUE_SET"], [62, 0, 1, "c.xs2a.XS1_SR_QUEUE_SHIFT", "XS1_SR_QUEUE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_QUEUE_SIZE", "XS1_SR_QUEUE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_SINK", "XS1_SR_SINK"], [62, 0, 1, "c.xs2a.XS1_SR_SINK_MASK", "XS1_SR_SINK_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_SINK_SET", "XS1_SR_SINK_SET"], [62, 0, 1, "c.xs2a.XS1_SR_SINK_SHIFT", "XS1_SR_SINK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_SINK_SIZE", "XS1_SR_SINK_SIZE"], [62, 0, 1, "c.xs2a.XS1_SR_WAITING", "XS1_SR_WAITING"], [62, 0, 1, "c.xs2a.XS1_SR_WAITING_MASK", "XS1_SR_WAITING_MASK"], [62, 0, 1, "c.xs2a.XS1_SR_WAITING_SET", "XS1_SR_WAITING_SET"], [62, 0, 1, "c.xs2a.XS1_SR_WAITING_SHIFT", "XS1_SR_WAITING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SR_WAITING_SIZE", "XS1_SR_WAITING_SIZE"], [62, 0, 1, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM", "XS1_SSCTRL_PSCTRL_CORE_NUM"], [62, 0, 1, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM_MASK", "XS1_SSCTRL_PSCTRL_CORE_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM_SET", "XS1_SSCTRL_PSCTRL_CORE_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM_SHIFT", "XS1_SSCTRL_PSCTRL_CORE_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM_SIZE", "XS1_SSCTRL_PSCTRL_CORE_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_CLK_DIVIDER_NUM", "XS1_SSWITCH_CLK_DIVIDER_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_DEVICE_ID0_NUM", "XS1_SSWITCH_DEVICE_ID0_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_DEVICE_ID1_NUM", "XS1_SSWITCH_DEVICE_ID1_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_DEVICE_ID2_NUM", "XS1_SSWITCH_DEVICE_ID2_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_DEVICE_ID3_NUM", "XS1_SSWITCH_DEVICE_ID3_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_DIMENSION_DIRECTION0_NUM", "XS1_SSWITCH_DIMENSION_DIRECTION0_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_DIMENSION_DIRECTION1_NUM", "XS1_SSWITCH_DIMENSION_DIRECTION1_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM", "XS1_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_JTAG_DEVICE_ID_NUM", "XS1_SSWITCH_JTAG_DEVICE_ID_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_JTAG_USERCODE_NUM", "XS1_SSWITCH_JTAG_USERCODE_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_NODE_CONFIG_NUM", "XS1_SSWITCH_NODE_CONFIG_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_NODE_ID_NUM", "XS1_SSWITCH_NODE_ID_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLINK_0_NUM", "XS1_SSWITCH_PLINK_0_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLINK_1_NUM", "XS1_SSWITCH_PLINK_1_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLINK_2_NUM", "XS1_SSWITCH_PLINK_2_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLINK_3_NUM", "XS1_SSWITCH_PLINK_3_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLINK_4_NUM", "XS1_SSWITCH_PLINK_4_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLINK_5_NUM", "XS1_SSWITCH_PLINK_5_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLINK_6_NUM", "XS1_SSWITCH_PLINK_6_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLINK_7_NUM", "XS1_SSWITCH_PLINK_7_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_PLL_CTL_NUM", "XS1_SSWITCH_PLL_CTL_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_REF_CLK_DIVIDER_NUM", "XS1_SSWITCH_REF_CLK_DIVIDER_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_0_NUM", "XS1_SSWITCH_SLINK_0_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_1_NUM", "XS1_SSWITCH_SLINK_1_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_2_NUM", "XS1_SSWITCH_SLINK_2_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_3_NUM", "XS1_SSWITCH_SLINK_3_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_4_NUM", "XS1_SSWITCH_SLINK_4_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_5_NUM", "XS1_SSWITCH_SLINK_5_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_6_NUM", "XS1_SSWITCH_SLINK_6_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_7_NUM", "XS1_SSWITCH_SLINK_7_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_SLINK_8_NUM", "XS1_SSWITCH_SLINK_8_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM", "XS1_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XCORE1_GLOBAL_DEBUG_CONFIG_NUM", "XS1_SSWITCH_XCORE1_GLOBAL_DEBUG_CONFIG_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_0_NUM", "XS1_SSWITCH_XLINK_0_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_1_NUM", "XS1_SSWITCH_XLINK_1_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_2_NUM", "XS1_SSWITCH_XLINK_2_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_3_NUM", "XS1_SSWITCH_XLINK_3_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_4_NUM", "XS1_SSWITCH_XLINK_4_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_5_NUM", "XS1_SSWITCH_XLINK_5_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_6_NUM", "XS1_SSWITCH_XLINK_6_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_7_NUM", "XS1_SSWITCH_XLINK_7_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XLINK_8_NUM", "XS1_SSWITCH_XLINK_8_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XSTATIC_0_NUM", "XS1_SSWITCH_XSTATIC_0_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XSTATIC_1_NUM", "XS1_SSWITCH_XSTATIC_1_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XSTATIC_2_NUM", "XS1_SSWITCH_XSTATIC_2_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XSTATIC_3_NUM", "XS1_SSWITCH_XSTATIC_3_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XSTATIC_4_NUM", "XS1_SSWITCH_XSTATIC_4_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XSTATIC_5_NUM", "XS1_SSWITCH_XSTATIC_5_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XSTATIC_6_NUM", "XS1_SSWITCH_XSTATIC_6_NUM"], [62, 0, 1, "c.xs2a.XS1_SSWITCH_XSTATIC_7_NUM", "XS1_SSWITCH_XSTATIC_7_NUM"], [62, 0, 1, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV", "XS1_SS_CLK_DIVIDER_CLK_DIV"], [62, 0, 1, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV_MASK", "XS1_SS_CLK_DIVIDER_CLK_DIV_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV_SET", "XS1_SS_CLK_DIVIDER_CLK_DIV_SET"], [62, 0, 1, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV_SHIFT", "XS1_SS_CLK_DIVIDER_CLK_DIV_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV_SIZE", "XS1_SS_CLK_DIVIDER_CLK_DIV_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL", "XS1_SS_DEVICE_ID0_BOOT_CTRL"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL_MASK", "XS1_SS_DEVICE_ID0_BOOT_CTRL_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SET", "XS1_SS_DEVICE_ID0_BOOT_CTRL_SET"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SHIFT", "XS1_SS_DEVICE_ID0_BOOT_CTRL_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SIZE", "XS1_SS_DEVICE_ID0_BOOT_CTRL_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION", "XS1_SS_DEVICE_ID0_REVISION"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION_MASK", "XS1_SS_DEVICE_ID0_REVISION_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION_SET", "XS1_SS_DEVICE_ID0_REVISION_SET"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION_SHIFT", "XS1_SS_DEVICE_ID0_REVISION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION_SIZE", "XS1_SS_DEVICE_ID0_REVISION_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION", "XS1_SS_DEVICE_ID0_VERSION"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION_MASK", "XS1_SS_DEVICE_ID0_VERSION_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION_SET", "XS1_SS_DEVICE_ID0_VERSION_SET"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION_SHIFT", "XS1_SS_DEVICE_ID0_VERSION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION_SIZE", "XS1_SS_DEVICE_ID0_VERSION_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_MASK", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SET", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SET"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS", "XS1_SS_DEVICE_ID1_NUM_SLINKS"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS_MASK", "XS1_SS_DEVICE_ID1_NUM_SLINKS_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SET", "XS1_SS_DEVICE_ID1_NUM_SLINKS_SET"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SHIFT", "XS1_SS_DEVICE_ID1_NUM_SLINKS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SIZE", "XS1_SS_DEVICE_ID1_NUM_SLINKS_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_MASK", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SET", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SET"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SHIFT", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SIZE", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID", "XS1_SS_JTAG_DEVICE_ID_MANU_ID"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_MASK", "XS1_SS_JTAG_DEVICE_ID_MANU_ID_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SET", "XS1_SS_JTAG_DEVICE_ID_MANU_ID_SET"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SHIFT", "XS1_SS_JTAG_DEVICE_ID_MANU_ID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SIZE", "XS1_SS_JTAG_DEVICE_ID_MANU_ID_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM", "XS1_SS_JTAG_DEVICE_ID_PART_NUM"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_MASK", "XS1_SS_JTAG_DEVICE_ID_PART_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SET", "XS1_SS_JTAG_DEVICE_ID_PART_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SHIFT", "XS1_SS_JTAG_DEVICE_ID_PART_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SIZE", "XS1_SS_JTAG_DEVICE_ID_PART_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION", "XS1_SS_JTAG_DEVICE_ID_VERSION"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION_MASK", "XS1_SS_JTAG_DEVICE_ID_VERSION_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION_SET", "XS1_SS_JTAG_DEVICE_ID_VERSION_SET"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION_SHIFT", "XS1_SS_JTAG_DEVICE_ID_VERSION_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION_SIZE", "XS1_SS_JTAG_DEVICE_ID_VERSION_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID", "XS1_SS_JTAG_USERCODE_MASKID"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID_MASK", "XS1_SS_JTAG_USERCODE_MASKID_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID_SET", "XS1_SS_JTAG_USERCODE_MASKID_SET"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID_SHIFT", "XS1_SS_JTAG_USERCODE_MASKID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID_SIZE", "XS1_SS_JTAG_USERCODE_MASKID_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP", "XS1_SS_JTAG_USERCODE_OTP"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP_MASK", "XS1_SS_JTAG_USERCODE_OTP_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP_SET", "XS1_SS_JTAG_USERCODE_OTP_SET"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP_SHIFT", "XS1_SS_JTAG_USERCODE_OTP_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP_SIZE", "XS1_SS_JTAG_USERCODE_OTP_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS", "XS1_SS_NODE_CONFIG_HEADERS"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS_MASK", "XS1_SS_NODE_CONFIG_HEADERS_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS_SET", "XS1_SS_NODE_CONFIG_HEADERS_SET"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS_SHIFT", "XS1_SS_NODE_CONFIG_HEADERS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS_SIZE", "XS1_SS_NODE_CONFIG_HEADERS_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_ID_ID", "XS1_SS_NODE_ID_ID"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_ID_ID_MASK", "XS1_SS_NODE_ID_ID_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_ID_ID_SET", "XS1_SS_NODE_ID_ID_SET"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_ID_ID_SHIFT", "XS1_SS_NODE_ID_ID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_NODE_ID_ID_SIZE", "XS1_SS_NODE_ID_ID_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL", "XS1_SS_PLL_CTL_FEEDBACK_MUL"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL_MASK", "XS1_SS_PLL_CTL_FEEDBACK_MUL_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SET", "XS1_SS_PLL_CTL_FEEDBACK_MUL_SET"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SHIFT", "XS1_SS_PLL_CTL_FEEDBACK_MUL_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SIZE", "XS1_SS_PLL_CTL_FEEDBACK_MUL_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR", "XS1_SS_PLL_CTL_INPUT_DIVISOR"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR_MASK", "XS1_SS_PLL_CTL_INPUT_DIVISOR_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SET", "XS1_SS_PLL_CTL_INPUT_DIVISOR_SET"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SHIFT", "XS1_SS_PLL_CTL_INPUT_DIVISOR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SIZE", "XS1_SS_PLL_CTL_INPUT_DIVISOR_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NLOCK", "XS1_SS_PLL_CTL_NLOCK"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NLOCK_MASK", "XS1_SS_PLL_CTL_NLOCK_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NLOCK_SET", "XS1_SS_PLL_CTL_NLOCK_SET"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NLOCK_SHIFT", "XS1_SS_PLL_CTL_NLOCK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NLOCK_SIZE", "XS1_SS_PLL_CTL_NLOCK_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NRESET", "XS1_SS_PLL_CTL_NRESET"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NRESET_MASK", "XS1_SS_PLL_CTL_NRESET_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NRESET_SET", "XS1_SS_PLL_CTL_NRESET_SET"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NRESET_SHIFT", "XS1_SS_PLL_CTL_NRESET_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_NRESET_SIZE", "XS1_SS_PLL_CTL_NRESET_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR", "XS1_SS_PLL_CTL_POST_DIVISOR"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR_MASK", "XS1_SS_PLL_CTL_POST_DIVISOR_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR_SET", "XS1_SS_PLL_CTL_POST_DIVISOR_SET"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR_SHIFT", "XS1_SS_PLL_CTL_POST_DIVISOR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR_SIZE", "XS1_SS_PLL_CTL_POST_DIVISOR_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV", "XS1_SS_SSWITCH_REF_CLK_DIV"], [62, 0, 1, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV_MASK", "XS1_SS_SSWITCH_REF_CLK_DIV_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV_SET", "XS1_SS_SSWITCH_REF_CLK_DIV_SET"], [62, 0, 1, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV_SHIFT", "XS1_SS_SSWITCH_REF_CLK_DIV_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV_SIZE", "XS1_SS_SSWITCH_REF_CLK_DIV_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG", "XS1_SS_TEST_MODE_BOOT_JTAG"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG_MASK", "XS1_SS_TEST_MODE_BOOT_JTAG_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG_SET", "XS1_SS_TEST_MODE_BOOT_JTAG_SET"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG_SHIFT", "XS1_SS_TEST_MODE_BOOT_JTAG_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG_SIZE", "XS1_SS_TEST_MODE_BOOT_JTAG_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM", "XS1_SS_TEST_MODE_BOOT_RAM"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM_MASK", "XS1_SS_TEST_MODE_BOOT_RAM_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM_SET", "XS1_SS_TEST_MODE_BOOT_RAM_SET"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM_SHIFT", "XS1_SS_TEST_MODE_BOOT_RAM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM_SIZE", "XS1_SS_TEST_MODE_BOOT_RAM_SIZE"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS", "XS1_SS_TEST_MODE_PLL_BYPASS"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS_MASK", "XS1_SS_TEST_MODE_PLL_BYPASS_MASK"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS_SET", "XS1_SS_TEST_MODE_PLL_BYPASS_SET"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS_SHIFT", "XS1_SS_TEST_MODE_PLL_BYPASS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS_SIZE", "XS1_SS_TEST_MODE_PLL_BYPASS_SIZE"], [62, 0, 1, "c.xs2a.XS1_STACK_OFFSET_ET", "XS1_STACK_OFFSET_ET"], [62, 0, 1, "c.xs2a.XS1_STACK_OFFSET_SED", "XS1_STACK_OFFSET_SED"], [62, 0, 1, "c.xs2a.XS1_STACK_OFFSET_SPC", "XS1_STACK_OFFSET_SPC"], [62, 0, 1, "c.xs2a.XS1_STACK_OFFSET_SSR", "XS1_STACK_OFFSET_SSR"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_INUSE", "XS1_SYNC_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_INUSE_MASK", "XS1_SYNC_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_INUSE_SET", "XS1_SYNC_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_INUSE_SHIFT", "XS1_SYNC_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_INUSE_SIZE", "XS1_SYNC_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_JOIN", "XS1_SYNC_CTRL0_JOIN"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_JOIN_MASK", "XS1_SYNC_CTRL0_JOIN_MASK"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_JOIN_SET", "XS1_SYNC_CTRL0_JOIN_SET"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_JOIN_SHIFT", "XS1_SYNC_CTRL0_JOIN_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_JOIN_SIZE", "XS1_SYNC_CTRL0_JOIN_SIZE"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MASTER", "XS1_SYNC_CTRL0_MASTER"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MASTER_MASK", "XS1_SYNC_CTRL0_MASTER_MASK"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MASTER_SET", "XS1_SYNC_CTRL0_MASTER_SET"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MASTER_SHIFT", "XS1_SYNC_CTRL0_MASTER_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MASTER_SIZE", "XS1_SYNC_CTRL0_MASTER_SIZE"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED", "XS1_SYNC_CTRL0_MSYNCED"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED_MASK", "XS1_SYNC_CTRL0_MSYNCED_MASK"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED_SET", "XS1_SYNC_CTRL0_MSYNCED_SET"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED_SHIFT", "XS1_SYNC_CTRL0_MSYNCED_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED_SIZE", "XS1_SYNC_CTRL0_MSYNCED_SIZE"], [62, 0, 1, "c.xs2a.XS1_SYNC_TBV0_SLAVES", "XS1_SYNC_TBV0_SLAVES"], [62, 0, 1, "c.xs2a.XS1_SYNC_TBV0_SLAVES_MASK", "XS1_SYNC_TBV0_SLAVES_MASK"], [62, 0, 1, "c.xs2a.XS1_SYNC_TBV0_SLAVES_SET", "XS1_SYNC_TBV0_SLAVES_SET"], [62, 0, 1, "c.xs2a.XS1_SYNC_TBV0_SLAVES_SHIFT", "XS1_SYNC_TBV0_SLAVES_SHIFT"], [62, 0, 1, "c.xs2a.XS1_SYNC_TBV0_SLAVES_SIZE", "XS1_SYNC_TBV0_SLAVES_SIZE"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_INUSE", "XS1_THREAD_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_INUSE_MASK", "XS1_THREAD_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_INUSE_SET", "XS1_THREAD_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_INUSE_SHIFT", "XS1_THREAD_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_INUSE_SIZE", "XS1_THREAD_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MASTER", "XS1_THREAD_CTRL0_MASTER"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MASTER_MASK", "XS1_THREAD_CTRL0_MASTER_MASK"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MASTER_SET", "XS1_THREAD_CTRL0_MASTER_SET"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MASTER_SHIFT", "XS1_THREAD_CTRL0_MASTER_SHIFT"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MASTER_SIZE", "XS1_THREAD_CTRL0_MASTER_SIZE"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MSYNC", "XS1_THREAD_CTRL0_MSYNC"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MSYNC_MASK", "XS1_THREAD_CTRL0_MSYNC_MASK"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MSYNC_SET", "XS1_THREAD_CTRL0_MSYNC_SET"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MSYNC_SHIFT", "XS1_THREAD_CTRL0_MSYNC_SHIFT"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_MSYNC_SIZE", "XS1_THREAD_CTRL0_MSYNC_SIZE"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_SSYNC", "XS1_THREAD_CTRL0_SSYNC"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_SSYNC_MASK", "XS1_THREAD_CTRL0_SSYNC_MASK"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_SSYNC_SET", "XS1_THREAD_CTRL0_SSYNC_SET"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_SSYNC_SHIFT", "XS1_THREAD_CTRL0_SSYNC_SHIFT"], [62, 0, 1, "c.xs2a.XS1_THREAD_CTRL0_SSYNC_SIZE", "XS1_THREAD_CTRL0_SSYNC_SIZE"], [62, 0, 1, "c.xs2a.XS1_THREAD_MASK", "XS1_THREAD_MASK"], [62, 0, 1, "c.xs2a.XS1_THREAD_MASK_MASK", "XS1_THREAD_MASK_MASK"], [62, 0, 1, "c.xs2a.XS1_THREAD_MASK_SET", "XS1_THREAD_MASK_SET"], [62, 0, 1, "c.xs2a.XS1_THREAD_MASK_SHIFT", "XS1_THREAD_MASK_SHIFT"], [62, 0, 1, "c.xs2a.XS1_THREAD_MASK_SIZE", "XS1_THREAD_MASK_SIZE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_COND", "XS1_TIMER_CTRL0_COND"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_COND_MASK", "XS1_TIMER_CTRL0_COND_MASK"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_COND_SET", "XS1_TIMER_CTRL0_COND_SET"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_COND_SHIFT", "XS1_TIMER_CTRL0_COND_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_COND_SIZE", "XS1_TIMER_CTRL0_COND_SIZE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID", "XS1_TIMER_CTRL0_EV_VALID"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID_MASK", "XS1_TIMER_CTRL0_EV_VALID_MASK"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID_SET", "XS1_TIMER_CTRL0_EV_VALID_SET"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID_SHIFT", "XS1_TIMER_CTRL0_EV_VALID_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID_SIZE", "XS1_TIMER_CTRL0_EV_VALID_SIZE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED", "XS1_TIMER_CTRL0_IE_ENABLED"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED_MASK", "XS1_TIMER_CTRL0_IE_ENABLED_MASK"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED_SET", "XS1_TIMER_CTRL0_IE_ENABLED_SET"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED_SHIFT", "XS1_TIMER_CTRL0_IE_ENABLED_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED_SIZE", "XS1_TIMER_CTRL0_IE_ENABLED_SIZE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE", "XS1_TIMER_CTRL0_IE_MODE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE_MASK", "XS1_TIMER_CTRL0_IE_MODE_MASK"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE_SET", "XS1_TIMER_CTRL0_IE_MODE_SET"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE_SHIFT", "XS1_TIMER_CTRL0_IE_MODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE_SIZE", "XS1_TIMER_CTRL0_IE_MODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_INUSE", "XS1_TIMER_CTRL0_INUSE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_INUSE_MASK", "XS1_TIMER_CTRL0_INUSE_MASK"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_INUSE_SET", "XS1_TIMER_CTRL0_INUSE_SET"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_INUSE_SHIFT", "XS1_TIMER_CTRL0_INUSE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_INUSE_SIZE", "XS1_TIMER_CTRL0_INUSE_SIZE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_READY", "XS1_TIMER_CTRL0_READY"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_READY_MASK", "XS1_TIMER_CTRL0_READY_MASK"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_READY_SET", "XS1_TIMER_CTRL0_READY_SET"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_READY_SHIFT", "XS1_TIMER_CTRL0_READY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_READY_SIZE", "XS1_TIMER_CTRL0_READY_SIZE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_NUM", "XS1_TIMER_CTRL0_T_NUM"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_NUM_MASK", "XS1_TIMER_CTRL0_T_NUM_MASK"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_NUM_SET", "XS1_TIMER_CTRL0_T_NUM_SET"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_NUM_SHIFT", "XS1_TIMER_CTRL0_T_NUM_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_NUM_SIZE", "XS1_TIMER_CTRL0_T_NUM_SIZE"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING", "XS1_TIMER_CTRL0_T_WAITING"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING_MASK", "XS1_TIMER_CTRL0_T_WAITING_MASK"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING_SET", "XS1_TIMER_CTRL0_T_WAITING_SET"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING_SHIFT", "XS1_TIMER_CTRL0_T_WAITING_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING_SIZE", "XS1_TIMER_CTRL0_T_WAITING_SIZE"], [62, 0, 1, "c.xs2a.XS1_TRAP_KCALL_OFFSET", "XS1_TRAP_KCALL_OFFSET"], [62, 0, 1, "c.xs2a.XS1_TX_CREDIT", "XS1_TX_CREDIT"], [62, 0, 1, "c.xs2a.XS1_TX_CREDIT_MASK", "XS1_TX_CREDIT_MASK"], [62, 0, 1, "c.xs2a.XS1_TX_CREDIT_SET", "XS1_TX_CREDIT_SET"], [62, 0, 1, "c.xs2a.XS1_TX_CREDIT_SHIFT", "XS1_TX_CREDIT_SHIFT"], [62, 0, 1, "c.xs2a.XS1_TX_CREDIT_SIZE", "XS1_TX_CREDIT_SIZE"], [62, 0, 1, "c.xs2a.XS1_VECTOR_BASE", "XS1_VECTOR_BASE"], [62, 0, 1, "c.xs2a.XS1_VECTOR_BASE_MASK", "XS1_VECTOR_BASE_MASK"], [62, 0, 1, "c.xs2a.XS1_VECTOR_BASE_SET", "XS1_VECTOR_BASE_SET"], [62, 0, 1, "c.xs2a.XS1_VECTOR_BASE_SHIFT", "XS1_VECTOR_BASE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_VECTOR_BASE_SIZE", "XS1_VECTOR_BASE_SIZE"], [62, 0, 1, "c.xs2a.XS1_WORD_ADDRESS_BITS", "XS1_WORD_ADDRESS_BITS"], [62, 0, 1, "c.xs2a.XS1_WORD_ADDRESS_BITS_MASK", "XS1_WORD_ADDRESS_BITS_MASK"], [62, 0, 1, "c.xs2a.XS1_WORD_ADDRESS_BITS_SET", "XS1_WORD_ADDRESS_BITS_SET"], [62, 0, 1, "c.xs2a.XS1_WORD_ADDRESS_BITS_SHIFT", "XS1_WORD_ADDRESS_BITS_SHIFT"], [62, 0, 1, "c.xs2a.XS1_WORD_ADDRESS_BITS_SIZE", "XS1_WORD_ADDRESS_BITS_SIZE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SET", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SET"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_MASK", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN_MASK"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SET", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SET"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY", "XS1_XCORE_CTRL0_RGMII_DELAY"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY_MASK", "XS1_XCORE_CTRL0_RGMII_DELAY_MASK"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY_SET", "XS1_XCORE_CTRL0_RGMII_DELAY_SET"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY_SHIFT", "XS1_XCORE_CTRL0_RGMII_DELAY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY_SIZE", "XS1_XCORE_CTRL0_RGMII_DELAY_SIZE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE", "XS1_XCORE_CTRL0_RGMII_DIVIDE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE_MASK", "XS1_XCORE_CTRL0_RGMII_DIVIDE_MASK"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE_SET", "XS1_XCORE_CTRL0_RGMII_DIVIDE_SET"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE_SHIFT", "XS1_XCORE_CTRL0_RGMII_DIVIDE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE_SIZE", "XS1_XCORE_CTRL0_RGMII_DIVIDE_SIZE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE", "XS1_XCORE_CTRL0_RGMII_ENABLE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE_MASK", "XS1_XCORE_CTRL0_RGMII_ENABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE_SET", "XS1_XCORE_CTRL0_RGMII_ENABLE_SET"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE_SHIFT", "XS1_XCORE_CTRL0_RGMII_ENABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE_SIZE", "XS1_XCORE_CTRL0_RGMII_ENABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE", "XS1_XCORE_CTRL0_USB_ENABLE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE_MASK", "XS1_XCORE_CTRL0_USB_ENABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE_SET", "XS1_XCORE_CTRL0_USB_ENABLE_SET"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE_SHIFT", "XS1_XCORE_CTRL0_USB_ENABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE_SIZE", "XS1_XCORE_CTRL0_USB_ENABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE", "XS1_XCORE_CTRL0_USB_MODE"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE_MASK", "XS1_XCORE_CTRL0_USB_MODE_MASK"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE_SET", "XS1_XCORE_CTRL0_USB_MODE_SET"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE_SHIFT", "XS1_XCORE_CTRL0_USB_MODE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE_SIZE", "XS1_XCORE_CTRL0_USB_MODE_SIZE"], [62, 0, 1, "c.xs2a.XS1_XLINK_ENABLE", "XS1_XLINK_ENABLE"], [62, 0, 1, "c.xs2a.XS1_XLINK_ENABLE_MASK", "XS1_XLINK_ENABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_XLINK_ENABLE_SET", "XS1_XLINK_ENABLE_SET"], [62, 0, 1, "c.xs2a.XS1_XLINK_ENABLE_SHIFT", "XS1_XLINK_ENABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XLINK_ENABLE_SIZE", "XS1_XLINK_ENABLE_SIZE"], [62, 0, 1, "c.xs2a.XS1_XLINK_HELLO", "XS1_XLINK_HELLO"], [62, 0, 1, "c.xs2a.XS1_XLINK_HELLO_MASK", "XS1_XLINK_HELLO_MASK"], [62, 0, 1, "c.xs2a.XS1_XLINK_HELLO_SET", "XS1_XLINK_HELLO_SET"], [62, 0, 1, "c.xs2a.XS1_XLINK_HELLO_SHIFT", "XS1_XLINK_HELLO_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XLINK_HELLO_SIZE", "XS1_XLINK_HELLO_SIZE"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY", "XS1_XLINK_INTER_TOKEN_DELAY"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY_MASK", "XS1_XLINK_INTER_TOKEN_DELAY_MASK"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY_SET", "XS1_XLINK_INTER_TOKEN_DELAY_SET"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY_SHIFT", "XS1_XLINK_INTER_TOKEN_DELAY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY_SIZE", "XS1_XLINK_INTER_TOKEN_DELAY_SIZE"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY", "XS1_XLINK_INTRA_TOKEN_DELAY"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY_MASK", "XS1_XLINK_INTRA_TOKEN_DELAY_MASK"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY_SET", "XS1_XLINK_INTRA_TOKEN_DELAY_SET"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY_SHIFT", "XS1_XLINK_INTRA_TOKEN_DELAY_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY_SIZE", "XS1_XLINK_INTRA_TOKEN_DELAY_SIZE"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_ERROR", "XS1_XLINK_RX_ERROR"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_ERROR_MASK", "XS1_XLINK_RX_ERROR_MASK"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_ERROR_SET", "XS1_XLINK_RX_ERROR_SET"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_ERROR_SHIFT", "XS1_XLINK_RX_ERROR_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_ERROR_SIZE", "XS1_XLINK_RX_ERROR_SIZE"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_RESET", "XS1_XLINK_RX_RESET"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_RESET_MASK", "XS1_XLINK_RX_RESET_MASK"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_RESET_SET", "XS1_XLINK_RX_RESET_SET"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_RESET_SHIFT", "XS1_XLINK_RX_RESET_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XLINK_RX_RESET_SIZE", "XS1_XLINK_RX_RESET_SIZE"], [62, 0, 1, "c.xs2a.XS1_XLINK_WIDE", "XS1_XLINK_WIDE"], [62, 0, 1, "c.xs2a.XS1_XLINK_WIDE_MASK", "XS1_XLINK_WIDE_MASK"], [62, 0, 1, "c.xs2a.XS1_XLINK_WIDE_SET", "XS1_XLINK_WIDE_SET"], [62, 0, 1, "c.xs2a.XS1_XLINK_WIDE_SHIFT", "XS1_XLINK_WIDE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XLINK_WIDE_SIZE", "XS1_XLINK_WIDE_SIZE"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END", "XS1_XSTATIC_DEST_CHAN_END"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END_MASK", "XS1_XSTATIC_DEST_CHAN_END_MASK"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END_SET", "XS1_XSTATIC_DEST_CHAN_END_SET"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END_SHIFT", "XS1_XSTATIC_DEST_CHAN_END_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END_SIZE", "XS1_XSTATIC_DEST_CHAN_END_SIZE"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_PROC", "XS1_XSTATIC_DEST_PROC"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_PROC_MASK", "XS1_XSTATIC_DEST_PROC_MASK"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_PROC_SET", "XS1_XSTATIC_DEST_PROC_SET"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_PROC_SHIFT", "XS1_XSTATIC_DEST_PROC_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_DEST_PROC_SIZE", "XS1_XSTATIC_DEST_PROC_SIZE"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_ENABLE", "XS1_XSTATIC_ENABLE"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_ENABLE_MASK", "XS1_XSTATIC_ENABLE_MASK"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_ENABLE_SET", "XS1_XSTATIC_ENABLE_SET"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_ENABLE_SHIFT", "XS1_XSTATIC_ENABLE_SHIFT"], [62, 0, 1, "c.xs2a.XS1_XSTATIC_ENABLE_SIZE", "XS1_XSTATIC_ENABLE_SIZE"]], "xs3a": [[63, 0, 1, "c.xs3a.XS1_ACK_TOKEN", "XS1_ACK_TOKEN"], [63, 0, 1, "c.xs3a.XS1_ALL_BITS", "XS1_ALL_BITS"], [63, 0, 1, "c.xs3a.XS1_ALL_BITS_MASK", "XS1_ALL_BITS_MASK"], [63, 0, 1, "c.xs3a.XS1_ALL_BITS_SET", "XS1_ALL_BITS_SET"], [63, 0, 1, "c.xs3a.XS1_ALL_BITS_SHIFT", "XS1_ALL_BITS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_ALL_BITS_SIZE", "XS1_ALL_BITS_SIZE"], [63, 0, 1, "c.xs3a.XS1_ARG0_REG", "XS1_ARG0_REG"], [63, 0, 1, "c.xs3a.XS1_ARG1_REG", "XS1_ARG1_REG"], [63, 0, 1, "c.xs3a.XS1_ARG2_REG", "XS1_ARG2_REG"], [63, 0, 1, "c.xs3a.XS1_ARG3_REG", "XS1_ARG3_REG"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_MASK", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SET", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SHIFT", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SIZE", "XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SIZE"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM", "XS1_BOOT_CONFIG_BOOT_FROM_RAM"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_MASK", "XS1_BOOT_CONFIG_BOOT_FROM_RAM_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SET", "XS1_BOOT_CONFIG_BOOT_FROM_RAM_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SHIFT", "XS1_BOOT_CONFIG_BOOT_FROM_RAM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SIZE", "XS1_BOOT_CONFIG_BOOT_FROM_RAM_SIZE"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_MASK", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SET", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SHIFT", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SIZE", "XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SIZE"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_MASK", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SET", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SHIFT", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SIZE", "XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SIZE"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS", "XS1_BOOT_CONFIG_PLL_MODE_PINS"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS_MASK", "XS1_BOOT_CONFIG_PLL_MODE_PINS_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SET", "XS1_BOOT_CONFIG_PLL_MODE_PINS_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SHIFT", "XS1_BOOT_CONFIG_PLL_MODE_PINS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SIZE", "XS1_BOOT_CONFIG_PLL_MODE_PINS_SIZE"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR", "XS1_BOOT_CONFIG_PROCESSOR"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR_MASK", "XS1_BOOT_CONFIG_PROCESSOR_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR_SET", "XS1_BOOT_CONFIG_PROCESSOR_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR_SHIFT", "XS1_BOOT_CONFIG_PROCESSOR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR_SIZE", "XS1_BOOT_CONFIG_PROCESSOR_SIZE"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT", "XS1_BOOT_CONFIG_SECURE_BOOT"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT_MASK", "XS1_BOOT_CONFIG_SECURE_BOOT_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT_SET", "XS1_BOOT_CONFIG_SECURE_BOOT_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT_SHIFT", "XS1_BOOT_CONFIG_SECURE_BOOT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT_SIZE", "XS1_BOOT_CONFIG_SECURE_BOOT_SIZE"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_BITS", "XS1_BOOT_STATUS_BITS"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_BITS_MASK", "XS1_BOOT_STATUS_BITS_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_BITS_SET", "XS1_BOOT_STATUS_BITS_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_BITS_SHIFT", "XS1_BOOT_STATUS_BITS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_BITS_SIZE", "XS1_BOOT_STATUS_BITS_SIZE"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_LEDS", "XS1_BOOT_STATUS_LEDS"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_LEDS_MASK", "XS1_BOOT_STATUS_LEDS_MASK"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_LEDS_SET", "XS1_BOOT_STATUS_LEDS_SET"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_LEDS_SHIFT", "XS1_BOOT_STATUS_LEDS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BOOT_STATUS_LEDS_SIZE", "XS1_BOOT_STATUS_LEDS_SIZE"], [63, 0, 1, "c.xs3a.XS1_BRK_ENABLE", "XS1_BRK_ENABLE"], [63, 0, 1, "c.xs3a.XS1_BRK_ENABLE_MASK", "XS1_BRK_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_BRK_ENABLE_SET", "XS1_BRK_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_BRK_ENABLE_SHIFT", "XS1_BRK_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BRK_ENABLE_SIZE", "XS1_BRK_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_BRK_LOAD", "XS1_BRK_LOAD"], [63, 0, 1, "c.xs3a.XS1_BRK_LOAD_MASK", "XS1_BRK_LOAD_MASK"], [63, 0, 1, "c.xs3a.XS1_BRK_LOAD_SET", "XS1_BRK_LOAD_SET"], [63, 0, 1, "c.xs3a.XS1_BRK_LOAD_SHIFT", "XS1_BRK_LOAD_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BRK_LOAD_SIZE", "XS1_BRK_LOAD_SIZE"], [63, 0, 1, "c.xs3a.XS1_BRK_THREADS", "XS1_BRK_THREADS"], [63, 0, 1, "c.xs3a.XS1_BRK_THREADS_MASK", "XS1_BRK_THREADS_MASK"], [63, 0, 1, "c.xs3a.XS1_BRK_THREADS_SET", "XS1_BRK_THREADS_SET"], [63, 0, 1, "c.xs3a.XS1_BRK_THREADS_SHIFT", "XS1_BRK_THREADS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_BRK_THREADS_SIZE", "XS1_BRK_THREADS_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID", "XS1_CHANEND_CTRL0_EV_VALID"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID_MASK", "XS1_CHANEND_CTRL0_EV_VALID_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID_SET", "XS1_CHANEND_CTRL0_EV_VALID_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID_SHIFT", "XS1_CHANEND_CTRL0_EV_VALID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID_SIZE", "XS1_CHANEND_CTRL0_EV_VALID_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED", "XS1_CHANEND_CTRL0_IE_ENABLED"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED_MASK", "XS1_CHANEND_CTRL0_IE_ENABLED_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED_SET", "XS1_CHANEND_CTRL0_IE_ENABLED_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED_SHIFT", "XS1_CHANEND_CTRL0_IE_ENABLED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED_SIZE", "XS1_CHANEND_CTRL0_IE_ENABLED_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE", "XS1_CHANEND_CTRL0_IE_MODE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE_MASK", "XS1_CHANEND_CTRL0_IE_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE_SET", "XS1_CHANEND_CTRL0_IE_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE_SHIFT", "XS1_CHANEND_CTRL0_IE_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE_SIZE", "XS1_CHANEND_CTRL0_IE_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_INUSE", "XS1_CHANEND_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_INUSE_MASK", "XS1_CHANEND_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_INUSE_SET", "XS1_CHANEND_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_INUSE_SHIFT", "XS1_CHANEND_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_INUSE_SIZE", "XS1_CHANEND_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY", "XS1_CHANEND_CTRL0_IN_READY"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY_MASK", "XS1_CHANEND_CTRL0_IN_READY_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY_SET", "XS1_CHANEND_CTRL0_IN_READY_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY_SHIFT", "XS1_CHANEND_CTRL0_IN_READY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY_SIZE", "XS1_CHANEND_CTRL0_IN_READY_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM", "XS1_CHANEND_CTRL0_IN_T_NUM"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM_MASK", "XS1_CHANEND_CTRL0_IN_T_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM_SET", "XS1_CHANEND_CTRL0_IN_T_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM_SHIFT", "XS1_CHANEND_CTRL0_IN_T_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM_SIZE", "XS1_CHANEND_CTRL0_IN_T_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING", "XS1_CHANEND_CTRL0_IN_WAITING"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING_MASK", "XS1_CHANEND_CTRL0_IN_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING_SET", "XS1_CHANEND_CTRL0_IN_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING_SHIFT", "XS1_CHANEND_CTRL0_IN_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING_SIZE", "XS1_CHANEND_CTRL0_IN_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY", "XS1_CHANEND_CTRL0_OUT_READY"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY_MASK", "XS1_CHANEND_CTRL0_OUT_READY_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY_SET", "XS1_CHANEND_CTRL0_OUT_READY_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY_SHIFT", "XS1_CHANEND_CTRL0_OUT_READY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY_SIZE", "XS1_CHANEND_CTRL0_OUT_READY_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM", "XS1_CHANEND_CTRL0_OUT_T_NUM"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM_MASK", "XS1_CHANEND_CTRL0_OUT_T_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM_SET", "XS1_CHANEND_CTRL0_OUT_T_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM_SHIFT", "XS1_CHANEND_CTRL0_OUT_T_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM_SIZE", "XS1_CHANEND_CTRL0_OUT_T_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING", "XS1_CHANEND_CTRL0_OUT_WAITING"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING_MASK", "XS1_CHANEND_CTRL0_OUT_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING_SET", "XS1_CHANEND_CTRL0_OUT_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING_SHIFT", "XS1_CHANEND_CTRL0_OUT_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING_SIZE", "XS1_CHANEND_CTRL0_OUT_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_CHANNUM", "XS1_CHAN_ID_CHANNUM"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_CHANNUM_MASK", "XS1_CHAN_ID_CHANNUM_MASK"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_CHANNUM_SET", "XS1_CHAN_ID_CHANNUM_SET"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_CHANNUM_SHIFT", "XS1_CHAN_ID_CHANNUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_CHANNUM_SIZE", "XS1_CHAN_ID_CHANNUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_NODE", "XS1_CHAN_ID_NODE"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_NODE_MASK", "XS1_CHAN_ID_NODE_MASK"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_NODE_SET", "XS1_CHAN_ID_NODE_SET"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_NODE_SHIFT", "XS1_CHAN_ID_NODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_NODE_SIZE", "XS1_CHAN_ID_NODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_PROCESSOR", "XS1_CHAN_ID_PROCESSOR"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_PROCESSOR_MASK", "XS1_CHAN_ID_PROCESSOR_MASK"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_PROCESSOR_SET", "XS1_CHAN_ID_PROCESSOR_SET"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_PROCESSOR_SHIFT", "XS1_CHAN_ID_PROCESSOR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CHAN_ID_PROCESSOR_SIZE", "XS1_CHAN_ID_PROCESSOR_SIZE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_1", "XS1_CLKBLK_1"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_2", "XS1_CLKBLK_2"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_3", "XS1_CLKBLK_3"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_4", "XS1_CLKBLK_4"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_5", "XS1_CLKBLK_5"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_6", "XS1_CLKBLK_6"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_7", "XS1_CLKBLK_7"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE", "XS1_CLKBLK_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE_MASK", "XS1_CLKBLK_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE_SET", "XS1_CLKBLK_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE_SHIFT", "XS1_CLKBLK_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE_SIZE", "XS1_CLKBLK_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED", "XS1_CLKBLK_CTRL0_STARTED"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED_MASK", "XS1_CLKBLK_CTRL0_STARTED_MASK"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED_SET", "XS1_CLKBLK_CTRL0_STARTED_SET"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED_SHIFT", "XS1_CLKBLK_CTRL0_STARTED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED_SIZE", "XS1_CLKBLK_CTRL0_STARTED_SIZE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING", "XS1_CLKBLK_CTRL0_STOPPING"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING_MASK", "XS1_CLKBLK_CTRL0_STOPPING_MASK"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING_SET", "XS1_CLKBLK_CTRL0_STOPPING_SET"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING_SHIFT", "XS1_CLKBLK_CTRL0_STOPPING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING_SIZE", "XS1_CLKBLK_CTRL0_STOPPING_SIZE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM", "XS1_CLKBLK_CTRL0_T_NUM"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM_MASK", "XS1_CLKBLK_CTRL0_T_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM_SET", "XS1_CLKBLK_CTRL0_T_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM_SHIFT", "XS1_CLKBLK_CTRL0_T_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM_SIZE", "XS1_CLKBLK_CTRL0_T_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING", "XS1_CLKBLK_CTRL0_T_WAITING"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING_MASK", "XS1_CLKBLK_CTRL0_T_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING_SET", "XS1_CLKBLK_CTRL0_T_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING_SHIFT", "XS1_CLKBLK_CTRL0_T_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING_SIZE", "XS1_CLKBLK_CTRL0_T_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY", "XS1_CLKBLK_CTRL1_FALL_DELAY"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY_MASK", "XS1_CLKBLK_CTRL1_FALL_DELAY_MASK"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY_SET", "XS1_CLKBLK_CTRL1_FALL_DELAY_SET"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY_SHIFT", "XS1_CLKBLK_CTRL1_FALL_DELAY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY_SIZE", "XS1_CLKBLK_CTRL1_FALL_DELAY_SIZE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY", "XS1_CLKBLK_CTRL1_RISE_DELAY"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY_MASK", "XS1_CLKBLK_CTRL1_RISE_DELAY_MASK"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY_SET", "XS1_CLKBLK_CTRL1_RISE_DELAY_SET"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY_SHIFT", "XS1_CLKBLK_CTRL1_RISE_DELAY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY_SIZE", "XS1_CLKBLK_CTRL1_RISE_DELAY_SIZE"], [63, 0, 1, "c.xs3a.XS1_CLKBLK_REF", "XS1_CLKBLK_REF"], [63, 0, 1, "c.xs3a.XS1_CLK_REF", "XS1_CLK_REF"], [63, 0, 1, "c.xs3a.XS1_CLK_XCORE", "XS1_CLK_XCORE"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_INUSE", "XS1_COPROC_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_INUSE_MASK", "XS1_COPROC_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_INUSE_SET", "XS1_COPROC_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_INUSE_SHIFT", "XS1_COPROC_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_INUSE_SIZE", "XS1_COPROC_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT", "XS1_COPROC_CTRL0_OWNT"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_MASK", "XS1_COPROC_CTRL0_OWNT_MASK"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_SET", "XS1_COPROC_CTRL0_OWNT_SET"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_SHIFT", "XS1_COPROC_CTRL0_OWNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_SIZE", "XS1_COPROC_CTRL0_OWNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V", "XS1_COPROC_CTRL0_OWNT_V"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V_MASK", "XS1_COPROC_CTRL0_OWNT_V_MASK"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V_SET", "XS1_COPROC_CTRL0_OWNT_V_SET"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V_SHIFT", "XS1_COPROC_CTRL0_OWNT_V_SHIFT"], [63, 0, 1, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V_SIZE", "XS1_COPROC_CTRL0_OWNT_V_SIZE"], [63, 0, 1, "c.xs3a.XS1_COPROC_TBV0_WAITING", "XS1_COPROC_TBV0_WAITING"], [63, 0, 1, "c.xs3a.XS1_COPROC_TBV0_WAITING_MASK", "XS1_COPROC_TBV0_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_COPROC_TBV0_WAITING_SET", "XS1_COPROC_TBV0_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_COPROC_TBV0_WAITING_SHIFT", "XS1_COPROC_TBV0_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_COPROC_TBV0_WAITING_SIZE", "XS1_COPROC_TBV0_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_CORE1_DISABLE", "XS1_CORE1_DISABLE"], [63, 0, 1, "c.xs3a.XS1_CORE1_DISABLE_MASK", "XS1_CORE1_DISABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_CORE1_DISABLE_SET", "XS1_CORE1_DISABLE_SET"], [63, 0, 1, "c.xs3a.XS1_CORE1_DISABLE_SHIFT", "XS1_CORE1_DISABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_CORE1_DISABLE_SIZE", "XS1_CORE1_DISABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_CRC5_RESULT_WIDTH", "XS1_CRC5_RESULT_WIDTH"], [63, 0, 1, "c.xs3a.XS1_CT_ACK", "XS1_CT_ACK"], [63, 0, 1, "c.xs3a.XS1_CT_CALL", "XS1_CT_CALL"], [63, 0, 1, "c.xs3a.XS1_CT_END", "XS1_CT_END"], [63, 0, 1, "c.xs3a.XS1_CT_NACK", "XS1_CT_NACK"], [63, 0, 1, "c.xs3a.XS1_CT_PAUSE", "XS1_CT_PAUSE"], [63, 0, 1, "c.xs3a.XS1_CT_PSCTRL", "XS1_CT_PSCTRL"], [63, 0, 1, "c.xs3a.XS1_CT_READ1", "XS1_CT_READ1"], [63, 0, 1, "c.xs3a.XS1_CT_READ2", "XS1_CT_READ2"], [63, 0, 1, "c.xs3a.XS1_CT_READ4", "XS1_CT_READ4"], [63, 0, 1, "c.xs3a.XS1_CT_READ8", "XS1_CT_READ8"], [63, 0, 1, "c.xs3a.XS1_CT_READC", "XS1_CT_READC"], [63, 0, 1, "c.xs3a.XS1_CT_READN", "XS1_CT_READN"], [63, 0, 1, "c.xs3a.XS1_CT_SSCTRL", "XS1_CT_SSCTRL"], [63, 0, 1, "c.xs3a.XS1_CT_START_TRANSACTION", "XS1_CT_START_TRANSACTION"], [63, 0, 1, "c.xs3a.XS1_CT_WRITE1", "XS1_CT_WRITE1"], [63, 0, 1, "c.xs3a.XS1_CT_WRITE2", "XS1_CT_WRITE2"], [63, 0, 1, "c.xs3a.XS1_CT_WRITE4", "XS1_CT_WRITE4"], [63, 0, 1, "c.xs3a.XS1_CT_WRITE8", "XS1_CT_WRITE8"], [63, 0, 1, "c.xs3a.XS1_CT_WRITEC", "XS1_CT_WRITEC"], [63, 0, 1, "c.xs3a.XS1_CT_WRITEN", "XS1_CT_WRITEN"], [63, 0, 1, "c.xs3a.XS1_DBG_BUFFER_WORDS", "XS1_DBG_BUFFER_WORDS"], [63, 0, 1, "c.xs3a.XS1_DBG_CAUSE_DCALL", "XS1_DBG_CAUSE_DCALL"], [63, 0, 1, "c.xs3a.XS1_DBG_CAUSE_DWATCH", "XS1_DBG_CAUSE_DWATCH"], [63, 0, 1, "c.xs3a.XS1_DBG_CAUSE_HOST", "XS1_DBG_CAUSE_HOST"], [63, 0, 1, "c.xs3a.XS1_DBG_CAUSE_IBREAK", "XS1_DBG_CAUSE_IBREAK"], [63, 0, 1, "c.xs3a.XS1_DBG_CAUSE_NONE", "XS1_DBG_CAUSE_NONE"], [63, 0, 1, "c.xs3a.XS1_DBG_CAUSE_RWATCH", "XS1_DBG_CAUSE_RWATCH"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_ACK", "XS1_DBG_CMD_ACK"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_CALL", "XS1_DBG_CMD_CALL"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_GETPS", "XS1_DBG_CMD_GETPS"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_GETSTATE", "XS1_DBG_CMD_GETSTATE"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_NACK", "XS1_DBG_CMD_NACK"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_READ", "XS1_DBG_CMD_READ"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_READ4PI", "XS1_DBG_CMD_READ4PI"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_READSSWITCH", "XS1_DBG_CMD_READSSWITCH"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_READVEC", "XS1_DBG_CMD_READVEC"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_RFDBG", "XS1_DBG_CMD_RFDBG"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_SETPS", "XS1_DBG_CMD_SETPS"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_SETSTATE", "XS1_DBG_CMD_SETSTATE"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_WRITE", "XS1_DBG_CMD_WRITE"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_WRITE4PI", "XS1_DBG_CMD_WRITE4PI"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_WRITESSWITCH", "XS1_DBG_CMD_WRITESSWITCH"], [63, 0, 1, "c.xs3a.XS1_DBG_CMD_WRITEVEC", "XS1_DBG_CMD_WRITEVEC"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO", "XS1_DBG_CTRL_PSWITCH_RO"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT", "XS1_DBG_CTRL_PSWITCH_RO_EXT"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT_MASK", "XS1_DBG_CTRL_PSWITCH_RO_EXT_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SET", "XS1_DBG_CTRL_PSWITCH_RO_EXT_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SHIFT", "XS1_DBG_CTRL_PSWITCH_RO_EXT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SIZE", "XS1_DBG_CTRL_PSWITCH_RO_EXT_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_MASK", "XS1_DBG_CTRL_PSWITCH_RO_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_SET", "XS1_DBG_CTRL_PSWITCH_RO_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_SHIFT", "XS1_DBG_CTRL_PSWITCH_RO_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_SIZE", "XS1_DBG_CTRL_PSWITCH_RO_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_IN_DBG", "XS1_DBG_INT_IN_DBG"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_IN_DBG_MASK", "XS1_DBG_INT_IN_DBG_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_IN_DBG_SET", "XS1_DBG_INT_IN_DBG_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_IN_DBG_SHIFT", "XS1_DBG_INT_IN_DBG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_IN_DBG_SIZE", "XS1_DBG_INT_IN_DBG_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_REQ_DBG", "XS1_DBG_INT_REQ_DBG"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_REQ_DBG_MASK", "XS1_DBG_INT_REQ_DBG_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_REQ_DBG_SET", "XS1_DBG_INT_REQ_DBG_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_REQ_DBG_SHIFT", "XS1_DBG_INT_REQ_DBG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_INT_REQ_DBG_SIZE", "XS1_DBG_INT_REQ_DBG_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_RUN_CTRL_STOP", "XS1_DBG_RUN_CTRL_STOP"], [63, 0, 1, "c.xs3a.XS1_DBG_RUN_CTRL_STOP_MASK", "XS1_DBG_RUN_CTRL_STOP_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_RUN_CTRL_STOP_SET", "XS1_DBG_RUN_CTRL_STOP_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_RUN_CTRL_STOP_SHIFT", "XS1_DBG_RUN_CTRL_STOP_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_RUN_CTRL_STOP_SIZE", "XS1_DBG_RUN_CTRL_STOP_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_CAUSE", "XS1_DBG_TYPE_CAUSE"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_CAUSE_MASK", "XS1_DBG_TYPE_CAUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_CAUSE_SET", "XS1_DBG_TYPE_CAUSE_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_CAUSE_SHIFT", "XS1_DBG_TYPE_CAUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_CAUSE_SIZE", "XS1_DBG_TYPE_CAUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_HW_NUM", "XS1_DBG_TYPE_HW_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_HW_NUM_MASK", "XS1_DBG_TYPE_HW_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_HW_NUM_SET", "XS1_DBG_TYPE_HW_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_HW_NUM_SHIFT", "XS1_DBG_TYPE_HW_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_HW_NUM_SIZE", "XS1_DBG_TYPE_HW_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_T_NUM", "XS1_DBG_TYPE_T_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_T_NUM_MASK", "XS1_DBG_TYPE_T_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_T_NUM_SET", "XS1_DBG_TYPE_T_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_T_NUM_SHIFT", "XS1_DBG_TYPE_T_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_TYPE_T_NUM_SIZE", "XS1_DBG_TYPE_T_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_T_NUM_NUM", "XS1_DBG_T_NUM_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_NUM_NUM_MASK", "XS1_DBG_T_NUM_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_T_NUM_NUM_SET", "XS1_DBG_T_NUM_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_T_NUM_NUM_SHIFT", "XS1_DBG_T_NUM_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_T_NUM_NUM_SIZE", "XS1_DBG_T_NUM_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_CP_NUM", "XS1_DBG_T_REG_CP_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_DP_NUM", "XS1_DBG_T_REG_DP_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_ED_NUM", "XS1_DBG_T_REG_ED_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_ET_NUM", "XS1_DBG_T_REG_ET_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_ID_NUM", "XS1_DBG_T_REG_ID_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_KEP_NUM", "XS1_DBG_T_REG_KEP_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_KSP_NUM", "XS1_DBG_T_REG_KSP_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_LR_NUM", "XS1_DBG_T_REG_LR_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_PC_NUM", "XS1_DBG_T_REG_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_REG", "XS1_DBG_T_REG_REG"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_REG_MASK", "XS1_DBG_T_REG_REG_MASK"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_REG_SET", "XS1_DBG_T_REG_REG_SET"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_REG_SHIFT", "XS1_DBG_T_REG_REG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_REG_SIZE", "XS1_DBG_T_REG_REG_SIZE"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_SED_NUM", "XS1_DBG_T_REG_SED_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_SPC_NUM", "XS1_DBG_T_REG_SPC_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_SP_NUM", "XS1_DBG_T_REG_SP_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_SR_NUM", "XS1_DBG_T_REG_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_SSR_NUM", "XS1_DBG_T_REG_SSR_NUM"], [63, 0, 1, "c.xs3a.XS1_DBG_T_REG_VEC_NUM", "XS1_DBG_T_REG_VEC_NUM"], [63, 0, 1, "c.xs3a.XS1_DBRK_CONDITION", "XS1_DBRK_CONDITION"], [63, 0, 1, "c.xs3a.XS1_DBRK_CONDITION_MASK", "XS1_DBRK_CONDITION_MASK"], [63, 0, 1, "c.xs3a.XS1_DBRK_CONDITION_SET", "XS1_DBRK_CONDITION_SET"], [63, 0, 1, "c.xs3a.XS1_DBRK_CONDITION_SHIFT", "XS1_DBRK_CONDITION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DBRK_CONDITION_SIZE", "XS1_DBRK_CONDITION_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEBUG_VECTOR", "XS1_DEBUG_VECTOR"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_NODE", "XS1_DEVICE_ID0_NODE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_NODE_MASK", "XS1_DEVICE_ID0_NODE_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_NODE_SET", "XS1_DEVICE_ID0_NODE_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_NODE_SHIFT", "XS1_DEVICE_ID0_NODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_NODE_SIZE", "XS1_DEVICE_ID0_NODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_PID", "XS1_DEVICE_ID0_PID"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_PID_MASK", "XS1_DEVICE_ID0_PID_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_PID_SET", "XS1_DEVICE_ID0_PID_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_PID_SHIFT", "XS1_DEVICE_ID0_PID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_PID_SIZE", "XS1_DEVICE_ID0_PID_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_REVISION", "XS1_DEVICE_ID0_REVISION"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_REVISION_MASK", "XS1_DEVICE_ID0_REVISION_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_REVISION_SET", "XS1_DEVICE_ID0_REVISION_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_REVISION_SHIFT", "XS1_DEVICE_ID0_REVISION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_REVISION_SIZE", "XS1_DEVICE_ID0_REVISION_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_REVISION_VALUE", "XS1_DEVICE_ID0_REVISION_VALUE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_VERSION", "XS1_DEVICE_ID0_VERSION"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_VERSION_MASK", "XS1_DEVICE_ID0_VERSION_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_VERSION_SET", "XS1_DEVICE_ID0_VERSION_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_VERSION_SHIFT", "XS1_DEVICE_ID0_VERSION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_VERSION_SIZE", "XS1_DEVICE_ID0_VERSION_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID0_VERSION_VALUE", "XS1_DEVICE_ID0_VERSION_VALUE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS", "XS1_DEVICE_ID1_NUM_CHANENDS"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS_MASK", "XS1_DEVICE_ID1_NUM_CHANENDS_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS_SET", "XS1_DEVICE_ID1_NUM_CHANENDS_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS_SHIFT", "XS1_DEVICE_ID1_NUM_CHANENDS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS_SIZE", "XS1_DEVICE_ID1_NUM_CHANENDS_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS", "XS1_DEVICE_ID1_NUM_LOCKS"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS_MASK", "XS1_DEVICE_ID1_NUM_LOCKS_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS_SET", "XS1_DEVICE_ID1_NUM_LOCKS_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS_SHIFT", "XS1_DEVICE_ID1_NUM_LOCKS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS_SIZE", "XS1_DEVICE_ID1_NUM_LOCKS_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS", "XS1_DEVICE_ID1_NUM_SYNCS"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS_MASK", "XS1_DEVICE_ID1_NUM_SYNCS_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS_SET", "XS1_DEVICE_ID1_NUM_SYNCS_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS_SHIFT", "XS1_DEVICE_ID1_NUM_SYNCS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS_SIZE", "XS1_DEVICE_ID1_NUM_SYNCS_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS", "XS1_DEVICE_ID1_NUM_THREADS"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS_MASK", "XS1_DEVICE_ID1_NUM_THREADS_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS_SET", "XS1_DEVICE_ID1_NUM_THREADS_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS_SHIFT", "XS1_DEVICE_ID1_NUM_THREADS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS_SIZE", "XS1_DEVICE_ID1_NUM_THREADS_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS", "XS1_DEVICE_ID2_NUM_CLKBLKS"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS_MASK", "XS1_DEVICE_ID2_NUM_CLKBLKS_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS_SET", "XS1_DEVICE_ID2_NUM_CLKBLKS_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS_SHIFT", "XS1_DEVICE_ID2_NUM_CLKBLKS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS_SIZE", "XS1_DEVICE_ID2_NUM_CLKBLKS_SIZE"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS", "XS1_DEVICE_ID2_NUM_TIMERS"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS_MASK", "XS1_DEVICE_ID2_NUM_TIMERS_MASK"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS_SET", "XS1_DEVICE_ID2_NUM_TIMERS_SET"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS_SHIFT", "XS1_DEVICE_ID2_NUM_TIMERS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS_SIZE", "XS1_DEVICE_ID2_NUM_TIMERS_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM0_DIR", "XS1_DIM0_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM0_DIR_MASK", "XS1_DIM0_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM0_DIR_SET", "XS1_DIM0_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM0_DIR_SHIFT", "XS1_DIM0_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM0_DIR_SIZE", "XS1_DIM0_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM1_DIR", "XS1_DIM1_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM1_DIR_MASK", "XS1_DIM1_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM1_DIR_SET", "XS1_DIM1_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM1_DIR_SHIFT", "XS1_DIM1_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM1_DIR_SIZE", "XS1_DIM1_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM2_DIR", "XS1_DIM2_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM2_DIR_MASK", "XS1_DIM2_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM2_DIR_SET", "XS1_DIM2_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM2_DIR_SHIFT", "XS1_DIM2_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM2_DIR_SIZE", "XS1_DIM2_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM3_DIR", "XS1_DIM3_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM3_DIR_MASK", "XS1_DIM3_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM3_DIR_SET", "XS1_DIM3_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM3_DIR_SHIFT", "XS1_DIM3_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM3_DIR_SIZE", "XS1_DIM3_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM4_DIR", "XS1_DIM4_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM4_DIR_MASK", "XS1_DIM4_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM4_DIR_SET", "XS1_DIM4_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM4_DIR_SHIFT", "XS1_DIM4_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM4_DIR_SIZE", "XS1_DIM4_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM5_DIR", "XS1_DIM5_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM5_DIR_MASK", "XS1_DIM5_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM5_DIR_SET", "XS1_DIM5_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM5_DIR_SHIFT", "XS1_DIM5_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM5_DIR_SIZE", "XS1_DIM5_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM6_DIR", "XS1_DIM6_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM6_DIR_MASK", "XS1_DIM6_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM6_DIR_SET", "XS1_DIM6_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM6_DIR_SHIFT", "XS1_DIM6_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM6_DIR_SIZE", "XS1_DIM6_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM7_DIR", "XS1_DIM7_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM7_DIR_MASK", "XS1_DIM7_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM7_DIR_SET", "XS1_DIM7_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM7_DIR_SHIFT", "XS1_DIM7_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM7_DIR_SIZE", "XS1_DIM7_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM8_DIR", "XS1_DIM8_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM8_DIR_MASK", "XS1_DIM8_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM8_DIR_SET", "XS1_DIM8_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM8_DIR_SHIFT", "XS1_DIM8_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM8_DIR_SIZE", "XS1_DIM8_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIM9_DIR", "XS1_DIM9_DIR"], [63, 0, 1, "c.xs3a.XS1_DIM9_DIR_MASK", "XS1_DIM9_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIM9_DIR_SET", "XS1_DIM9_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIM9_DIR_SHIFT", "XS1_DIM9_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIM9_DIR_SIZE", "XS1_DIM9_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIMA_DIR", "XS1_DIMA_DIR"], [63, 0, 1, "c.xs3a.XS1_DIMA_DIR_MASK", "XS1_DIMA_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIMA_DIR_SET", "XS1_DIMA_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIMA_DIR_SHIFT", "XS1_DIMA_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIMA_DIR_SIZE", "XS1_DIMA_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIMB_DIR", "XS1_DIMB_DIR"], [63, 0, 1, "c.xs3a.XS1_DIMB_DIR_MASK", "XS1_DIMB_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIMB_DIR_SET", "XS1_DIMB_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIMB_DIR_SHIFT", "XS1_DIMB_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIMB_DIR_SIZE", "XS1_DIMB_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIMC_DIR", "XS1_DIMC_DIR"], [63, 0, 1, "c.xs3a.XS1_DIMC_DIR_MASK", "XS1_DIMC_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIMC_DIR_SET", "XS1_DIMC_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIMC_DIR_SHIFT", "XS1_DIMC_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIMC_DIR_SIZE", "XS1_DIMC_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIMD_DIR", "XS1_DIMD_DIR"], [63, 0, 1, "c.xs3a.XS1_DIMD_DIR_MASK", "XS1_DIMD_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIMD_DIR_SET", "XS1_DIMD_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIMD_DIR_SHIFT", "XS1_DIMD_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIMD_DIR_SIZE", "XS1_DIMD_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIME_DIR", "XS1_DIME_DIR"], [63, 0, 1, "c.xs3a.XS1_DIME_DIR_MASK", "XS1_DIME_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIME_DIR_SET", "XS1_DIME_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIME_DIR_SHIFT", "XS1_DIME_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIME_DIR_SIZE", "XS1_DIME_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_DIMF_DIR", "XS1_DIMF_DIR"], [63, 0, 1, "c.xs3a.XS1_DIMF_DIR_MASK", "XS1_DIMF_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_DIMF_DIR_SET", "XS1_DIMF_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_DIMF_DIR_SHIFT", "XS1_DIMF_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_DIMF_DIR_SIZE", "XS1_DIMF_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_EOM_TOKEN", "XS1_EOM_TOKEN"], [63, 0, 1, "c.xs3a.XS1_ET_ARITHMETIC", "XS1_ET_ARITHMETIC"], [63, 0, 1, "c.xs3a.XS1_ET_ECALL", "XS1_ET_ECALL"], [63, 0, 1, "c.xs3a.XS1_ET_ILLEGAL_INSTRUCTION", "XS1_ET_ILLEGAL_INSTRUCTION"], [63, 0, 1, "c.xs3a.XS1_ET_ILLEGAL_PC", "XS1_ET_ILLEGAL_PC"], [63, 0, 1, "c.xs3a.XS1_ET_ILLEGAL_PS", "XS1_ET_ILLEGAL_PS"], [63, 0, 1, "c.xs3a.XS1_ET_ILLEGAL_RESOURCE", "XS1_ET_ILLEGAL_RESOURCE"], [63, 0, 1, "c.xs3a.XS1_ET_IOLANE", "XS1_ET_IOLANE"], [63, 0, 1, "c.xs3a.XS1_ET_KCALL", "XS1_ET_KCALL"], [63, 0, 1, "c.xs3a.XS1_ET_LINK_ERROR", "XS1_ET_LINK_ERROR"], [63, 0, 1, "c.xs3a.XS1_ET_LOAD_STORE", "XS1_ET_LOAD_STORE"], [63, 0, 1, "c.xs3a.XS1_ET_NONE", "XS1_ET_NONE"], [63, 0, 1, "c.xs3a.XS1_ET_RESOURCE_DEP", "XS1_ET_RESOURCE_DEP"], [63, 0, 1, "c.xs3a.XS1_EXCEPTION_TYPE", "XS1_EXCEPTION_TYPE"], [63, 0, 1, "c.xs3a.XS1_EXCEPTION_TYPE_MASK", "XS1_EXCEPTION_TYPE_MASK"], [63, 0, 1, "c.xs3a.XS1_EXCEPTION_TYPE_SET", "XS1_EXCEPTION_TYPE_SET"], [63, 0, 1, "c.xs3a.XS1_EXCEPTION_TYPE_SHIFT", "XS1_EXCEPTION_TYPE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_EXCEPTION_TYPE_SIZE", "XS1_EXCEPTION_TYPE_SIZE"], [63, 0, 1, "c.xs3a.XS1_EXTMEM_ADDR_WIDTH", "XS1_EXTMEM_ADDR_WIDTH"], [63, 0, 1, "c.xs3a.XS1_EXTMEM_BASE", "XS1_EXTMEM_BASE"], [63, 0, 1, "c.xs3a.XS1_EXTMEM_SIZE", "XS1_EXTMEM_SIZE"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE", "XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SET", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SET"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE", "XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE", "XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE", "XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_MASK", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_MASK"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SET", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SET"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SHIFT", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SIZE", "XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SIZE"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM", "XS1_HEADER_1BYTE_CHANNUM"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM_MASK", "XS1_HEADER_1BYTE_CHANNUM_MASK"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM_SET", "XS1_HEADER_1BYTE_CHANNUM_SET"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM_SHIFT", "XS1_HEADER_1BYTE_CHANNUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM_SIZE", "XS1_HEADER_1BYTE_CHANNUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_NODE", "XS1_HEADER_1BYTE_NODE"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_NODE_MASK", "XS1_HEADER_1BYTE_NODE_MASK"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_NODE_SET", "XS1_HEADER_1BYTE_NODE_SET"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_NODE_SHIFT", "XS1_HEADER_1BYTE_NODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_NODE_SIZE", "XS1_HEADER_1BYTE_NODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR", "XS1_HEADER_1BYTE_PROCESSOR"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR_MASK", "XS1_HEADER_1BYTE_PROCESSOR_MASK"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR_SET", "XS1_HEADER_1BYTE_PROCESSOR_SET"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR_SHIFT", "XS1_HEADER_1BYTE_PROCESSOR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR_SIZE", "XS1_HEADER_1BYTE_PROCESSOR_SIZE"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM", "XS1_HEADER_3BYTE_CHANNUM"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM_MASK", "XS1_HEADER_3BYTE_CHANNUM_MASK"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM_SET", "XS1_HEADER_3BYTE_CHANNUM_SET"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM_SHIFT", "XS1_HEADER_3BYTE_CHANNUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM_SIZE", "XS1_HEADER_3BYTE_CHANNUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_NODE", "XS1_HEADER_3BYTE_NODE"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_NODE_MASK", "XS1_HEADER_3BYTE_NODE_MASK"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_NODE_SET", "XS1_HEADER_3BYTE_NODE_SET"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_NODE_SHIFT", "XS1_HEADER_3BYTE_NODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_NODE_SIZE", "XS1_HEADER_3BYTE_NODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR", "XS1_HEADER_3BYTE_PROCESSOR"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR_MASK", "XS1_HEADER_3BYTE_PROCESSOR_MASK"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR_SET", "XS1_HEADER_3BYTE_PROCESSOR_SET"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR_SHIFT", "XS1_HEADER_3BYTE_PROCESSOR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR_SIZE", "XS1_HEADER_3BYTE_PROCESSOR_SIZE"], [63, 0, 1, "c.xs3a.XS1_IBRK_CONDITION", "XS1_IBRK_CONDITION"], [63, 0, 1, "c.xs3a.XS1_IBRK_CONDITION_MASK", "XS1_IBRK_CONDITION_MASK"], [63, 0, 1, "c.xs3a.XS1_IBRK_CONDITION_SET", "XS1_IBRK_CONDITION_SET"], [63, 0, 1, "c.xs3a.XS1_IBRK_CONDITION_SHIFT", "XS1_IBRK_CONDITION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_IBRK_CONDITION_SIZE", "XS1_IBRK_CONDITION_SIZE"], [63, 0, 1, "c.xs3a.XS1_ID_ID", "XS1_ID_ID"], [63, 0, 1, "c.xs3a.XS1_ID_ID_MASK", "XS1_ID_ID_MASK"], [63, 0, 1, "c.xs3a.XS1_ID_ID_SET", "XS1_ID_ID_SET"], [63, 0, 1, "c.xs3a.XS1_ID_ID_SHIFT", "XS1_ID_ID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_ID_ID_SIZE", "XS1_ID_ID_SIZE"], [63, 0, 1, "c.xs3a.XS1_JUNK", "XS1_JUNK"], [63, 0, 1, "c.xs3a.XS1_JUNK_MASK", "XS1_JUNK_MASK"], [63, 0, 1, "c.xs3a.XS1_JUNK_SET", "XS1_JUNK_SET"], [63, 0, 1, "c.xs3a.XS1_JUNK_SHIFT", "XS1_JUNK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_JUNK_SIZE", "XS1_JUNK_SIZE"], [63, 0, 1, "c.xs3a.XS1_KCALL_ALIGNMENT", "XS1_KCALL_ALIGNMENT"], [63, 0, 1, "c.xs3a.XS1_KEP_ADDRESS_BITS", "XS1_KEP_ADDRESS_BITS"], [63, 0, 1, "c.xs3a.XS1_KEP_ADDRESS_BITS_MASK", "XS1_KEP_ADDRESS_BITS_MASK"], [63, 0, 1, "c.xs3a.XS1_KEP_ADDRESS_BITS_SET", "XS1_KEP_ADDRESS_BITS_SET"], [63, 0, 1, "c.xs3a.XS1_KEP_ADDRESS_BITS_SHIFT", "XS1_KEP_ADDRESS_BITS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_KEP_ADDRESS_BITS_SIZE", "XS1_KEP_ADDRESS_BITS_SIZE"], [63, 0, 1, "c.xs3a.XS1_KEP_ALIGNMENT", "XS1_KEP_ALIGNMENT"], [63, 0, 1, "c.xs3a.XS1_LINK_DIRECTION", "XS1_LINK_DIRECTION"], [63, 0, 1, "c.xs3a.XS1_LINK_DIRECTION_MASK", "XS1_LINK_DIRECTION_MASK"], [63, 0, 1, "c.xs3a.XS1_LINK_DIRECTION_SET", "XS1_LINK_DIRECTION_SET"], [63, 0, 1, "c.xs3a.XS1_LINK_DIRECTION_SHIFT", "XS1_LINK_DIRECTION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LINK_DIRECTION_SIZE", "XS1_LINK_DIRECTION_SIZE"], [63, 0, 1, "c.xs3a.XS1_LINK_DST_INUSE", "XS1_LINK_DST_INUSE"], [63, 0, 1, "c.xs3a.XS1_LINK_DST_INUSE_MASK", "XS1_LINK_DST_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_LINK_DST_INUSE_SET", "XS1_LINK_DST_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_LINK_DST_INUSE_SHIFT", "XS1_LINK_DST_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LINK_DST_INUSE_SIZE", "XS1_LINK_DST_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_LINK_JUNK", "XS1_LINK_JUNK"], [63, 0, 1, "c.xs3a.XS1_LINK_JUNK_MASK", "XS1_LINK_JUNK_MASK"], [63, 0, 1, "c.xs3a.XS1_LINK_JUNK_SET", "XS1_LINK_JUNK_SET"], [63, 0, 1, "c.xs3a.XS1_LINK_JUNK_SHIFT", "XS1_LINK_JUNK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LINK_JUNK_SIZE", "XS1_LINK_JUNK_SIZE"], [63, 0, 1, "c.xs3a.XS1_LINK_NETWORK", "XS1_LINK_NETWORK"], [63, 0, 1, "c.xs3a.XS1_LINK_NETWORK_MASK", "XS1_LINK_NETWORK_MASK"], [63, 0, 1, "c.xs3a.XS1_LINK_NETWORK_SET", "XS1_LINK_NETWORK_SET"], [63, 0, 1, "c.xs3a.XS1_LINK_NETWORK_SHIFT", "XS1_LINK_NETWORK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LINK_NETWORK_SIZE", "XS1_LINK_NETWORK_SIZE"], [63, 0, 1, "c.xs3a.XS1_LINK_SRC_INUSE", "XS1_LINK_SRC_INUSE"], [63, 0, 1, "c.xs3a.XS1_LINK_SRC_INUSE_MASK", "XS1_LINK_SRC_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_LINK_SRC_INUSE_SET", "XS1_LINK_SRC_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_LINK_SRC_INUSE_SHIFT", "XS1_LINK_SRC_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LINK_SRC_INUSE_SIZE", "XS1_LINK_SRC_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_INUSE", "XS1_LOCK_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_INUSE_MASK", "XS1_LOCK_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_INUSE_SET", "XS1_LOCK_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_INUSE_SHIFT", "XS1_LOCK_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_INUSE_SIZE", "XS1_LOCK_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT", "XS1_LOCK_CTRL0_OWNT"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_MASK", "XS1_LOCK_CTRL0_OWNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_SET", "XS1_LOCK_CTRL0_OWNT_SET"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_SHIFT", "XS1_LOCK_CTRL0_OWNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_SIZE", "XS1_LOCK_CTRL0_OWNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V", "XS1_LOCK_CTRL0_OWNT_V"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V_MASK", "XS1_LOCK_CTRL0_OWNT_V_MASK"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V_SET", "XS1_LOCK_CTRL0_OWNT_V_SET"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V_SHIFT", "XS1_LOCK_CTRL0_OWNT_V_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V_SIZE", "XS1_LOCK_CTRL0_OWNT_V_SIZE"], [63, 0, 1, "c.xs3a.XS1_LOCK_TBV0_WAITING", "XS1_LOCK_TBV0_WAITING"], [63, 0, 1, "c.xs3a.XS1_LOCK_TBV0_WAITING_MASK", "XS1_LOCK_TBV0_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_LOCK_TBV0_WAITING_SET", "XS1_LOCK_TBV0_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_LOCK_TBV0_WAITING_SHIFT", "XS1_LOCK_TBV0_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LOCK_TBV0_WAITING_SIZE", "XS1_LOCK_TBV0_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_LOG2_NUM_DBG_SCRATCH_REGS", "XS1_LOG2_NUM_DBG_SCRATCH_REGS"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_CONTROL", "XS1_LPDDR_DLL_CONTROL"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_CONTROL_MASK", "XS1_LPDDR_DLL_CONTROL_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_CONTROL_SET", "XS1_LPDDR_DLL_CONTROL_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_CONTROL_SHIFT", "XS1_LPDDR_DLL_CONTROL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_CONTROL_SIZE", "XS1_LPDDR_DLL_CONTROL_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL", "XS1_LPDDR_DLL_MANUAL_CONTROL"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL_MASK", "XS1_LPDDR_DLL_MANUAL_CONTROL_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL_SET", "XS1_LPDDR_DLL_MANUAL_CONTROL_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL_SHIFT", "XS1_LPDDR_DLL_MANUAL_CONTROL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL_SIZE", "XS1_LPDDR_DLL_MANUAL_CONTROL_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS", "XS1_LPDDR_DLL_MEASUREMENT_STATUS"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS_MASK", "XS1_LPDDR_DLL_MEASUREMENT_STATUS_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS_SET", "XS1_LPDDR_DLL_MEASUREMENT_STATUS_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS_SHIFT", "XS1_LPDDR_DLL_MEASUREMENT_STATUS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS_SIZE", "XS1_LPDDR_DLL_MEASUREMENT_STATUS_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA", "XS1_LPDDR_DLL_PHY_CALIBRATION_DATA"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_MASK", "XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SET", "XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SHIFT", "XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SIZE", "XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_EMR_OPCODE", "XS1_LPDDR_EMR_OPCODE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_EMR_OPCODE_MASK", "XS1_LPDDR_EMR_OPCODE_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_EMR_OPCODE_SET", "XS1_LPDDR_EMR_OPCODE_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_EMR_OPCODE_SHIFT", "XS1_LPDDR_EMR_OPCODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_EMR_OPCODE_SIZE", "XS1_LPDDR_EMR_OPCODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_0_7", "XS1_LPDDR_IID_0_7"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_0_7_MASK", "XS1_LPDDR_IID_0_7_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_0_7_SET", "XS1_LPDDR_IID_0_7_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_0_7_SHIFT", "XS1_LPDDR_IID_0_7_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_0_7_SIZE", "XS1_LPDDR_IID_0_7_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_8_15", "XS1_LPDDR_IID_8_15"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_8_15_MASK", "XS1_LPDDR_IID_8_15_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_8_15_SET", "XS1_LPDDR_IID_8_15_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_8_15_SHIFT", "XS1_LPDDR_IID_8_15_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_8_15_SIZE", "XS1_LPDDR_IID_8_15_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_ENABLE", "XS1_LPDDR_IID_ENABLE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_ENABLE_MASK", "XS1_LPDDR_IID_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_ENABLE_SET", "XS1_LPDDR_IID_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_ENABLE_SHIFT", "XS1_LPDDR_IID_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_IID_ENABLE_SIZE", "XS1_LPDDR_IID_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_LMR_OPCODE", "XS1_LPDDR_LMR_OPCODE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_LMR_OPCODE_MASK", "XS1_LPDDR_LMR_OPCODE_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_LMR_OPCODE_SET", "XS1_LPDDR_LMR_OPCODE_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_LMR_OPCODE_SHIFT", "XS1_LPDDR_LMR_OPCODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_LMR_OPCODE_SIZE", "XS1_LPDDR_LMR_OPCODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_MTG_CMD", "XS1_LPDDR_MTG_CMD"], [63, 0, 1, "c.xs3a.XS1_LPDDR_MTG_CMD_MASK", "XS1_LPDDR_MTG_CMD_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_MTG_CMD_SET", "XS1_LPDDR_MTG_CMD_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_MTG_CMD_SHIFT", "XS1_LPDDR_MTG_CMD_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_MTG_CMD_SIZE", "XS1_LPDDR_MTG_CMD_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE", "XS1_LPDDR_PE_EN_256M_DEV_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE_MASK", "XS1_LPDDR_PE_EN_256M_DEV_SIZE_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE_SET", "XS1_LPDDR_PE_EN_256M_DEV_SIZE_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE_SHIFT", "XS1_LPDDR_PE_EN_256M_DEV_SIZE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE_SIZE", "XS1_LPDDR_PE_EN_256M_DEV_SIZE_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT", "XS1_LPDDR_PE_TRAS_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT_MASK", "XS1_LPDDR_PE_TRAS_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT_SET", "XS1_LPDDR_PE_TRAS_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT_SHIFT", "XS1_LPDDR_PE_TRAS_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT_SIZE", "XS1_LPDDR_PE_TRAS_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT", "XS1_LPDDR_PE_TRCD_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT_MASK", "XS1_LPDDR_PE_TRCD_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT_SET", "XS1_LPDDR_PE_TRCD_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT_SHIFT", "XS1_LPDDR_PE_TRCD_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT_SIZE", "XS1_LPDDR_PE_TRCD_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRC_CNT", "XS1_LPDDR_PE_TRC_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRC_CNT_MASK", "XS1_LPDDR_PE_TRC_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRC_CNT_SET", "XS1_LPDDR_PE_TRC_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRC_CNT_SHIFT", "XS1_LPDDR_PE_TRC_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRC_CNT_SIZE", "XS1_LPDDR_PE_TRC_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT", "XS1_LPDDR_PE_TREFI_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT_MASK", "XS1_LPDDR_PE_TREFI_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT_SET", "XS1_LPDDR_PE_TREFI_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT_SHIFT", "XS1_LPDDR_PE_TREFI_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT_SIZE", "XS1_LPDDR_PE_TREFI_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT", "XS1_LPDDR_PE_TRFC_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT_MASK", "XS1_LPDDR_PE_TRFC_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT_SET", "XS1_LPDDR_PE_TRFC_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT_SHIFT", "XS1_LPDDR_PE_TRFC_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT_SIZE", "XS1_LPDDR_PE_TRFC_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRP_CNT", "XS1_LPDDR_PE_TRP_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRP_CNT_MASK", "XS1_LPDDR_PE_TRP_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRP_CNT_SET", "XS1_LPDDR_PE_TRP_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRP_CNT_SHIFT", "XS1_LPDDR_PE_TRP_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRP_CNT_SIZE", "XS1_LPDDR_PE_TRP_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT", "XS1_LPDDR_PE_TRRD_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT_MASK", "XS1_LPDDR_PE_TRRD_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT_SET", "XS1_LPDDR_PE_TRRD_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT_SHIFT", "XS1_LPDDR_PE_TRRD_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT_SIZE", "XS1_LPDDR_PE_TRRD_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TWR_CNT", "XS1_LPDDR_PE_TWR_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TWR_CNT_MASK", "XS1_LPDDR_PE_TWR_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TWR_CNT_SET", "XS1_LPDDR_PE_TWR_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TWR_CNT_SHIFT", "XS1_LPDDR_PE_TWR_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TWR_CNT_SIZE", "XS1_LPDDR_PE_TWR_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT", "XS1_LPDDR_PE_TXSR_CNT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT_MASK", "XS1_LPDDR_PE_TXSR_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT_SET", "XS1_LPDDR_PE_TXSR_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT_SHIFT", "XS1_LPDDR_PE_TXSR_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT_SIZE", "XS1_LPDDR_PE_TXSR_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PHY_CONTROL", "XS1_LPDDR_PHY_CONTROL"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PHY_CONTROL_MASK", "XS1_LPDDR_PHY_CONTROL_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PHY_CONTROL_SET", "XS1_LPDDR_PHY_CONTROL_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PHY_CONTROL_SHIFT", "XS1_LPDDR_PHY_CONTROL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_PHY_CONTROL_SIZE", "XS1_LPDDR_PHY_CONTROL_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_QUEUE_CONT", "XS1_LPDDR_QUEUE_CONT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_QUEUE_CONT_MASK", "XS1_LPDDR_QUEUE_CONT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_QUEUE_CONT_SET", "XS1_LPDDR_QUEUE_CONT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_QUEUE_CONT_SHIFT", "XS1_LPDDR_QUEUE_CONT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_QUEUE_CONT_SIZE", "XS1_LPDDR_QUEUE_CONT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RO_PRI", "XS1_LPDDR_RO_PRI"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RO_PRI_MASK", "XS1_LPDDR_RO_PRI_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RO_PRI_SET", "XS1_LPDDR_RO_PRI_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RO_PRI_SHIFT", "XS1_LPDDR_RO_PRI_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RO_PRI_SIZE", "XS1_LPDDR_RO_PRI_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW0_PRI", "XS1_LPDDR_RW0_PRI"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW0_PRI_MASK", "XS1_LPDDR_RW0_PRI_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW0_PRI_SET", "XS1_LPDDR_RW0_PRI_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW0_PRI_SHIFT", "XS1_LPDDR_RW0_PRI_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW0_PRI_SIZE", "XS1_LPDDR_RW0_PRI_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW1_PRI", "XS1_LPDDR_RW1_PRI"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW1_PRI_MASK", "XS1_LPDDR_RW1_PRI_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW1_PRI_SET", "XS1_LPDDR_RW1_PRI_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW1_PRI_SHIFT", "XS1_LPDDR_RW1_PRI_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_RW1_PRI_SIZE", "XS1_LPDDR_RW1_PRI_SIZE"], [63, 0, 1, "c.xs3a.XS1_LPDDR_TOUT", "XS1_LPDDR_TOUT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_TOUT_MASK", "XS1_LPDDR_TOUT_MASK"], [63, 0, 1, "c.xs3a.XS1_LPDDR_TOUT_SET", "XS1_LPDDR_TOUT_SET"], [63, 0, 1, "c.xs3a.XS1_LPDDR_TOUT_SHIFT", "XS1_LPDDR_TOUT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_LPDDR_TOUT_SIZE", "XS1_LPDDR_TOUT_SIZE"], [63, 0, 1, "c.xs3a.XS1_LS_NIBBLE", "XS1_LS_NIBBLE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN", "XS1_MIPI_DPHY_CFG0_HW_RSTN"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN_MASK", "XS1_MIPI_DPHY_CFG0_HW_RSTN_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN_SET", "XS1_MIPI_DPHY_CFG0_HW_RSTN_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN_SHIFT", "XS1_MIPI_DPHY_CFG0_HW_RSTN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN_SIZE", "XS1_MIPI_DPHY_CFG0_HW_RSTN_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON", "XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_MASK", "XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SET", "XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SHIFT", "XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SIZE", "XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_MASK", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SET", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SHIFT", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SIZE", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_MASK", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SET", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SHIFT", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SIZE", "XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN", "XS1_MIPI_DPHY_CFG1_MP_TEST_EN"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN_MASK", "XS1_MIPI_DPHY_CFG1_MP_TEST_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SET", "XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SHIFT", "XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SIZE", "XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL", "XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_MASK", "XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SET", "XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SHIFT", "XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SIZE", "XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL", "XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_MASK", "XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SET", "XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SHIFT", "XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SIZE", "XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_MASK", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SET", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SHIFT", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SIZE", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_MASK", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SET", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SHIFT", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SIZE", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_MASK", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SET", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SHIFT", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SIZE", "XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK", "XS1_MIPI_DPHY_CFG3_ENABLE_CLK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK_MASK", "XS1_MIPI_DPHY_CFG3_ENABLE_CLK_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SET", "XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SHIFT", "XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SIZE", "XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN0"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_MASK", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SET", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SHIFT", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SIZE", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN1"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_MASK", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SET", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SHIFT", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SIZE", "XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_MASK", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SET", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SHIFT", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SIZE", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_MASK", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SET", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SHIFT", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SIZE", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_MASK", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SET", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SHIFT", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SIZE", "XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_MASK", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SET", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SHIFT", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SIZE", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_MASK", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SET", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SHIFT", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SIZE", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_MASK", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SET", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SHIFT", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SIZE", "XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL", "XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_MASK", "XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SET", "XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SHIFT", "XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SIZE", "XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_BIAS", "XS1_MIPI_SHIM_BIAS"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_BIAS_MASK", "XS1_MIPI_SHIM_BIAS_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_BIAS_SET", "XS1_MIPI_SHIM_BIAS_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_BIAS_SHIFT", "XS1_MIPI_SHIM_BIAS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_BIAS_SIZE", "XS1_MIPI_SHIM_BIAS_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_MASK", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SET", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SHIFT", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SIZE", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_MASK", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SET", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SHIFT", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SIZE", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_MASK", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SET", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SHIFT", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SIZE", "XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_MASK", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_MASK", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SET", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SHIFT", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SIZE", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SET", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SHIFT", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SIZE", "XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF", "XS1_MIPI_SHIM_DEMUX_STUFF"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF_MASK", "XS1_MIPI_SHIM_DEMUX_STUFF_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF_SET", "XS1_MIPI_SHIM_DEMUX_STUFF_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF_SHIFT", "XS1_MIPI_SHIM_DEMUX_STUFF_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF_SIZE", "XS1_MIPI_SHIM_DEMUX_STUFF_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG", "XS1_MIPI_SHIM_STATUS_REG"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG_MASK", "XS1_MIPI_SHIM_STATUS_REG_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG_SET", "XS1_MIPI_SHIM_STATUS_REG_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG_SHIFT", "XS1_MIPI_SHIM_STATUS_REG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG_SIZE", "XS1_MIPI_SHIM_STATUS_REG_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G", "XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_MASK", "XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SET", "XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SHIFT", "XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SIZE", "XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN0"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_MASK", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SET", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SHIFT", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SIZE", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN1"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_MASK", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SET", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SHIFT", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SIZE", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN2"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_MASK", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SET", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SHIFT", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SIZE", "XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C", "XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_MASK", "XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SET", "XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SHIFT", "XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SIZE", "XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT", "XS1_MIPI_STATUS0_OSC_CLK_ACT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT_MASK", "XS1_MIPI_STATUS0_OSC_CLK_ACT_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT_SET", "XS1_MIPI_STATUS0_OSC_CLK_ACT_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT_SHIFT", "XS1_MIPI_STATUS0_OSC_CLK_ACT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT_SIZE", "XS1_MIPI_STATUS0_OSC_CLK_ACT_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY", "XS1_MIPI_STATUS0_OSC_CLK_READY"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY_MASK", "XS1_MIPI_STATUS0_OSC_CLK_READY_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY_SET", "XS1_MIPI_STATUS0_OSC_CLK_READY_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY_SHIFT", "XS1_MIPI_STATUS0_OSC_CLK_READY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY_SIZE", "XS1_MIPI_STATUS0_OSC_CLK_READY_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK", "XS1_MIPI_STATUS0_STOPSTATE_CLK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK_MASK", "XS1_MIPI_STATUS0_STOPSTATE_CLK_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK_SET", "XS1_MIPI_STATUS0_STOPSTATE_CLK_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK_SHIFT", "XS1_MIPI_STATUS0_STOPSTATE_CLK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK_SIZE", "XS1_MIPI_STATUS0_STOPSTATE_CLK_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0", "XS1_MIPI_STATUS0_STOPSTATE_LAN0"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0_MASK", "XS1_MIPI_STATUS0_STOPSTATE_LAN0_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0_SET", "XS1_MIPI_STATUS0_STOPSTATE_LAN0_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0_SHIFT", "XS1_MIPI_STATUS0_STOPSTATE_LAN0_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0_SIZE", "XS1_MIPI_STATUS0_STOPSTATE_LAN0_SIZE"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1", "XS1_MIPI_STATUS0_STOPSTATE_LAN1"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1_MASK", "XS1_MIPI_STATUS0_STOPSTATE_LAN1_MASK"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1_SET", "XS1_MIPI_STATUS0_STOPSTATE_LAN1_SET"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1_SHIFT", "XS1_MIPI_STATUS0_STOPSTATE_LAN1_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1_SIZE", "XS1_MIPI_STATUS0_STOPSTATE_LAN1_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_ASID", "XS1_MMAP_CTRL0_ASID"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_ASID_MASK", "XS1_MMAP_CTRL0_ASID_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_ASID_SET", "XS1_MMAP_CTRL0_ASID_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_ASID_SHIFT", "XS1_MMAP_CTRL0_ASID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_ASID_SIZE", "XS1_MMAP_CTRL0_ASID_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL", "XS1_MMAP_CTRL0_GLOBAL"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL_MASK", "XS1_MMAP_CTRL0_GLOBAL_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL_SET", "XS1_MMAP_CTRL0_GLOBAL_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL_SHIFT", "XS1_MMAP_CTRL0_GLOBAL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL_SIZE", "XS1_MMAP_CTRL0_GLOBAL_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_INUSE", "XS1_MMAP_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_INUSE_MASK", "XS1_MMAP_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_INUSE_SET", "XS1_MMAP_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_INUSE_SHIFT", "XS1_MMAP_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_INUSE_SIZE", "XS1_MMAP_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LENGTH", "XS1_MMAP_CTRL0_LENGTH"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LENGTH_MASK", "XS1_MMAP_CTRL0_LENGTH_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LENGTH_SET", "XS1_MMAP_CTRL0_LENGTH_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LENGTH_SHIFT", "XS1_MMAP_CTRL0_LENGTH_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LENGTH_SIZE", "XS1_MMAP_CTRL0_LENGTH_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LOCK", "XS1_MMAP_CTRL0_LOCK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LOCK_MASK", "XS1_MMAP_CTRL0_LOCK_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LOCK_SET", "XS1_MMAP_CTRL0_LOCK_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LOCK_SHIFT", "XS1_MMAP_CTRL0_LOCK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_LOCK_SIZE", "XS1_MMAP_CTRL0_LOCK_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR", "XS1_MMAP_CTRL0_PHY_ADDR"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR_MASK", "XS1_MMAP_CTRL0_PHY_ADDR_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR_SET", "XS1_MMAP_CTRL0_PHY_ADDR_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR_SHIFT", "XS1_MMAP_CTRL0_PHY_ADDR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR_SIZE", "XS1_MMAP_CTRL0_PHY_ADDR_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_RO", "XS1_MMAP_CTRL0_RO"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_RO_MASK", "XS1_MMAP_CTRL0_RO_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_RO_SET", "XS1_MMAP_CTRL0_RO_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_RO_SHIFT", "XS1_MMAP_CTRL0_RO_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL0_RO_SIZE", "XS1_MMAP_CTRL0_RO_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN", "XS1_MMAP_CTRL1_THREADS_EN"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN_MASK", "XS1_MMAP_CTRL1_THREADS_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN_SET", "XS1_MMAP_CTRL1_THREADS_EN_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN_SHIFT", "XS1_MMAP_CTRL1_THREADS_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN_SIZE", "XS1_MMAP_CTRL1_THREADS_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR", "XS1_MMAP_CTRL1_VIRT_ADDR"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR_MASK", "XS1_MMAP_CTRL1_VIRT_ADDR_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR_SET", "XS1_MMAP_CTRL1_VIRT_ADDR_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR_SHIFT", "XS1_MMAP_CTRL1_VIRT_ADDR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR_SIZE", "XS1_MMAP_CTRL1_VIRT_ADDR_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_AGE", "XS1_MMAP_CTRL2_AGE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_AGE_MASK", "XS1_MMAP_CTRL2_AGE_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_AGE_SET", "XS1_MMAP_CTRL2_AGE_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_AGE_SHIFT", "XS1_MMAP_CTRL2_AGE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_AGE_SIZE", "XS1_MMAP_CTRL2_AGE_SIZE"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_OWNER", "XS1_MMAP_CTRL2_OWNER"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_OWNER_MASK", "XS1_MMAP_CTRL2_OWNER_MASK"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_OWNER_SET", "XS1_MMAP_CTRL2_OWNER_SET"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_OWNER_SHIFT", "XS1_MMAP_CTRL2_OWNER_SHIFT"], [63, 0, 1, "c.xs3a.XS1_MMAP_CTRL2_OWNER_SIZE", "XS1_MMAP_CTRL2_OWNER_SIZE"], [63, 0, 1, "c.xs3a.XS1_MS_NIBBLE", "XS1_MS_NIBBLE"], [63, 0, 1, "c.xs3a.XS1_NACK_TOKEN", "XS1_NACK_TOKEN"], [63, 0, 1, "c.xs3a.XS1_NETWORK", "XS1_NETWORK"], [63, 0, 1, "c.xs3a.XS1_NETWORK_MASK", "XS1_NETWORK_MASK"], [63, 0, 1, "c.xs3a.XS1_NETWORK_SET", "XS1_NETWORK_SET"], [63, 0, 1, "c.xs3a.XS1_NETWORK_SHIFT", "XS1_NETWORK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_NETWORK_SIZE", "XS1_NETWORK_SIZE"], [63, 0, 1, "c.xs3a.XS1_NUM_16BIT_GPIO_PORTS", "XS1_NUM_16BIT_GPIO_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_16BIT_PERIPH_PORTS", "XS1_NUM_16BIT_PERIPH_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_16BIT_PORTS", "XS1_NUM_16BIT_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_1BIT_GPIO_PORTS", "XS1_NUM_1BIT_GPIO_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_1BIT_PORTS", "XS1_NUM_1BIT_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_32BIT_GPIO_PORTS", "XS1_NUM_32BIT_GPIO_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_32BIT_PERIPH_PORTS", "XS1_NUM_32BIT_PERIPH_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_32BIT_PORTS", "XS1_NUM_32BIT_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_4BIT_GPIO_PORTS", "XS1_NUM_4BIT_GPIO_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_4BIT_PORTS", "XS1_NUM_4BIT_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_8BIT_GPIO_PORTS", "XS1_NUM_8BIT_GPIO_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_8BIT_PORTS", "XS1_NUM_8BIT_PORTS"], [63, 0, 1, "c.xs3a.XS1_NUM_CHANENDS", "XS1_NUM_CHANENDS"], [63, 0, 1, "c.xs3a.XS1_NUM_CLKBLKS", "XS1_NUM_CLKBLKS"], [63, 0, 1, "c.xs3a.XS1_NUM_DBG_DWATCH", "XS1_NUM_DBG_DWATCH"], [63, 0, 1, "c.xs3a.XS1_NUM_DBG_IBREAK", "XS1_NUM_DBG_IBREAK"], [63, 0, 1, "c.xs3a.XS1_NUM_DBG_RWATCH", "XS1_NUM_DBG_RWATCH"], [63, 0, 1, "c.xs3a.XS1_NUM_DBG_SCRATCH_REGS", "XS1_NUM_DBG_SCRATCH_REGS"], [63, 0, 1, "c.xs3a.XS1_NUM_LOCKS", "XS1_NUM_LOCKS"], [63, 0, 1, "c.xs3a.XS1_NUM_MMAPS", "XS1_NUM_MMAPS"], [63, 0, 1, "c.xs3a.XS1_NUM_NETWORKS", "XS1_NUM_NETWORKS"], [63, 0, 1, "c.xs3a.XS1_NUM_PSWITCH_DBG_SCRATCH", "XS1_NUM_PSWITCH_DBG_SCRATCH"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_DWATCH_ADDR1", "XS1_NUM_PS_DBG_DWATCH_ADDR1"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_DWATCH_ADDR2", "XS1_NUM_PS_DBG_DWATCH_ADDR2"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_DWATCH_CTRL", "XS1_NUM_PS_DBG_DWATCH_CTRL"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_IBREAK_ADDR", "XS1_NUM_PS_DBG_IBREAK_ADDR"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_IBREAK_CTRL", "XS1_NUM_PS_DBG_IBREAK_CTRL"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_RWATCH_ADDR1", "XS1_NUM_PS_DBG_RWATCH_ADDR1"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_RWATCH_ADDR2", "XS1_NUM_PS_DBG_RWATCH_ADDR2"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_RWATCH_CTRL", "XS1_NUM_PS_DBG_RWATCH_CTRL"], [63, 0, 1, "c.xs3a.XS1_NUM_PS_DBG_SCRATCH", "XS1_NUM_PS_DBG_SCRATCH"], [63, 0, 1, "c.xs3a.XS1_NUM_RES_TYPES", "XS1_NUM_RES_TYPES"], [63, 0, 1, "c.xs3a.XS1_NUM_SSWITCH_MIPI_XCFGI_REG", "XS1_NUM_SSWITCH_MIPI_XCFGI_REG"], [63, 0, 1, "c.xs3a.XS1_NUM_SSWITCH_MIPI_XCFGO_REG", "XS1_NUM_SSWITCH_MIPI_XCFGO_REG"], [63, 0, 1, "c.xs3a.XS1_NUM_SSWITCH_PLINK", "XS1_NUM_SSWITCH_PLINK"], [63, 0, 1, "c.xs3a.XS1_NUM_SSWITCH_SLINK", "XS1_NUM_SSWITCH_SLINK"], [63, 0, 1, "c.xs3a.XS1_NUM_SSWITCH_XLINK", "XS1_NUM_SSWITCH_XLINK"], [63, 0, 1, "c.xs3a.XS1_NUM_SSWITCH_XSTATIC", "XS1_NUM_SSWITCH_XSTATIC"], [63, 0, 1, "c.xs3a.XS1_NUM_SWMEMS", "XS1_NUM_SWMEMS"], [63, 0, 1, "c.xs3a.XS1_NUM_SYNCS", "XS1_NUM_SYNCS"], [63, 0, 1, "c.xs3a.XS1_NUM_THREADS", "XS1_NUM_THREADS"], [63, 0, 1, "c.xs3a.XS1_NUM_TIMERS", "XS1_NUM_TIMERS"], [63, 0, 1, "c.xs3a.XS1_NUM_WORDS_PER_VECTOR", "XS1_NUM_WORDS_PER_VECTOR"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_GNT_IDX", "XS1_OTPA_ARB_GNT_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_GNT_IDX_MASK", "XS1_OTPA_ARB_GNT_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_GNT_IDX_SET", "XS1_OTPA_ARB_GNT_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_GNT_IDX_SHIFT", "XS1_OTPA_ARB_GNT_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_GNT_IDX_SIZE", "XS1_OTPA_ARB_GNT_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_REQ_IDX", "XS1_OTPA_ARB_REQ_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_REQ_IDX_MASK", "XS1_OTPA_ARB_REQ_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_REQ_IDX_SET", "XS1_OTPA_ARB_REQ_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_REQ_IDX_SHIFT", "XS1_OTPA_ARB_REQ_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_ARB_REQ_IDX_SIZE", "XS1_OTPA_ARB_REQ_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_LSB", "XS1_OTPA_A_LSB"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_LSB_MASK", "XS1_OTPA_A_LSB_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_LSB_SET", "XS1_OTPA_A_LSB_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_LSB_SHIFT", "XS1_OTPA_A_LSB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_LSB_SIZE", "XS1_OTPA_A_LSB_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_MSB", "XS1_OTPA_A_MSB"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_MSB_MASK", "XS1_OTPA_A_MSB_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_MSB_SET", "XS1_OTPA_A_MSB_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_MSB_SHIFT", "XS1_OTPA_A_MSB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_A_MSB_SIZE", "XS1_OTPA_A_MSB_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_CKE_IDX", "XS1_OTPA_CKE_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_CKE_IDX_MASK", "XS1_OTPA_CKE_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_CKE_IDX_SET", "XS1_OTPA_CKE_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_CKE_IDX_SHIFT", "XS1_OTPA_CKE_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_CKE_IDX_SIZE", "XS1_OTPA_CKE_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_CK_IDX", "XS1_OTPA_CK_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_CK_IDX_MASK", "XS1_OTPA_CK_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_CK_IDX_SET", "XS1_OTPA_CK_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_CK_IDX_SHIFT", "XS1_OTPA_CK_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_CK_IDX_SIZE", "XS1_OTPA_CK_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_CLK_IDX", "XS1_OTPA_CLK_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_CLK_IDX_MASK", "XS1_OTPA_CLK_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_CLK_IDX_SET", "XS1_OTPA_CLK_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_CLK_IDX_SHIFT", "XS1_OTPA_CLK_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_CLK_IDX_SIZE", "XS1_OTPA_CLK_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_CS_IDX", "XS1_OTPA_CS_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_CS_IDX_MASK", "XS1_OTPA_CS_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_CS_IDX_SET", "XS1_OTPA_CS_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_CS_IDX_SHIFT", "XS1_OTPA_CS_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_CS_IDX_SIZE", "XS1_OTPA_CS_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_DCTRL_IDX", "XS1_OTPA_DCTRL_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_DCTRL_IDX_MASK", "XS1_OTPA_DCTRL_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_DCTRL_IDX_SET", "XS1_OTPA_DCTRL_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_DCTRL_IDX_SHIFT", "XS1_OTPA_DCTRL_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_DCTRL_IDX_SIZE", "XS1_OTPA_DCTRL_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_FLAG_IDX", "XS1_OTPA_FLAG_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_FLAG_IDX_MASK", "XS1_OTPA_FLAG_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_FLAG_IDX_SET", "XS1_OTPA_FLAG_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_FLAG_IDX_SHIFT", "XS1_OTPA_FLAG_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_FLAG_IDX_SIZE", "XS1_OTPA_FLAG_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_LSB", "XS1_OTPA_MISO_LSB"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_LSB_MASK", "XS1_OTPA_MISO_LSB_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_LSB_SET", "XS1_OTPA_MISO_LSB_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_LSB_SHIFT", "XS1_OTPA_MISO_LSB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_LSB_SIZE", "XS1_OTPA_MISO_LSB_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_MSB", "XS1_OTPA_MISO_MSB"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_MSB_MASK", "XS1_OTPA_MISO_MSB_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_MSB_SET", "XS1_OTPA_MISO_MSB_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_MSB_SHIFT", "XS1_OTPA_MISO_MSB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_MISO_MSB_SIZE", "XS1_OTPA_MISO_MSB_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_LSB", "XS1_OTPA_MOSI_LSB"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_LSB_MASK", "XS1_OTPA_MOSI_LSB_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_LSB_SET", "XS1_OTPA_MOSI_LSB_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_LSB_SHIFT", "XS1_OTPA_MOSI_LSB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_LSB_SIZE", "XS1_OTPA_MOSI_LSB_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_MSB", "XS1_OTPA_MOSI_MSB"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_MSB_MASK", "XS1_OTPA_MOSI_MSB_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_MSB_SET", "XS1_OTPA_MOSI_MSB_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_MSB_SHIFT", "XS1_OTPA_MOSI_MSB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_MOSI_MSB_SIZE", "XS1_OTPA_MOSI_MSB_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_LSB", "XS1_OTPA_MUXSEL_LSB"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_LSB_MASK", "XS1_OTPA_MUXSEL_LSB_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_LSB_SET", "XS1_OTPA_MUXSEL_LSB_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_LSB_SHIFT", "XS1_OTPA_MUXSEL_LSB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_LSB_SIZE", "XS1_OTPA_MUXSEL_LSB_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_MSB", "XS1_OTPA_MUXSEL_MSB"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_MSB_MASK", "XS1_OTPA_MUXSEL_MSB_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_MSB_SET", "XS1_OTPA_MUXSEL_MSB_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_MSB_SHIFT", "XS1_OTPA_MUXSEL_MSB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_MUXSEL_MSB_SIZE", "XS1_OTPA_MUXSEL_MSB_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_PD_IDX", "XS1_OTPA_PD_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_PD_IDX_MASK", "XS1_OTPA_PD_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_PD_IDX_SET", "XS1_OTPA_PD_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_PD_IDX_SHIFT", "XS1_OTPA_PD_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_PD_IDX_SIZE", "XS1_OTPA_PD_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_RST_IDX", "XS1_OTPA_RST_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_RST_IDX_MASK", "XS1_OTPA_RST_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_RST_IDX_SET", "XS1_OTPA_RST_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_RST_IDX_SHIFT", "XS1_OTPA_RST_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_RST_IDX_SIZE", "XS1_OTPA_RST_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_IDX", "XS1_OTPA_SEL_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_IDX_MASK", "XS1_OTPA_SEL_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_IDX_SET", "XS1_OTPA_SEL_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_IDX_SHIFT", "XS1_OTPA_SEL_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_IDX_SIZE", "XS1_OTPA_SEL_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_Q", "XS1_OTPA_SEL_Q"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_QRR_LOWER", "XS1_OTPA_SEL_QRR_LOWER"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_QSR_LOWER", "XS1_OTPA_SEL_QSR_LOWER"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_Q_MIXED", "XS1_OTPA_SEL_Q_MIXED"], [63, 0, 1, "c.xs3a.XS1_OTPA_SEL_SBPI", "XS1_OTPA_SEL_SBPI"], [63, 0, 1, "c.xs3a.XS1_OTPA_SP_IDX", "XS1_OTPA_SP_IDX"], [63, 0, 1, "c.xs3a.XS1_OTPA_SP_IDX_MASK", "XS1_OTPA_SP_IDX_MASK"], [63, 0, 1, "c.xs3a.XS1_OTPA_SP_IDX_SET", "XS1_OTPA_SP_IDX_SET"], [63, 0, 1, "c.xs3a.XS1_OTPA_SP_IDX_SHIFT", "XS1_OTPA_SP_IDX_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTPA_SP_IDX_SIZE", "XS1_OTPA_SP_IDX_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_0", "XS1_OTP_DAP_RFMR_0"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_1", "XS1_OTP_DAP_RFMR_1"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_ADDR", "XS1_OTP_DAP_RFMR_ADDR"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4", "XS1_OTP_DAP_RFMR_MR_4"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4_MASK", "XS1_OTP_DAP_RFMR_MR_4_MASK"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4_SET", "XS1_OTP_DAP_RFMR_MR_4_SET"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4_SHIFT", "XS1_OTP_DAP_RFMR_MR_4_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4_SIZE", "XS1_OTP_DAP_RFMR_MR_4_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5", "XS1_OTP_DAP_RFMR_MR_5"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5_MASK", "XS1_OTP_DAP_RFMR_MR_5_MASK"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5_SET", "XS1_OTP_DAP_RFMR_MR_5_SET"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5_SHIFT", "XS1_OTP_DAP_RFMR_MR_5_SHIFT"], [63, 0, 1, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5_SIZE", "XS1_OTP_DAP_RFMR_MR_5_SIZE"], [63, 0, 1, "c.xs3a.XS1_OTP_HOBBLING_CONFIG_0", "XS1_OTP_HOBBLING_CONFIG_0"], [63, 0, 1, "c.xs3a.XS1_OTP_HOBBLING_CONFIG_1", "XS1_OTP_HOBBLING_CONFIG_1"], [63, 0, 1, "c.xs3a.XS1_OTP_JTAG_USER_CONFIG_0", "XS1_OTP_JTAG_USER_CONFIG_0"], [63, 0, 1, "c.xs3a.XS1_OTP_JTAG_USER_CONFIG_1", "XS1_OTP_JTAG_USER_CONFIG_1"], [63, 0, 1, "c.xs3a.XS1_OTP_PMC_BOOT_TIMING_CTRL_0_ADDR", "XS1_OTP_PMC_BOOT_TIMING_CTRL_0_ADDR"], [63, 0, 1, "c.xs3a.XS1_OTP_PMC_DAP_RDF", "XS1_OTP_PMC_DAP_RDF"], [63, 0, 1, "c.xs3a.XS1_OTP_PMC_DAP_WDF", "XS1_OTP_PMC_DAP_WDF"], [63, 0, 1, "c.xs3a.XS1_OTP_PMC_NOP_INSTRUCTION", "XS1_OTP_PMC_NOP_INSTRUCTION"], [63, 0, 1, "c.xs3a.XS1_OTP_PMC_START_INSTRUCTION", "XS1_OTP_PMC_START_INSTRUCTION"], [63, 0, 1, "c.xs3a.XS1_OTP_PMC_STOP_INSTRUCTION", "XS1_OTP_PMC_STOP_INSTRUCTION"], [63, 0, 1, "c.xs3a.XS1_OTP_SBPI_DAP_ADDRESS", "XS1_OTP_SBPI_DAP_ADDRESS"], [63, 0, 1, "c.xs3a.XS1_OTP_SBPI_PMC_ADDRESS", "XS1_OTP_SBPI_PMC_ADDRESS"], [63, 0, 1, "c.xs3a.XS1_OTP_SECURITY_CONFIG_TILE_0_0", "XS1_OTP_SECURITY_CONFIG_TILE_0_0"], [63, 0, 1, "c.xs3a.XS1_OTP_SECURITY_CONFIG_TILE_0_1", "XS1_OTP_SECURITY_CONFIG_TILE_0_1"], [63, 0, 1, "c.xs3a.XS1_OTP_SECURITY_CONFIG_TILE_1_0", "XS1_OTP_SECURITY_CONFIG_TILE_1_0"], [63, 0, 1, "c.xs3a.XS1_OTP_SECURITY_CONFIG_TILE_1_1", "XS1_OTP_SECURITY_CONFIG_TILE_1_1"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH", "XS1_PADCTRL_DRIVE_STRENGTH"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH_MASK", "XS1_PADCTRL_DRIVE_STRENGTH_MASK"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH_SET", "XS1_PADCTRL_DRIVE_STRENGTH_SET"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH_SHIFT", "XS1_PADCTRL_DRIVE_STRENGTH_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH_SIZE", "XS1_PADCTRL_DRIVE_STRENGTH_SIZE"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_PULL", "XS1_PADCTRL_PULL"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_PULL_MASK", "XS1_PADCTRL_PULL_MASK"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_PULL_SET", "XS1_PADCTRL_PULL_SET"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_PULL_SHIFT", "XS1_PADCTRL_PULL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_PULL_SIZE", "XS1_PADCTRL_PULL_SIZE"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE", "XS1_PADCTRL_RECEIVER_ENABLE"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE_MASK", "XS1_PADCTRL_RECEIVER_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE_SET", "XS1_PADCTRL_RECEIVER_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE_SHIFT", "XS1_PADCTRL_RECEIVER_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE_SIZE", "XS1_PADCTRL_RECEIVER_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE", "XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_MASK", "XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SET", "XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SHIFT", "XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SIZE", "XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL", "XS1_PADCTRL_SLEW_RATE_CONTROL"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL_MASK", "XS1_PADCTRL_SLEW_RATE_CONTROL_MASK"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL_SET", "XS1_PADCTRL_SLEW_RATE_CONTROL_SET"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL_SHIFT", "XS1_PADCTRL_SLEW_RATE_CONTROL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL_SIZE", "XS1_PADCTRL_SLEW_RATE_CONTROL_SIZE"], [63, 0, 1, "c.xs3a.XS1_PAUSE_TOKEN", "XS1_PAUSE_TOKEN"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_ID", "XS1_PLINK_SRC_TARGET_ID"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_ID_MASK", "XS1_PLINK_SRC_TARGET_ID_MASK"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_ID_SET", "XS1_PLINK_SRC_TARGET_ID_SET"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_ID_SHIFT", "XS1_PLINK_SRC_TARGET_ID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_ID_SIZE", "XS1_PLINK_SRC_TARGET_ID_SIZE"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE", "XS1_PLINK_SRC_TARGET_TYPE"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE_MASK", "XS1_PLINK_SRC_TARGET_TYPE_MASK"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE_SET", "XS1_PLINK_SRC_TARGET_TYPE_SET"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE_SHIFT", "XS1_PLINK_SRC_TARGET_TYPE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE_SIZE", "XS1_PLINK_SRC_TARGET_TYPE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DISABLE", "XS1_PLL_CLK_DISABLE"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DISABLE_MASK", "XS1_PLL_CLK_DISABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DISABLE_SET", "XS1_PLL_CLK_DISABLE_SET"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DISABLE_SHIFT", "XS1_PLL_CLK_DISABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DISABLE_SIZE", "XS1_PLL_CLK_DISABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DIVIDER", "XS1_PLL_CLK_DIVIDER"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DIVIDER_MASK", "XS1_PLL_CLK_DIVIDER_MASK"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DIVIDER_SET", "XS1_PLL_CLK_DIVIDER_SET"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DIVIDER_SHIFT", "XS1_PLL_CLK_DIVIDER_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PLL_CLK_DIVIDER_SIZE", "XS1_PLL_CLK_DIVIDER_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_BUFFERS", "XS1_PORT_CTRL0_BUFFERS"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_BUFFERS_MASK", "XS1_PORT_CTRL0_BUFFERS_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_BUFFERS_SET", "XS1_PORT_CTRL0_BUFFERS_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_BUFFERS_SHIFT", "XS1_PORT_CTRL0_BUFFERS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_BUFFERS_SIZE", "XS1_PORT_CTRL0_BUFFERS_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_COND", "XS1_PORT_CTRL0_COND"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_COND_MASK", "XS1_PORT_CTRL0_COND_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_COND_SET", "XS1_PORT_CTRL0_COND_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_COND_SHIFT", "XS1_PORT_CTRL0_COND_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_COND_SIZE", "XS1_PORT_CTRL0_COND_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_DIRECTION", "XS1_PORT_CTRL0_DIRECTION"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_DIRECTION_MASK", "XS1_PORT_CTRL0_DIRECTION_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_DIRECTION_SET", "XS1_PORT_CTRL0_DIRECTION_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_DIRECTION_SHIFT", "XS1_PORT_CTRL0_DIRECTION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_DIRECTION_SIZE", "XS1_PORT_CTRL0_DIRECTION_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_EV_VALID", "XS1_PORT_CTRL0_EV_VALID"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_EV_VALID_MASK", "XS1_PORT_CTRL0_EV_VALID_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_EV_VALID_SET", "XS1_PORT_CTRL0_EV_VALID_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_EV_VALID_SHIFT", "XS1_PORT_CTRL0_EV_VALID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_EV_VALID_SIZE", "XS1_PORT_CTRL0_EV_VALID_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED", "XS1_PORT_CTRL0_IE_ENABLED"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED_MASK", "XS1_PORT_CTRL0_IE_ENABLED_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED_SET", "XS1_PORT_CTRL0_IE_ENABLED_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED_SHIFT", "XS1_PORT_CTRL0_IE_ENABLED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED_SIZE", "XS1_PORT_CTRL0_IE_ENABLED_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_MODE", "XS1_PORT_CTRL0_IE_MODE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_MODE_MASK", "XS1_PORT_CTRL0_IE_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_MODE_SET", "XS1_PORT_CTRL0_IE_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_MODE_SHIFT", "XS1_PORT_CTRL0_IE_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_IE_MODE_SIZE", "XS1_PORT_CTRL0_IE_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INUSE", "XS1_PORT_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INUSE_MASK", "XS1_PORT_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INUSE_SET", "XS1_PORT_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INUSE_SHIFT", "XS1_PORT_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INUSE_SIZE", "XS1_PORT_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INVERT", "XS1_PORT_CTRL0_INVERT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INVERT_MASK", "XS1_PORT_CTRL0_INVERT_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INVERT_SET", "XS1_PORT_CTRL0_INVERT_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INVERT_SHIFT", "XS1_PORT_CTRL0_INVERT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_INVERT_SIZE", "XS1_PORT_CTRL0_INVERT_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE", "XS1_PORT_CTRL0_MASTER_SLAVE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE_MASK", "XS1_PORT_CTRL0_MASTER_SLAVE_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE_SET", "XS1_PORT_CTRL0_MASTER_SLAVE_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE_SHIFT", "XS1_PORT_CTRL0_MASTER_SLAVE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE_SIZE", "XS1_PORT_CTRL0_MASTER_SLAVE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE", "XS1_PORT_CTRL0_PORT_TYPE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE_MASK", "XS1_PORT_CTRL0_PORT_TYPE_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE_SET", "XS1_PORT_CTRL0_PORT_TYPE_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE_SHIFT", "XS1_PORT_CTRL0_PORT_TYPE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE_SIZE", "XS1_PORT_CTRL0_PORT_TYPE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_READY_MODE", "XS1_PORT_CTRL0_READY_MODE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_READY_MODE_MASK", "XS1_PORT_CTRL0_READY_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_READY_MODE_SET", "XS1_PORT_CTRL0_READY_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_READY_MODE_SHIFT", "XS1_PORT_CTRL0_READY_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_READY_MODE_SIZE", "XS1_PORT_CTRL0_READY_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_SDELAY", "XS1_PORT_CTRL0_SDELAY"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_SDELAY_MASK", "XS1_PORT_CTRL0_SDELAY_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_SDELAY_SET", "XS1_PORT_CTRL0_SDELAY_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_SDELAY_SHIFT", "XS1_PORT_CTRL0_SDELAY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_SDELAY_SIZE", "XS1_PORT_CTRL0_SDELAY_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_NUM", "XS1_PORT_CTRL0_T_NUM"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_NUM_MASK", "XS1_PORT_CTRL0_T_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_NUM_SET", "XS1_PORT_CTRL0_T_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_NUM_SHIFT", "XS1_PORT_CTRL0_T_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_NUM_SIZE", "XS1_PORT_CTRL0_T_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_WAITING", "XS1_PORT_CTRL0_T_WAITING"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_WAITING_MASK", "XS1_PORT_CTRL0_T_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_WAITING_SET", "XS1_PORT_CTRL0_T_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_WAITING_SHIFT", "XS1_PORT_CTRL0_T_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL0_T_WAITING_SIZE", "XS1_PORT_CTRL0_T_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR", "XS1_PORT_CTRL1_CHANGE_DIR"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR_MASK", "XS1_PORT_CTRL1_CHANGE_DIR_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR_SET", "XS1_PORT_CTRL1_CHANGE_DIR_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR_SHIFT", "XS1_PORT_CTRL1_CHANGE_DIR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR_SIZE", "XS1_PORT_CTRL1_CHANGE_DIR_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_DRIVE", "XS1_PORT_CTRL1_DRIVE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_DRIVE_MASK", "XS1_PORT_CTRL1_DRIVE_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_DRIVE_SET", "XS1_PORT_CTRL1_DRIVE_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_DRIVE_SHIFT", "XS1_PORT_CTRL1_DRIVE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_DRIVE_SIZE", "XS1_PORT_CTRL1_DRIVE_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_ENDIN", "XS1_PORT_CTRL1_ENDIN"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_ENDIN_MASK", "XS1_PORT_CTRL1_ENDIN_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_ENDIN_SET", "XS1_PORT_CTRL1_ENDIN_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_ENDIN_SHIFT", "XS1_PORT_CTRL1_ENDIN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_ENDIN_SIZE", "XS1_PORT_CTRL1_ENDIN_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA", "XS1_PORT_CTRL1_HOLD_DATA"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA_MASK", "XS1_PORT_CTRL1_HOLD_DATA_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA_SET", "XS1_PORT_CTRL1_HOLD_DATA_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA_SHIFT", "XS1_PORT_CTRL1_HOLD_DATA_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA_SIZE", "XS1_PORT_CTRL1_HOLD_DATA_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED", "XS1_PORT_CTRL1_INST_COMMITTED"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED_MASK", "XS1_PORT_CTRL1_INST_COMMITTED_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED_SET", "XS1_PORT_CTRL1_INST_COMMITTED_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED_SHIFT", "XS1_PORT_CTRL1_INST_COMMITTED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED_SIZE", "XS1_PORT_CTRL1_INST_COMMITTED_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT", "XS1_PORT_CTRL1_SREG_COUNT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT_MASK", "XS1_PORT_CTRL1_SREG_COUNT_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT_SET", "XS1_PORT_CTRL1_SREG_COUNT_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT_SHIFT", "XS1_PORT_CTRL1_SREG_COUNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT_SIZE", "XS1_PORT_CTRL1_SREG_COUNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SYNCR", "XS1_PORT_CTRL1_SYNCR"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SYNCR_MASK", "XS1_PORT_CTRL1_SYNCR_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SYNCR_SET", "XS1_PORT_CTRL1_SYNCR_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SYNCR_SHIFT", "XS1_PORT_CTRL1_SYNCR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_SYNCR_SIZE", "XS1_PORT_CTRL1_SYNCR_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TIMEMET", "XS1_PORT_CTRL1_TIMEMET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TIMEMET_MASK", "XS1_PORT_CTRL1_TIMEMET_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TIMEMET_SET", "XS1_PORT_CTRL1_TIMEMET_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TIMEMET_SHIFT", "XS1_PORT_CTRL1_TIMEMET_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TIMEMET_SIZE", "XS1_PORT_CTRL1_TIMEMET_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL", "XS1_PORT_CTRL1_TREG_FULL"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL_MASK", "XS1_PORT_CTRL1_TREG_FULL_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL_SET", "XS1_PORT_CTRL1_TREG_FULL_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL_SHIFT", "XS1_PORT_CTRL1_TREG_FULL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL_SIZE", "XS1_PORT_CTRL1_TREG_FULL_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TWIDTH", "XS1_PORT_CTRL1_TWIDTH"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TWIDTH_MASK", "XS1_PORT_CTRL1_TWIDTH_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TWIDTH_SET", "XS1_PORT_CTRL1_TWIDTH_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TWIDTH_SHIFT", "XS1_PORT_CTRL1_TWIDTH_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_TWIDTH_SIZE", "XS1_PORT_CTRL1_TWIDTH_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME", "XS1_PORT_CTRL1_WAIT_FOR_TIME"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME_MASK", "XS1_PORT_CTRL1_WAIT_FOR_TIME_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SET", "XS1_PORT_CTRL1_WAIT_FOR_TIME_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SHIFT", "XS1_PORT_CTRL1_WAIT_FOR_TIME_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SIZE", "XS1_PORT_CTRL1_WAIT_FOR_TIME_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY", "XS1_PORT_CTRL2_PIN_DELAY"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY_MASK", "XS1_PORT_CTRL2_PIN_DELAY_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY_SET", "XS1_PORT_CTRL2_PIN_DELAY_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY_SHIFT", "XS1_PORT_CTRL2_PIN_DELAY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY_SIZE", "XS1_PORT_CTRL2_PIN_DELAY_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_TIME", "XS1_PORT_CTRL2_TIME"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_TIME_MASK", "XS1_PORT_CTRL2_TIME_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_TIME_SET", "XS1_PORT_CTRL2_TIME_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_TIME_SHIFT", "XS1_PORT_CTRL2_TIME_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_CTRL2_TIME_SIZE", "XS1_PORT_CTRL2_TIME_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_E", "XS1_PORT_PAD_CTRL_E"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_E_MASK", "XS1_PORT_PAD_CTRL_E_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_E_SET", "XS1_PORT_PAD_CTRL_E_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_E_SHIFT", "XS1_PORT_PAD_CTRL_E_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_E_SIZE", "XS1_PORT_PAD_CTRL_E_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_OEN", "XS1_PORT_PAD_CTRL_OEN"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_OEN_MASK", "XS1_PORT_PAD_CTRL_OEN_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_OEN_SET", "XS1_PORT_PAD_CTRL_OEN_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_OEN_SHIFT", "XS1_PORT_PAD_CTRL_OEN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_OEN_SIZE", "XS1_PORT_PAD_CTRL_OEN_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_P", "XS1_PORT_PAD_CTRL_P"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_P_MASK", "XS1_PORT_PAD_CTRL_P_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_P_SET", "XS1_PORT_PAD_CTRL_P_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_P_SHIFT", "XS1_PORT_PAD_CTRL_P_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_P_SIZE", "XS1_PORT_PAD_CTRL_P_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_REN", "XS1_PORT_PAD_CTRL_REN"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_REN_MASK", "XS1_PORT_PAD_CTRL_REN_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_REN_SET", "XS1_PORT_PAD_CTRL_REN_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_REN_SHIFT", "XS1_PORT_PAD_CTRL_REN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_REN_SIZE", "XS1_PORT_PAD_CTRL_REN_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SMT", "XS1_PORT_PAD_CTRL_SMT"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SMT_MASK", "XS1_PORT_PAD_CTRL_SMT_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SMT_SET", "XS1_PORT_PAD_CTRL_SMT_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SMT_SHIFT", "XS1_PORT_PAD_CTRL_SMT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SMT_SIZE", "XS1_PORT_PAD_CTRL_SMT_SIZE"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SR", "XS1_PORT_PAD_CTRL_SR"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SR_MASK", "XS1_PORT_PAD_CTRL_SR_MASK"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SR_SET", "XS1_PORT_PAD_CTRL_SR_SET"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SR_SHIFT", "XS1_PORT_PAD_CTRL_SR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PORT_PAD_CTRL_SR_SIZE", "XS1_PORT_PAD_CTRL_SR_SIZE"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_ARG0_NUM", "XS1_PSWITCH_DBG_ARG0_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_ARG1_NUM", "XS1_PSWITCH_DBG_ARG1_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_ARG2_NUM", "XS1_PSWITCH_DBG_ARG2_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_ARG3_NUM", "XS1_PSWITCH_DBG_ARG3_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_ARG4_NUM", "XS1_PSWITCH_DBG_ARG4_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_ARG5_NUM", "XS1_PSWITCH_DBG_ARG5_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_COMMAND_NUM", "XS1_PSWITCH_DBG_COMMAND_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_CTRL_NUM", "XS1_PSWITCH_DBG_CTRL_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_HANDLER_NUM", "XS1_PSWITCH_DBG_HANDLER_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_INT_NUM", "XS1_PSWITCH_DBG_INT_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_0_NUM", "XS1_PSWITCH_DBG_SCRATCH_0_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_1_NUM", "XS1_PSWITCH_DBG_SCRATCH_1_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_2_NUM", "XS1_PSWITCH_DBG_SCRATCH_2_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_3_NUM", "XS1_PSWITCH_DBG_SCRATCH_3_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_4_NUM", "XS1_PSWITCH_DBG_SCRATCH_4_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_5_NUM", "XS1_PSWITCH_DBG_SCRATCH_5_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_6_NUM", "XS1_PSWITCH_DBG_SCRATCH_6_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_7_NUM", "XS1_PSWITCH_DBG_SCRATCH_7_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DEVICE_ID0_NUM", "XS1_PSWITCH_DEVICE_ID0_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DEVICE_ID1_NUM", "XS1_PSWITCH_DEVICE_ID1_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DEVICE_ID2_NUM", "XS1_PSWITCH_DEVICE_ID2_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_DEVICE_ID3_NUM", "XS1_PSWITCH_DEVICE_ID3_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_PLL_CLK_DIVIDER_NUM", "XS1_PSWITCH_PLL_CLK_DIVIDER_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_SECU_CONFIG_NUM", "XS1_PSWITCH_SECU_CONFIG_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T0_PC_NUM", "XS1_PSWITCH_T0_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T0_SR_NUM", "XS1_PSWITCH_T0_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T1_PC_NUM", "XS1_PSWITCH_T1_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T1_SR_NUM", "XS1_PSWITCH_T1_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T2_PC_NUM", "XS1_PSWITCH_T2_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T2_SR_NUM", "XS1_PSWITCH_T2_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T3_PC_NUM", "XS1_PSWITCH_T3_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T3_SR_NUM", "XS1_PSWITCH_T3_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T4_PC_NUM", "XS1_PSWITCH_T4_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T4_SR_NUM", "XS1_PSWITCH_T4_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T5_PC_NUM", "XS1_PSWITCH_T5_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T5_SR_NUM", "XS1_PSWITCH_T5_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T6_PC_NUM", "XS1_PSWITCH_T6_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T6_SR_NUM", "XS1_PSWITCH_T6_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T7_PC_NUM", "XS1_PSWITCH_T7_PC_NUM"], [63, 0, 1, "c.xs3a.XS1_PSWITCH_T7_SR_NUM", "XS1_PSWITCH_T7_SR_NUM"], [63, 0, 1, "c.xs3a.XS1_PS_BOOT_CONFIG", "XS1_PS_BOOT_CONFIG"], [63, 0, 1, "c.xs3a.XS1_PS_BOOT_STATUS", "XS1_PS_BOOT_STATUS"], [63, 0, 1, "c.xs3a.XS1_PS_CACHE_ACCESS_CNT", "XS1_PS_CACHE_ACCESS_CNT"], [63, 0, 1, "c.xs3a.XS1_PS_CACHE_MISS_CNT", "XS1_PS_CACHE_MISS_CNT"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_ARG0_REG", "XS1_PS_DBG_ARG0_REG"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_ARG1_REG", "XS1_PS_DBG_ARG1_REG"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_ARG2_REG", "XS1_PS_DBG_ARG2_REG"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_ARG3_REG", "XS1_PS_DBG_ARG3_REG"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_ARG4_REG", "XS1_PS_DBG_ARG4_REG"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_ARG5_REG", "XS1_PS_DBG_ARG5_REG"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_COMMAND", "XS1_PS_DBG_COMMAND"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DATA", "XS1_PS_DBG_DATA"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR1_0", "XS1_PS_DBG_DWATCH_ADDR1_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR1_1", "XS1_PS_DBG_DWATCH_ADDR1_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR1_2", "XS1_PS_DBG_DWATCH_ADDR1_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR1_3", "XS1_PS_DBG_DWATCH_ADDR1_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR2_0", "XS1_PS_DBG_DWATCH_ADDR2_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR2_1", "XS1_PS_DBG_DWATCH_ADDR2_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR2_2", "XS1_PS_DBG_DWATCH_ADDR2_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR2_3", "XS1_PS_DBG_DWATCH_ADDR2_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_CTRL_0", "XS1_PS_DBG_DWATCH_CTRL_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_CTRL_1", "XS1_PS_DBG_DWATCH_CTRL_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_CTRL_2", "XS1_PS_DBG_DWATCH_CTRL_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_DWATCH_CTRL_3", "XS1_PS_DBG_DWATCH_CTRL_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_HANDLER", "XS1_PS_DBG_HANDLER"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_IBREAK_ADDR_0", "XS1_PS_DBG_IBREAK_ADDR_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_IBREAK_ADDR_1", "XS1_PS_DBG_IBREAK_ADDR_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_IBREAK_ADDR_2", "XS1_PS_DBG_IBREAK_ADDR_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_IBREAK_ADDR_3", "XS1_PS_DBG_IBREAK_ADDR_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_IBREAK_CTRL_0", "XS1_PS_DBG_IBREAK_CTRL_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_IBREAK_CTRL_1", "XS1_PS_DBG_IBREAK_CTRL_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_IBREAK_CTRL_2", "XS1_PS_DBG_IBREAK_CTRL_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_IBREAK_CTRL_3", "XS1_PS_DBG_IBREAK_CTRL_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RUN_CTRL", "XS1_PS_DBG_RUN_CTRL"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR1_0", "XS1_PS_DBG_RWATCH_ADDR1_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR1_1", "XS1_PS_DBG_RWATCH_ADDR1_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR1_2", "XS1_PS_DBG_RWATCH_ADDR1_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR1_3", "XS1_PS_DBG_RWATCH_ADDR1_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR2_0", "XS1_PS_DBG_RWATCH_ADDR2_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR2_1", "XS1_PS_DBG_RWATCH_ADDR2_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR2_2", "XS1_PS_DBG_RWATCH_ADDR2_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR2_3", "XS1_PS_DBG_RWATCH_ADDR2_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_CTRL_0", "XS1_PS_DBG_RWATCH_CTRL_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_CTRL_1", "XS1_PS_DBG_RWATCH_CTRL_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_CTRL_2", "XS1_PS_DBG_RWATCH_CTRL_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_RWATCH_CTRL_3", "XS1_PS_DBG_RWATCH_CTRL_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SCRATCH_0", "XS1_PS_DBG_SCRATCH_0"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SCRATCH_1", "XS1_PS_DBG_SCRATCH_1"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SCRATCH_2", "XS1_PS_DBG_SCRATCH_2"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SCRATCH_3", "XS1_PS_DBG_SCRATCH_3"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SCRATCH_4", "XS1_PS_DBG_SCRATCH_4"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SCRATCH_5", "XS1_PS_DBG_SCRATCH_5"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SCRATCH_6", "XS1_PS_DBG_SCRATCH_6"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SCRATCH_7", "XS1_PS_DBG_SCRATCH_7"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SPC", "XS1_PS_DBG_SPC"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SSP", "XS1_PS_DBG_SSP"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_SSR", "XS1_PS_DBG_SSR"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_TYPE", "XS1_PS_DBG_TYPE"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_T_NUM", "XS1_PS_DBG_T_NUM"], [63, 0, 1, "c.xs3a.XS1_PS_DBG_T_REG", "XS1_PS_DBG_T_REG"], [63, 0, 1, "c.xs3a.XS1_PS_RAM_BASE", "XS1_PS_RAM_BASE"], [63, 0, 1, "c.xs3a.XS1_PS_RAM_SIZE", "XS1_PS_RAM_SIZE"], [63, 0, 1, "c.xs3a.XS1_PS_RING_OSC_CTRL", "XS1_PS_RING_OSC_CTRL"], [63, 0, 1, "c.xs3a.XS1_PS_RING_OSC_DATA0", "XS1_PS_RING_OSC_DATA0"], [63, 0, 1, "c.xs3a.XS1_PS_RING_OSC_DATA1", "XS1_PS_RING_OSC_DATA1"], [63, 0, 1, "c.xs3a.XS1_PS_RING_OSC_DATA2", "XS1_PS_RING_OSC_DATA2"], [63, 0, 1, "c.xs3a.XS1_PS_RING_OSC_DATA3", "XS1_PS_RING_OSC_DATA3"], [63, 0, 1, "c.xs3a.XS1_PS_ROM_RMA", "XS1_PS_ROM_RMA"], [63, 0, 1, "c.xs3a.XS1_PS_SECURITY_CONFIG", "XS1_PS_SECURITY_CONFIG"], [63, 0, 1, "c.xs3a.XS1_PS_UNAVAILABLE_RESOURCE", "XS1_PS_UNAVAILABLE_RESOURCE"], [63, 0, 1, "c.xs3a.XS1_PS_VECTOR_BASE", "XS1_PS_VECTOR_BASE"], [63, 0, 1, "c.xs3a.XS1_PS_XCORE_CTRL0", "XS1_PS_XCORE_CTRL0"], [63, 0, 1, "c.xs3a.XS1_PTSEL", "XS1_PTSEL"], [63, 0, 1, "c.xs3a.XS1_PTSEL_MASK", "XS1_PTSEL_MASK"], [63, 0, 1, "c.xs3a.XS1_PTSEL_SET", "XS1_PTSEL_SET"], [63, 0, 1, "c.xs3a.XS1_PTSEL_SHIFT", "XS1_PTSEL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_PTSEL_SIZE", "XS1_PTSEL_SIZE"], [63, 0, 1, "c.xs3a.XS1_RAM_ADDR_WIDTH", "XS1_RAM_ADDR_WIDTH"], [63, 0, 1, "c.xs3a.XS1_RAM_BASE", "XS1_RAM_BASE"], [63, 0, 1, "c.xs3a.XS1_RAM_MASK", "XS1_RAM_MASK"], [63, 0, 1, "c.xs3a.XS1_RAM_MASK_MASK", "XS1_RAM_MASK_MASK"], [63, 0, 1, "c.xs3a.XS1_RAM_MASK_SET", "XS1_RAM_MASK_SET"], [63, 0, 1, "c.xs3a.XS1_RAM_MASK_SHIFT", "XS1_RAM_MASK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RAM_MASK_SIZE", "XS1_RAM_MASK_SIZE"], [63, 0, 1, "c.xs3a.XS1_RAM_SIZE", "XS1_RAM_SIZE"], [63, 0, 1, "c.xs3a.XS1_RBRK_CONDITION", "XS1_RBRK_CONDITION"], [63, 0, 1, "c.xs3a.XS1_RBRK_CONDITION_MASK", "XS1_RBRK_CONDITION_MASK"], [63, 0, 1, "c.xs3a.XS1_RBRK_CONDITION_SET", "XS1_RBRK_CONDITION_SET"], [63, 0, 1, "c.xs3a.XS1_RBRK_CONDITION_SHIFT", "XS1_RBRK_CONDITION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RBRK_CONDITION_SIZE", "XS1_RBRK_CONDITION_SIZE"], [63, 0, 1, "c.xs3a.XS1_RES_ID_INVALID", "XS1_RES_ID_INVALID"], [63, 0, 1, "c.xs3a.XS1_RES_ID_PORTWIDTH", "XS1_RES_ID_PORTWIDTH"], [63, 0, 1, "c.xs3a.XS1_RES_ID_PORTWIDTH_MASK", "XS1_RES_ID_PORTWIDTH_MASK"], [63, 0, 1, "c.xs3a.XS1_RES_ID_PORTWIDTH_SET", "XS1_RES_ID_PORTWIDTH_SET"], [63, 0, 1, "c.xs3a.XS1_RES_ID_PORTWIDTH_SHIFT", "XS1_RES_ID_PORTWIDTH_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RES_ID_PORTWIDTH_SIZE", "XS1_RES_ID_PORTWIDTH_SIZE"], [63, 0, 1, "c.xs3a.XS1_RES_ID_REGID", "XS1_RES_ID_REGID"], [63, 0, 1, "c.xs3a.XS1_RES_ID_REGID_MASK", "XS1_RES_ID_REGID_MASK"], [63, 0, 1, "c.xs3a.XS1_RES_ID_REGID_SET", "XS1_RES_ID_REGID_SET"], [63, 0, 1, "c.xs3a.XS1_RES_ID_REGID_SHIFT", "XS1_RES_ID_REGID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RES_ID_REGID_SIZE", "XS1_RES_ID_REGID_SIZE"], [63, 0, 1, "c.xs3a.XS1_RES_ID_RESNUM", "XS1_RES_ID_RESNUM"], [63, 0, 1, "c.xs3a.XS1_RES_ID_RESNUM_MASK", "XS1_RES_ID_RESNUM_MASK"], [63, 0, 1, "c.xs3a.XS1_RES_ID_RESNUM_SET", "XS1_RES_ID_RESNUM_SET"], [63, 0, 1, "c.xs3a.XS1_RES_ID_RESNUM_SHIFT", "XS1_RES_ID_RESNUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RES_ID_RESNUM_SIZE", "XS1_RES_ID_RESNUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_RES_ID_TYPE", "XS1_RES_ID_TYPE"], [63, 0, 1, "c.xs3a.XS1_RES_ID_TYPE_MASK", "XS1_RES_ID_TYPE_MASK"], [63, 0, 1, "c.xs3a.XS1_RES_ID_TYPE_SET", "XS1_RES_ID_TYPE_SET"], [63, 0, 1, "c.xs3a.XS1_RES_ID_TYPE_SHIFT", "XS1_RES_ID_TYPE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RES_ID_TYPE_SIZE", "XS1_RES_ID_TYPE_SIZE"], [63, 0, 1, "c.xs3a.XS1_RES_PS_CLKSRC", "XS1_RES_PS_CLKSRC"], [63, 0, 1, "c.xs3a.XS1_RES_PS_CTRL0", "XS1_RES_PS_CTRL0"], [63, 0, 1, "c.xs3a.XS1_RES_PS_CTRL1", "XS1_RES_PS_CTRL1"], [63, 0, 1, "c.xs3a.XS1_RES_PS_CTRL2", "XS1_RES_PS_CTRL2"], [63, 0, 1, "c.xs3a.XS1_RES_PS_DATA", "XS1_RES_PS_DATA"], [63, 0, 1, "c.xs3a.XS1_RES_PS_EV", "XS1_RES_PS_EV"], [63, 0, 1, "c.xs3a.XS1_RES_PS_RDYSRC", "XS1_RES_PS_RDYSRC"], [63, 0, 1, "c.xs3a.XS1_RES_PS_TBV0", "XS1_RES_PS_TBV0"], [63, 0, 1, "c.xs3a.XS1_RES_PS_VECTOR", "XS1_RES_PS_VECTOR"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_CHANEND", "XS1_RES_TYPE_CHANEND"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_CLKBLK", "XS1_RES_TYPE_CLKBLK"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_CONFIG", "XS1_RES_TYPE_CONFIG"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_COPROC", "XS1_RES_TYPE_COPROC"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_INSTRUCTION", "XS1_RES_TYPE_INSTRUCTION"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_LOCK", "XS1_RES_TYPE_LOCK"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_PORT", "XS1_RES_TYPE_PORT"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_PS", "XS1_RES_TYPE_PS"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_SWMEM", "XS1_RES_TYPE_SWMEM"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_SYNC", "XS1_RES_TYPE_SYNC"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_THREAD", "XS1_RES_TYPE_THREAD"], [63, 0, 1, "c.xs3a.XS1_RES_TYPE_TIMER", "XS1_RES_TYPE_TIMER"], [63, 0, 1, "c.xs3a.XS1_RET0_REG", "XS1_RET0_REG"], [63, 0, 1, "c.xs3a.XS1_RET1_REG", "XS1_RET1_REG"], [63, 0, 1, "c.xs3a.XS1_RET2_REG", "XS1_RET2_REG"], [63, 0, 1, "c.xs3a.XS1_RET3_REG", "XS1_RET3_REG"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_CORE_ENABLE", "XS1_RING_OSC_CORE_ENABLE"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_CORE_ENABLE_MASK", "XS1_RING_OSC_CORE_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_CORE_ENABLE_SET", "XS1_RING_OSC_CORE_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_CORE_ENABLE_SHIFT", "XS1_RING_OSC_CORE_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_CORE_ENABLE_SIZE", "XS1_RING_OSC_CORE_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_DATA", "XS1_RING_OSC_DATA"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_DATA_MASK", "XS1_RING_OSC_DATA_MASK"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_DATA_SET", "XS1_RING_OSC_DATA_SET"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_DATA_SHIFT", "XS1_RING_OSC_DATA_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_DATA_SIZE", "XS1_RING_OSC_DATA_SIZE"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE", "XS1_RING_OSC_PERPH_ENABLE"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE_MASK", "XS1_RING_OSC_PERPH_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE_SET", "XS1_RING_OSC_PERPH_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE_SHIFT", "XS1_RING_OSC_PERPH_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE_SIZE", "XS1_RING_OSC_PERPH_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_ROM_ADDR_WIDTH", "XS1_ROM_ADDR_WIDTH"], [63, 0, 1, "c.xs3a.XS1_ROM_BASE", "XS1_ROM_BASE"], [63, 0, 1, "c.xs3a.XS1_ROM_BASE_WIDTH", "XS1_ROM_BASE_WIDTH"], [63, 0, 1, "c.xs3a.XS1_ROM_SIZE", "XS1_ROM_SIZE"], [63, 0, 1, "c.xs3a.XS1_RTSEL", "XS1_RTSEL"], [63, 0, 1, "c.xs3a.XS1_RTSEL_MASK", "XS1_RTSEL_MASK"], [63, 0, 1, "c.xs3a.XS1_RTSEL_SET", "XS1_RTSEL_SET"], [63, 0, 1, "c.xs3a.XS1_RTSEL_SHIFT", "XS1_RTSEL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RTSEL_SIZE", "XS1_RTSEL_SIZE"], [63, 0, 1, "c.xs3a.XS1_RX_CREDIT", "XS1_RX_CREDIT"], [63, 0, 1, "c.xs3a.XS1_RX_CREDIT_MASK", "XS1_RX_CREDIT_MASK"], [63, 0, 1, "c.xs3a.XS1_RX_CREDIT_SET", "XS1_RX_CREDIT_SET"], [63, 0, 1, "c.xs3a.XS1_RX_CREDIT_SHIFT", "XS1_RX_CREDIT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_RX_CREDIT_SIZE", "XS1_RX_CREDIT_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS", "XS1_SECUR_CFG_DISABLE_ACCESS"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS_MASK", "XS1_SECUR_CFG_DISABLE_ACCESS_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS_SET", "XS1_SECUR_CFG_DISABLE_ACCESS_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS_SHIFT", "XS1_SECUR_CFG_DISABLE_ACCESS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS_SIZE", "XS1_SECUR_CFG_DISABLE_ACCESS_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_MASK", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SET", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SHIFT", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SIZE", "XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG", "XS1_SECUR_CFG_DISABLE_PLL_JTAG"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_MASK", "XS1_SECUR_CFG_DISABLE_PLL_JTAG_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SET", "XS1_SECUR_CFG_DISABLE_PLL_JTAG_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SHIFT", "XS1_SECUR_CFG_DISABLE_PLL_JTAG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SIZE", "XS1_SECUR_CFG_DISABLE_PLL_JTAG_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_MASK", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SET", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SHIFT", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SIZE", "XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_MASK", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SET", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SHIFT", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SIZE", "XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED", "XS1_SECUR_CFG_OTP_COMBINED"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED_MASK", "XS1_SECUR_CFG_OTP_COMBINED_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED_SET", "XS1_SECUR_CFG_OTP_COMBINED_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED_SHIFT", "XS1_SECUR_CFG_OTP_COMBINED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED_SIZE", "XS1_SECUR_CFG_OTP_COMBINED_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE", "XS1_SECUR_CFG_OTP_PROGRAM_DISABLE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_MASK", "XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SET", "XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SHIFT", "XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SIZE", "XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK", "XS1_SECUR_CFG_OTP_READ_LOCK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK_MASK", "XS1_SECUR_CFG_OTP_READ_LOCK_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK_SET", "XS1_SECUR_CFG_OTP_READ_LOCK_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK_SHIFT", "XS1_SECUR_CFG_OTP_READ_LOCK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK_SIZE", "XS1_SECUR_CFG_OTP_READ_LOCK_SIZE"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT", "XS1_SECUR_CFG_SECURE_BOOT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT_MASK", "XS1_SECUR_CFG_SECURE_BOOT_MASK"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT_SET", "XS1_SECUR_CFG_SECURE_BOOT_SET"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT_SHIFT", "XS1_SECUR_CFG_SECURE_BOOT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT_SIZE", "XS1_SECUR_CFG_SECURE_BOOT_SIZE"], [63, 0, 1, "c.xs3a.XS1_SETC_BUF_BUFFERS", "XS1_SETC_BUF_BUFFERS"], [63, 0, 1, "c.xs3a.XS1_SETC_BUF_NOBUFFERS", "XS1_SETC_BUF_NOBUFFERS"], [63, 0, 1, "c.xs3a.XS1_SETC_COND_AFTER", "XS1_SETC_COND_AFTER"], [63, 0, 1, "c.xs3a.XS1_SETC_COND_EQ", "XS1_SETC_COND_EQ"], [63, 0, 1, "c.xs3a.XS1_SETC_COND_FULL", "XS1_SETC_COND_FULL"], [63, 0, 1, "c.xs3a.XS1_SETC_COND_GREATER", "XS1_SETC_COND_GREATER"], [63, 0, 1, "c.xs3a.XS1_SETC_COND_LESS", "XS1_SETC_COND_LESS"], [63, 0, 1, "c.xs3a.XS1_SETC_COND_NEQ", "XS1_SETC_COND_NEQ"], [63, 0, 1, "c.xs3a.XS1_SETC_COND_NONE", "XS1_SETC_COND_NONE"], [63, 0, 1, "c.xs3a.XS1_SETC_DRIVE_DRIVE", "XS1_SETC_DRIVE_DRIVE"], [63, 0, 1, "c.xs3a.XS1_SETC_DRIVE_PULL_DOWN", "XS1_SETC_DRIVE_PULL_DOWN"], [63, 0, 1, "c.xs3a.XS1_SETC_DRIVE_PULL_UP", "XS1_SETC_DRIVE_PULL_UP"], [63, 0, 1, "c.xs3a.XS1_SETC_IE_MODE_EVENT", "XS1_SETC_IE_MODE_EVENT"], [63, 0, 1, "c.xs3a.XS1_SETC_IE_MODE_INTERRUPT", "XS1_SETC_IE_MODE_INTERRUPT"], [63, 0, 1, "c.xs3a.XS1_SETC_INUSE_OFF", "XS1_SETC_INUSE_OFF"], [63, 0, 1, "c.xs3a.XS1_SETC_INUSE_ON", "XS1_SETC_INUSE_ON"], [63, 0, 1, "c.xs3a.XS1_SETC_INV_INVERT", "XS1_SETC_INV_INVERT"], [63, 0, 1, "c.xs3a.XS1_SETC_INV_NOINVERT", "XS1_SETC_INV_NOINVERT"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE", "XS1_SETC_LMODE"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_BUF", "XS1_SETC_LMODE_BUF"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_FALL_DELAY", "XS1_SETC_LMODE_FALL_DELAY"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_INV", "XS1_SETC_LMODE_INV"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_MASK", "XS1_SETC_LMODE_MASK"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_MS", "XS1_SETC_LMODE_MS"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_PIN_DELAY", "XS1_SETC_LMODE_PIN_DELAY"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_PORT", "XS1_SETC_LMODE_PORT"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_RDY", "XS1_SETC_LMODE_RDY"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_RISE_DELAY", "XS1_SETC_LMODE_RISE_DELAY"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_RUN", "XS1_SETC_LMODE_RUN"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_SDELAY", "XS1_SETC_LMODE_SDELAY"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_SET", "XS1_SETC_LMODE_SET"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_SHIFT", "XS1_SETC_LMODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SETC_LMODE_SIZE", "XS1_SETC_LMODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_MODE", "XS1_SETC_MMAP_MODE"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_MODE_MASK", "XS1_SETC_MMAP_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_MODE_SET", "XS1_SETC_MMAP_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_MODE_SHIFT", "XS1_SETC_MMAP_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_MODE_SIZE", "XS1_SETC_MMAP_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_VALUE", "XS1_SETC_MMAP_VALUE"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_VALUE_MASK", "XS1_SETC_MMAP_VALUE_MASK"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_VALUE_SET", "XS1_SETC_MMAP_VALUE_SET"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_VALUE_SHIFT", "XS1_SETC_MMAP_VALUE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SETC_MMAP_VALUE_SIZE", "XS1_SETC_MMAP_VALUE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE", "XS1_SETC_MODE"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_COND", "XS1_SETC_MODE_COND"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_DRIVE", "XS1_SETC_MODE_DRIVE"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_IE_MODE", "XS1_SETC_MODE_IE_MODE"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_INUSE", "XS1_SETC_MODE_INUSE"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_LONG", "XS1_SETC_MODE_LONG"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_MASK", "XS1_SETC_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_SET", "XS1_SETC_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_SETPADCTRL", "XS1_SETC_MODE_SETPADCTRL"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_SHIFT", "XS1_SETC_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SETC_MODE_SIZE", "XS1_SETC_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SETC_MS_MASTER", "XS1_SETC_MS_MASTER"], [63, 0, 1, "c.xs3a.XS1_SETC_MS_SLAVE", "XS1_SETC_MS_SLAVE"], [63, 0, 1, "c.xs3a.XS1_SETC_PORT_CLOCKPORT", "XS1_SETC_PORT_CLOCKPORT"], [63, 0, 1, "c.xs3a.XS1_SETC_PORT_DATAPORT", "XS1_SETC_PORT_DATAPORT"], [63, 0, 1, "c.xs3a.XS1_SETC_PORT_READYPORT", "XS1_SETC_PORT_READYPORT"], [63, 0, 1, "c.xs3a.XS1_SETC_RDY_HANDSHAKE", "XS1_SETC_RDY_HANDSHAKE"], [63, 0, 1, "c.xs3a.XS1_SETC_RDY_NOREADY", "XS1_SETC_RDY_NOREADY"], [63, 0, 1, "c.xs3a.XS1_SETC_RDY_STROBED", "XS1_SETC_RDY_STROBED"], [63, 0, 1, "c.xs3a.XS1_SETC_RUN_CLRBUF", "XS1_SETC_RUN_CLRBUF"], [63, 0, 1, "c.xs3a.XS1_SETC_RUN_STARTR", "XS1_SETC_RUN_STARTR"], [63, 0, 1, "c.xs3a.XS1_SETC_RUN_STOPR", "XS1_SETC_RUN_STOPR"], [63, 0, 1, "c.xs3a.XS1_SETC_SDELAY_NOSDELAY", "XS1_SETC_SDELAY_NOSDELAY"], [63, 0, 1, "c.xs3a.XS1_SETC_SDELAY_SDELAY", "XS1_SETC_SDELAY_SDELAY"], [63, 0, 1, "c.xs3a.XS1_SETC_VALUE", "XS1_SETC_VALUE"], [63, 0, 1, "c.xs3a.XS1_SETC_VALUE_MASK", "XS1_SETC_VALUE_MASK"], [63, 0, 1, "c.xs3a.XS1_SETC_VALUE_SET", "XS1_SETC_VALUE_SET"], [63, 0, 1, "c.xs3a.XS1_SETC_VALUE_SHIFT", "XS1_SETC_VALUE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SETC_VALUE_SIZE", "XS1_SETC_VALUE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_ID", "XS1_SLINK_SRC_TARGET_ID"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_ID_MASK", "XS1_SLINK_SRC_TARGET_ID_MASK"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_ID_SET", "XS1_SLINK_SRC_TARGET_ID_SET"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_ID_SHIFT", "XS1_SLINK_SRC_TARGET_ID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_ID_SIZE", "XS1_SLINK_SRC_TARGET_ID_SIZE"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE", "XS1_SLINK_SRC_TARGET_TYPE"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE_MASK", "XS1_SLINK_SRC_TARGET_TYPE_MASK"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE_SET", "XS1_SLINK_SRC_TARGET_TYPE_SET"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE_SHIFT", "XS1_SLINK_SRC_TARGET_TYPE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE_SIZE", "XS1_SLINK_SRC_TARGET_TYPE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_ID", "XS1_SRC_TARGET_ID"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_ID_MASK", "XS1_SRC_TARGET_ID_MASK"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_ID_SET", "XS1_SRC_TARGET_ID_SET"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_ID_SHIFT", "XS1_SRC_TARGET_ID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_ID_SIZE", "XS1_SRC_TARGET_ID_SIZE"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_TYPE", "XS1_SRC_TARGET_TYPE"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_TYPE_MASK", "XS1_SRC_TARGET_TYPE_MASK"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_TYPE_SET", "XS1_SRC_TARGET_TYPE_SET"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_TYPE_SHIFT", "XS1_SRC_TARGET_TYPE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SRC_TARGET_TYPE_SIZE", "XS1_SRC_TARGET_TYPE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_DI", "XS1_SR_DI"], [63, 0, 1, "c.xs3a.XS1_SR_DI_MASK", "XS1_SR_DI_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_DI_SET", "XS1_SR_DI_SET"], [63, 0, 1, "c.xs3a.XS1_SR_DI_SHIFT", "XS1_SR_DI_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_DI_SIZE", "XS1_SR_DI_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_EEBLE", "XS1_SR_EEBLE"], [63, 0, 1, "c.xs3a.XS1_SR_EEBLE_MASK", "XS1_SR_EEBLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_EEBLE_SET", "XS1_SR_EEBLE_SET"], [63, 0, 1, "c.xs3a.XS1_SR_EEBLE_SHIFT", "XS1_SR_EEBLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_EEBLE_SIZE", "XS1_SR_EEBLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_FAST", "XS1_SR_FAST"], [63, 0, 1, "c.xs3a.XS1_SR_FAST_MASK", "XS1_SR_FAST_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_FAST_SET", "XS1_SR_FAST_SET"], [63, 0, 1, "c.xs3a.XS1_SR_FAST_SHIFT", "XS1_SR_FAST_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_FAST_SIZE", "XS1_SR_FAST_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_IEBLE", "XS1_SR_IEBLE"], [63, 0, 1, "c.xs3a.XS1_SR_IEBLE_MASK", "XS1_SR_IEBLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_IEBLE_SET", "XS1_SR_IEBLE_SET"], [63, 0, 1, "c.xs3a.XS1_SR_IEBLE_SHIFT", "XS1_SR_IEBLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_IEBLE_SIZE", "XS1_SR_IEBLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_INENB", "XS1_SR_INENB"], [63, 0, 1, "c.xs3a.XS1_SR_INENB_MASK", "XS1_SR_INENB_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_INENB_SET", "XS1_SR_INENB_SET"], [63, 0, 1, "c.xs3a.XS1_SR_INENB_SHIFT", "XS1_SR_INENB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_INENB_SIZE", "XS1_SR_INENB_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_ININT", "XS1_SR_ININT"], [63, 0, 1, "c.xs3a.XS1_SR_ININT_MASK", "XS1_SR_ININT_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_ININT_SET", "XS1_SR_ININT_SET"], [63, 0, 1, "c.xs3a.XS1_SR_ININT_SHIFT", "XS1_SR_ININT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_ININT_SIZE", "XS1_SR_ININT_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_INK", "XS1_SR_INK"], [63, 0, 1, "c.xs3a.XS1_SR_INK_MASK", "XS1_SR_INK_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_INK_SET", "XS1_SR_INK_SET"], [63, 0, 1, "c.xs3a.XS1_SR_INK_SHIFT", "XS1_SR_INK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_INK_SIZE", "XS1_SR_INK_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_KEDI", "XS1_SR_KEDI"], [63, 0, 1, "c.xs3a.XS1_SR_KEDI_MASK", "XS1_SR_KEDI_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_KEDI_SET", "XS1_SR_KEDI_SET"], [63, 0, 1, "c.xs3a.XS1_SR_KEDI_SHIFT", "XS1_SR_KEDI_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_KEDI_SIZE", "XS1_SR_KEDI_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_QUEUE", "XS1_SR_QUEUE"], [63, 0, 1, "c.xs3a.XS1_SR_QUEUE_MASK", "XS1_SR_QUEUE_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_QUEUE_SET", "XS1_SR_QUEUE_SET"], [63, 0, 1, "c.xs3a.XS1_SR_QUEUE_SHIFT", "XS1_SR_QUEUE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_QUEUE_SIZE", "XS1_SR_QUEUE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_SINK", "XS1_SR_SINK"], [63, 0, 1, "c.xs3a.XS1_SR_SINK_MASK", "XS1_SR_SINK_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_SINK_SET", "XS1_SR_SINK_SET"], [63, 0, 1, "c.xs3a.XS1_SR_SINK_SHIFT", "XS1_SR_SINK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_SINK_SIZE", "XS1_SR_SINK_SIZE"], [63, 0, 1, "c.xs3a.XS1_SR_WAITING", "XS1_SR_WAITING"], [63, 0, 1, "c.xs3a.XS1_SR_WAITING_MASK", "XS1_SR_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_SR_WAITING_SET", "XS1_SR_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_SR_WAITING_SHIFT", "XS1_SR_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SR_WAITING_SIZE", "XS1_SR_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM", "XS1_SSCTRL_PSCTRL_CORE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM_MASK", "XS1_SSCTRL_PSCTRL_CORE_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM_SET", "XS1_SSCTRL_PSCTRL_CORE_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM_SHIFT", "XS1_SSCTRL_PSCTRL_CORE_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM_SIZE", "XS1_SSCTRL_PSCTRL_CORE_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_CLK_DIVIDER_NUM", "XS1_SSWITCH_CLK_DIVIDER_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_DDR_CLK_DIVIDER_NUM", "XS1_SSWITCH_DDR_CLK_DIVIDER_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_DEVICE_ID0_NUM", "XS1_SSWITCH_DEVICE_ID0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_DEVICE_ID1_NUM", "XS1_SSWITCH_DEVICE_ID1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_DEVICE_ID2_NUM", "XS1_SSWITCH_DEVICE_ID2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_DEVICE_ID3_NUM", "XS1_SSWITCH_DEVICE_ID3_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_DIMENSION_DIRECTION0_NUM", "XS1_SSWITCH_DIMENSION_DIRECTION0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_DIMENSION_DIRECTION1_NUM", "XS1_SSWITCH_DIMENSION_DIRECTION1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM", "XS1_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_JTAG_DEVICE_ID_NUM", "XS1_SSWITCH_JTAG_DEVICE_ID_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_JTAG_USERCODE_NUM", "XS1_SSWITCH_JTAG_USERCODE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_ARBITRATION_MTG_COMMAND_NUM", "XS1_SSWITCH_LPDDR_ARBITRATION_MTG_COMMAND_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_ARBITRATION_TIMEOUT_NUM", "XS1_SSWITCH_LPDDR_ARBITRATION_TIMEOUT_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_DLL_CONTROL_NUM", "XS1_SSWITCH_LPDDR_DLL_CONTROL_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_DLL_MANUAL_CONTROL_NUM", "XS1_SSWITCH_LPDDR_DLL_MANUAL_CONTROL_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_DLL_MEASUREMENT_STATUS_NUM", "XS1_SSWITCH_LPDDR_DLL_MEASUREMENT_STATUS_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_DLL_PHY_CALIBRATION_DATA_NUM", "XS1_SSWITCH_LPDDR_DLL_PHY_CALIBRATION_DATA_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_EMR_OPCODE_NUM", "XS1_SSWITCH_LPDDR_EMR_OPCODE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_IID_0_7_NUM", "XS1_SSWITCH_LPDDR_IID_0_7_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_IID_8_15_NUM", "XS1_SSWITCH_LPDDR_IID_8_15_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_IID_ENABLE_NUM", "XS1_SSWITCH_LPDDR_IID_ENABLE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_LMR_OPCODE_NUM", "XS1_SSWITCH_LPDDR_LMR_OPCODE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_PHY_CONTROL_NUM", "XS1_SSWITCH_LPDDR_PHY_CONTROL_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_CONF_0_NUM", "XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_CONF_0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_CONF_1_NUM", "XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_CONF_1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_STATUS_NUM", "XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_STATUS_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_QUEUE_CONT_NUM", "XS1_SSWITCH_LPDDR_QUEUE_CONT_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_RO_COMMAND_QUEUE_PRIORITY_NUM", "XS1_SSWITCH_LPDDR_RO_COMMAND_QUEUE_PRIORITY_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_LPDDR_RW_COMMAND_QUEUE_PRIORITY_NUM", "XS1_SSWITCH_LPDDR_RW_COMMAND_QUEUE_PRIORITY_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_CFG_CLK_DIVIDER_NUM", "XS1_SSWITCH_MIPI_CFG_CLK_DIVIDER_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_CLK_DIVIDER_NUM", "XS1_SSWITCH_MIPI_CLK_DIVIDER_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG0_NUM", "XS1_SSWITCH_MIPI_DPHY_CFG0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG1_NUM", "XS1_SSWITCH_MIPI_DPHY_CFG1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG2_NUM", "XS1_SSWITCH_MIPI_DPHY_CFG2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG3_NUM", "XS1_SSWITCH_MIPI_DPHY_CFG3_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG4_NUM", "XS1_SSWITCH_MIPI_DPHY_CFG4_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG5_NUM", "XS1_SSWITCH_MIPI_DPHY_CFG5_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_SHIM_CFG0_NUM", "XS1_SSWITCH_MIPI_SHIM_CFG0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_SHIM_STATUS_NUM", "XS1_SSWITCH_MIPI_SHIM_STATUS_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_STATUS0_NUM", "XS1_SSWITCH_MIPI_STATUS0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_0_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_10_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_10_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_11_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_11_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_12_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_12_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_13_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_13_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_14_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_14_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_15_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_15_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_16_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_16_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_17_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_17_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_18_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_18_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_1_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_2_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_3_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_3_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_4_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_4_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_5_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_5_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_6_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_6_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_7_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_7_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_8_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_8_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_9_NUM", "XS1_SSWITCH_MIPI_XCFGI_REG_9_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGO_REG_0_NUM", "XS1_SSWITCH_MIPI_XCFGO_REG_0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGO_REG_1_NUM", "XS1_SSWITCH_MIPI_XCFGO_REG_1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_MIPI_XCFGO_REG_2_NUM", "XS1_SSWITCH_MIPI_XCFGO_REG_2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_NODE_CONFIG_NUM", "XS1_SSWITCH_NODE_CONFIG_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_NODE_ID_NUM", "XS1_SSWITCH_NODE_ID_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_ADDR_NUM", "XS1_SSWITCH_PADCTRL_ADDR_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_BA_NUM", "XS1_SSWITCH_PADCTRL_BA_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_CAS_N_NUM", "XS1_SSWITCH_PADCTRL_CAS_N_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_CKE_NUM", "XS1_SSWITCH_PADCTRL_CKE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_CLK_NUM", "XS1_SSWITCH_PADCTRL_CLK_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_CS_N_NUM", "XS1_SSWITCH_PADCTRL_CS_N_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_DM_NUM", "XS1_SSWITCH_PADCTRL_DM_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_DQS_NUM", "XS1_SSWITCH_PADCTRL_DQS_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_DQ_NUM", "XS1_SSWITCH_PADCTRL_DQ_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_RAS_N_NUM", "XS1_SSWITCH_PADCTRL_RAS_N_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PADCTRL_WE_N_NUM", "XS1_SSWITCH_PADCTRL_WE_N_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLINK_0_NUM", "XS1_SSWITCH_PLINK_0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLINK_1_NUM", "XS1_SSWITCH_PLINK_1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLINK_2_NUM", "XS1_SSWITCH_PLINK_2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLINK_3_NUM", "XS1_SSWITCH_PLINK_3_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLINK_4_NUM", "XS1_SSWITCH_PLINK_4_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLINK_5_NUM", "XS1_SSWITCH_PLINK_5_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLINK_6_NUM", "XS1_SSWITCH_PLINK_6_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLINK_7_NUM", "XS1_SSWITCH_PLINK_7_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_PLL_CTL_NUM", "XS1_SSWITCH_PLL_CTL_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_REF_CLK_DIVIDER_NUM", "XS1_SSWITCH_REF_CLK_DIVIDER_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_0_NUM", "XS1_SSWITCH_SLINK_0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_1_NUM", "XS1_SSWITCH_SLINK_1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_2_NUM", "XS1_SSWITCH_SLINK_2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_3_NUM", "XS1_SSWITCH_SLINK_3_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_4_NUM", "XS1_SSWITCH_SLINK_4_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_5_NUM", "XS1_SSWITCH_SLINK_5_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_6_NUM", "XS1_SSWITCH_SLINK_6_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_7_NUM", "XS1_SSWITCH_SLINK_7_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SLINK_8_NUM", "XS1_SSWITCH_SLINK_8_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SS_APP_CLK_DIVIDER_NUM", "XS1_SSWITCH_SS_APP_CLK_DIVIDER_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SS_APP_PLL_CTL_NUM", "XS1_SSWITCH_SS_APP_PLL_CTL_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SS_APP_PLL_FRAC_N_DIVIDER_NUM", "XS1_SSWITCH_SS_APP_PLL_FRAC_N_DIVIDER_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_SS_LPDDR_CONTROLLER_CONFIG_NUM", "XS1_SSWITCH_SS_LPDDR_CONTROLLER_CONFIG_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_PHY_CFG0_NUM", "XS1_SSWITCH_USB_PHY_CFG0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_PHY_CFG1_NUM", "XS1_SSWITCH_USB_PHY_CFG1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_PHY_CFG2_NUM", "XS1_SSWITCH_USB_PHY_CFG2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_PHY_CFG3_NUM", "XS1_SSWITCH_USB_PHY_CFG3_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_PHY_STATUS_NUM", "XS1_SSWITCH_USB_PHY_STATUS_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_PHY_XCFGO_REG0_NUM", "XS1_SSWITCH_USB_PHY_XCFGO_REG0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_SHIM_CFG_NUM", "XS1_SSWITCH_USB_SHIM_CFG_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_SHIM_STATUS_NUM", "XS1_SSWITCH_USB_SHIM_STATUS_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_STATUS_CLR_NUM", "XS1_SSWITCH_USB_STATUS_CLR_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_XCFGI_REG0_NUM", "XS1_SSWITCH_USB_XCFGI_REG0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_XCFGI_REG1_NUM", "XS1_SSWITCH_USB_XCFGI_REG1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_XCFGI_REG2_NUM", "XS1_SSWITCH_USB_XCFGI_REG2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_XCFG_COARSE_TUNE_NUM", "XS1_SSWITCH_USB_XCFG_COARSE_TUNE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_XCFG_FINE_TUNE_NUM", "XS1_SSWITCH_USB_XCFG_FINE_TUNE_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_XCFG_LOCK_RANGE_MAX_NUM", "XS1_SSWITCH_USB_XCFG_LOCK_RANGE_MAX_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_USB_XCFG_LOCK_RANGE_MIN_NUM", "XS1_SSWITCH_USB_XCFG_LOCK_RANGE_MIN_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_WATCHDOG_CFG_NUM", "XS1_SSWITCH_WATCHDOG_CFG_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_WATCHDOG_COUNT_NUM", "XS1_SSWITCH_WATCHDOG_COUNT_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_WATCHDOG_PRESCALER_NUM", "XS1_SSWITCH_WATCHDOG_PRESCALER_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_WATCHDOG_PRESCALER_WRAP_NUM", "XS1_SSWITCH_WATCHDOG_PRESCALER_WRAP_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_WATCHDOG_STATUS_NUM", "XS1_SSWITCH_WATCHDOG_STATUS_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM", "XS1_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XCORE1_GLOBAL_DEBUG_CONFIG_NUM", "XS1_SSWITCH_XCORE1_GLOBAL_DEBUG_CONFIG_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_0_NUM", "XS1_SSWITCH_XLINK_0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_1_NUM", "XS1_SSWITCH_XLINK_1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_2_NUM", "XS1_SSWITCH_XLINK_2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_3_NUM", "XS1_SSWITCH_XLINK_3_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_4_NUM", "XS1_SSWITCH_XLINK_4_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_5_NUM", "XS1_SSWITCH_XLINK_5_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_6_NUM", "XS1_SSWITCH_XLINK_6_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_7_NUM", "XS1_SSWITCH_XLINK_7_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XLINK_8_NUM", "XS1_SSWITCH_XLINK_8_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XSTATIC_0_NUM", "XS1_SSWITCH_XSTATIC_0_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XSTATIC_1_NUM", "XS1_SSWITCH_XSTATIC_1_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XSTATIC_2_NUM", "XS1_SSWITCH_XSTATIC_2_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XSTATIC_3_NUM", "XS1_SSWITCH_XSTATIC_3_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XSTATIC_4_NUM", "XS1_SSWITCH_XSTATIC_4_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XSTATIC_5_NUM", "XS1_SSWITCH_XSTATIC_5_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XSTATIC_6_NUM", "XS1_SSWITCH_XSTATIC_6_NUM"], [63, 0, 1, "c.xs3a.XS1_SSWITCH_XSTATIC_7_NUM", "XS1_SSWITCH_XSTATIC_7_NUM"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV", "XS1_SS_APP_CLK_DIV"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE", "XS1_SS_APP_CLK_DIV_DISABLE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE_MASK", "XS1_SS_APP_CLK_DIV_DISABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE_SET", "XS1_SS_APP_CLK_DIV_DISABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE_SHIFT", "XS1_SS_APP_CLK_DIV_DISABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE_SIZE", "XS1_SS_APP_CLK_DIV_DISABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_MASK", "XS1_SS_APP_CLK_DIV_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_SET", "XS1_SS_APP_CLK_DIV_SET"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_SHIFT", "XS1_SS_APP_CLK_DIV_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_DIV_SIZE", "XS1_SS_APP_CLK_DIV_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL", "XS1_SS_APP_CLK_FROM_APP_PLL"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL_MASK", "XS1_SS_APP_CLK_FROM_APP_PLL_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL_SET", "XS1_SS_APP_CLK_FROM_APP_PLL_SET"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL_SHIFT", "XS1_SS_APP_CLK_FROM_APP_PLL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL_SIZE", "XS1_SS_APP_CLK_FROM_APP_PLL_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_BYPASS", "XS1_SS_APP_PLL_BYPASS"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_BYPASS_MASK", "XS1_SS_APP_PLL_BYPASS_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_BYPASS_SET", "XS1_SS_APP_PLL_BYPASS_SET"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_BYPASS_SHIFT", "XS1_SS_APP_PLL_BYPASS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_BYPASS_SIZE", "XS1_SS_APP_PLL_BYPASS_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_ENABLE", "XS1_SS_APP_PLL_ENABLE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_ENABLE_MASK", "XS1_SS_APP_PLL_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_ENABLE_SET", "XS1_SS_APP_PLL_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_ENABLE_SHIFT", "XS1_SS_APP_PLL_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_ENABLE_SIZE", "XS1_SS_APP_PLL_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL", "XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_MASK", "XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SET", "XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SET"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SHIFT", "XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SIZE", "XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR", "XS1_SS_APP_PLL_SEL_OUT_DDR"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR_MASK", "XS1_SS_APP_PLL_SEL_OUT_DDR_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR_SET", "XS1_SS_APP_PLL_SEL_OUT_DDR_SET"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR_SHIFT", "XS1_SS_APP_PLL_SEL_OUT_DDR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR_SIZE", "XS1_SS_APP_PLL_SEL_OUT_DDR_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_TO_DDR", "XS1_SS_APP_PLL_TO_DDR"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_TO_DDR_MASK", "XS1_SS_APP_PLL_TO_DDR_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_TO_DDR_SET", "XS1_SS_APP_PLL_TO_DDR_SET"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_TO_DDR_SHIFT", "XS1_SS_APP_PLL_TO_DDR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_APP_PLL_TO_DDR_SIZE", "XS1_SS_APP_PLL_TO_DDR_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV", "XS1_SS_CLK_DIVIDER_CLK_DIV"], [63, 0, 1, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV_MASK", "XS1_SS_CLK_DIVIDER_CLK_DIV_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV_SET", "XS1_SS_CLK_DIVIDER_CLK_DIV_SET"], [63, 0, 1, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV_SHIFT", "XS1_SS_CLK_DIVIDER_CLK_DIV_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV_SIZE", "XS1_SS_CLK_DIVIDER_CLK_DIV_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV", "XS1_SS_DDR_CLK_DIV"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE", "XS1_SS_DDR_CLK_DIV_DISABLE"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE_MASK", "XS1_SS_DDR_CLK_DIV_DISABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE_SET", "XS1_SS_DDR_CLK_DIV_DISABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE_SHIFT", "XS1_SS_DDR_CLK_DIV_DISABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE_SIZE", "XS1_SS_DDR_CLK_DIV_DISABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_MASK", "XS1_SS_DDR_CLK_DIV_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_SET", "XS1_SS_DDR_CLK_DIV_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_SHIFT", "XS1_SS_DDR_CLK_DIV_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_DIV_SIZE", "XS1_SS_DDR_CLK_DIV_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL", "XS1_SS_DDR_CLK_FROM_APP_PLL"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL_MASK", "XS1_SS_DDR_CLK_FROM_APP_PLL_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL_SET", "XS1_SS_DDR_CLK_FROM_APP_PLL_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL_SHIFT", "XS1_SS_DDR_CLK_FROM_APP_PLL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL_SIZE", "XS1_SS_DDR_CLK_FROM_APP_PLL_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL", "XS1_SS_DEVICE_ID0_BOOT_CTRL"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL_MASK", "XS1_SS_DEVICE_ID0_BOOT_CTRL_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SET", "XS1_SS_DEVICE_ID0_BOOT_CTRL_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SHIFT", "XS1_SS_DEVICE_ID0_BOOT_CTRL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SIZE", "XS1_SS_DEVICE_ID0_BOOT_CTRL_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION", "XS1_SS_DEVICE_ID0_REVISION"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION_MASK", "XS1_SS_DEVICE_ID0_REVISION_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION_SET", "XS1_SS_DEVICE_ID0_REVISION_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION_SHIFT", "XS1_SS_DEVICE_ID0_REVISION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION_SIZE", "XS1_SS_DEVICE_ID0_REVISION_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION", "XS1_SS_DEVICE_ID0_VERSION"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION_MASK", "XS1_SS_DEVICE_ID0_VERSION_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION_SET", "XS1_SS_DEVICE_ID0_VERSION_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION_SHIFT", "XS1_SS_DEVICE_ID0_VERSION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION_SIZE", "XS1_SS_DEVICE_ID0_VERSION_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE", "XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_MASK", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SET", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE", "XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS", "XS1_SS_DEVICE_ID1_NUM_SLINKS"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS_MASK", "XS1_SS_DEVICE_ID1_NUM_SLINKS_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SET", "XS1_SS_DEVICE_ID1_NUM_SLINKS_SET"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SHIFT", "XS1_SS_DEVICE_ID1_NUM_SLINKS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SIZE", "XS1_SS_DEVICE_ID1_NUM_SLINKS_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_ENABLE", "XS1_SS_FRAC_N_ENABLE"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_ENABLE_MASK", "XS1_SS_FRAC_N_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_ENABLE_SET", "XS1_SS_FRAC_N_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_ENABLE_SHIFT", "XS1_SS_FRAC_N_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_ENABLE_SIZE", "XS1_SS_FRAC_N_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT", "XS1_SS_FRAC_N_F_HIGH_CYC_CNT"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT_MASK", "XS1_SS_FRAC_N_F_HIGH_CYC_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SET", "XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SHIFT", "XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SIZE", "XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT", "XS1_SS_FRAC_N_PERIOD_CYC_CNT"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT_MASK", "XS1_SS_FRAC_N_PERIOD_CYC_CNT_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT_SET", "XS1_SS_FRAC_N_PERIOD_CYC_CNT_SET"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT_SHIFT", "XS1_SS_FRAC_N_PERIOD_CYC_CNT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT_SIZE", "XS1_SS_FRAC_N_PERIOD_CYC_CNT_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_MASK", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SET", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SET"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SHIFT", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SIZE", "XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID", "XS1_SS_JTAG_DEVICE_ID_MANU_ID"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_MASK", "XS1_SS_JTAG_DEVICE_ID_MANU_ID_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SET", "XS1_SS_JTAG_DEVICE_ID_MANU_ID_SET"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SHIFT", "XS1_SS_JTAG_DEVICE_ID_MANU_ID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SIZE", "XS1_SS_JTAG_DEVICE_ID_MANU_ID_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM", "XS1_SS_JTAG_DEVICE_ID_PART_NUM"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_MASK", "XS1_SS_JTAG_DEVICE_ID_PART_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SET", "XS1_SS_JTAG_DEVICE_ID_PART_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SHIFT", "XS1_SS_JTAG_DEVICE_ID_PART_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SIZE", "XS1_SS_JTAG_DEVICE_ID_PART_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION", "XS1_SS_JTAG_DEVICE_ID_VERSION"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION_MASK", "XS1_SS_JTAG_DEVICE_ID_VERSION_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION_SET", "XS1_SS_JTAG_DEVICE_ID_VERSION_SET"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION_SHIFT", "XS1_SS_JTAG_DEVICE_ID_VERSION_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION_SIZE", "XS1_SS_JTAG_DEVICE_ID_VERSION_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID", "XS1_SS_JTAG_USERCODE_MASKID"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID_MASK", "XS1_SS_JTAG_USERCODE_MASKID_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID_SET", "XS1_SS_JTAG_USERCODE_MASKID_SET"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID_SHIFT", "XS1_SS_JTAG_USERCODE_MASKID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID_SIZE", "XS1_SS_JTAG_USERCODE_MASKID_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP", "XS1_SS_JTAG_USERCODE_OTP"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP_MASK", "XS1_SS_JTAG_USERCODE_OTP_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP_SET", "XS1_SS_JTAG_USERCODE_OTP_SET"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP_SHIFT", "XS1_SS_JTAG_USERCODE_OTP_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP_SIZE", "XS1_SS_JTAG_USERCODE_OTP_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_ENABLE", "XS1_SS_LPDDR_ENABLE"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_ENABLE_MASK", "XS1_SS_LPDDR_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_ENABLE_SET", "XS1_SS_LPDDR_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_ENABLE_SHIFT", "XS1_SS_LPDDR_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_ENABLE_SIZE", "XS1_SS_LPDDR_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1", "XS1_SS_LPDDR_MUXTO_CORE1"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1_MASK", "XS1_SS_LPDDR_MUXTO_CORE1_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1_SET", "XS1_SS_LPDDR_MUXTO_CORE1_SET"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1_SHIFT", "XS1_SS_LPDDR_MUXTO_CORE1_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1_SIZE", "XS1_SS_LPDDR_MUXTO_CORE1_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV", "XS1_SS_MIPI_CFG_CLK_DIV"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE", "XS1_SS_MIPI_CFG_CLK_DIV_DISABLE"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_MASK", "XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SET", "XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SHIFT", "XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SIZE", "XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_MASK", "XS1_SS_MIPI_CFG_CLK_DIV_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_SET", "XS1_SS_MIPI_CFG_CLK_DIV_SET"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_SHIFT", "XS1_SS_MIPI_CFG_CLK_DIV_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_SIZE", "XS1_SS_MIPI_CFG_CLK_DIV_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL", "XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_MASK", "XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SET", "XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SET"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SHIFT", "XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SIZE", "XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL", "XS1_SS_MIPI_CLK_FROM_APP_PLL"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL_MASK", "XS1_SS_MIPI_CLK_FROM_APP_PLL_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL_SET", "XS1_SS_MIPI_CLK_FROM_APP_PLL_SET"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL_SHIFT", "XS1_SS_MIPI_CLK_FROM_APP_PLL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL_SIZE", "XS1_SS_MIPI_CLK_FROM_APP_PLL_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE", "XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE", "XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS", "XS1_SS_NODE_CONFIG_HEADERS"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS_MASK", "XS1_SS_NODE_CONFIG_HEADERS_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS_SET", "XS1_SS_NODE_CONFIG_HEADERS_SET"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS_SHIFT", "XS1_SS_NODE_CONFIG_HEADERS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS_SIZE", "XS1_SS_NODE_CONFIG_HEADERS_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_ID_ID", "XS1_SS_NODE_ID_ID"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_ID_ID_MASK", "XS1_SS_NODE_ID_ID_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_ID_ID_SET", "XS1_SS_NODE_ID_ID_SET"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_ID_ID_SHIFT", "XS1_SS_NODE_ID_ID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_NODE_ID_ID_SIZE", "XS1_SS_NODE_ID_ID_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_DISABLE", "XS1_SS_PLL_CTL_DISABLE"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_DISABLE_MASK", "XS1_SS_PLL_CTL_DISABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_DISABLE_SET", "XS1_SS_PLL_CTL_DISABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_DISABLE_SHIFT", "XS1_SS_PLL_CTL_DISABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_DISABLE_SIZE", "XS1_SS_PLL_CTL_DISABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL", "XS1_SS_PLL_CTL_FEEDBACK_MUL"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL_MASK", "XS1_SS_PLL_CTL_FEEDBACK_MUL_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SET", "XS1_SS_PLL_CTL_FEEDBACK_MUL_SET"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SHIFT", "XS1_SS_PLL_CTL_FEEDBACK_MUL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SIZE", "XS1_SS_PLL_CTL_FEEDBACK_MUL_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR", "XS1_SS_PLL_CTL_INPUT_DIVISOR"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR_MASK", "XS1_SS_PLL_CTL_INPUT_DIVISOR_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SET", "XS1_SS_PLL_CTL_INPUT_DIVISOR_SET"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SHIFT", "XS1_SS_PLL_CTL_INPUT_DIVISOR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SIZE", "XS1_SS_PLL_CTL_INPUT_DIVISOR_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NLOCK", "XS1_SS_PLL_CTL_NLOCK"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NLOCK_MASK", "XS1_SS_PLL_CTL_NLOCK_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NLOCK_SET", "XS1_SS_PLL_CTL_NLOCK_SET"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NLOCK_SHIFT", "XS1_SS_PLL_CTL_NLOCK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NLOCK_SIZE", "XS1_SS_PLL_CTL_NLOCK_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NRESET", "XS1_SS_PLL_CTL_NRESET"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NRESET_MASK", "XS1_SS_PLL_CTL_NRESET_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NRESET_SET", "XS1_SS_PLL_CTL_NRESET_SET"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NRESET_SHIFT", "XS1_SS_PLL_CTL_NRESET_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_NRESET_SIZE", "XS1_SS_PLL_CTL_NRESET_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR", "XS1_SS_PLL_CTL_POST_DIVISOR"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR_MASK", "XS1_SS_PLL_CTL_POST_DIVISOR_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR_SET", "XS1_SS_PLL_CTL_POST_DIVISOR_SET"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR_SHIFT", "XS1_SS_PLL_CTL_POST_DIVISOR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR_SIZE", "XS1_SS_PLL_CTL_POST_DIVISOR_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV", "XS1_SS_SSWITCH_MIPI_CLK_DIV"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE", "XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_MASK", "XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SET", "XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SET"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SHIFT", "XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SIZE", "XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_MASK", "XS1_SS_SSWITCH_MIPI_CLK_DIV_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_SET", "XS1_SS_SSWITCH_MIPI_CLK_DIV_SET"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_SHIFT", "XS1_SS_SSWITCH_MIPI_CLK_DIV_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_SIZE", "XS1_SS_SSWITCH_MIPI_CLK_DIV_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV", "XS1_SS_SSWITCH_REF_CLK_DIV"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV_MASK", "XS1_SS_SSWITCH_REF_CLK_DIV_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV_SET", "XS1_SS_SSWITCH_REF_CLK_DIV_SET"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV_SHIFT", "XS1_SS_SSWITCH_REF_CLK_DIV_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV_SIZE", "XS1_SS_SSWITCH_REF_CLK_DIV_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG", "XS1_SS_TEST_MODE_BOOT_JTAG"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG_MASK", "XS1_SS_TEST_MODE_BOOT_JTAG_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG_SET", "XS1_SS_TEST_MODE_BOOT_JTAG_SET"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG_SHIFT", "XS1_SS_TEST_MODE_BOOT_JTAG_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG_SIZE", "XS1_SS_TEST_MODE_BOOT_JTAG_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM", "XS1_SS_TEST_MODE_BOOT_RAM"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM_MASK", "XS1_SS_TEST_MODE_BOOT_RAM_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM_SET", "XS1_SS_TEST_MODE_BOOT_RAM_SET"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM_SHIFT", "XS1_SS_TEST_MODE_BOOT_RAM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM_SIZE", "XS1_SS_TEST_MODE_BOOT_RAM_SIZE"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS", "XS1_SS_TEST_MODE_PLL_BYPASS"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS_MASK", "XS1_SS_TEST_MODE_PLL_BYPASS_MASK"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS_SET", "XS1_SS_TEST_MODE_PLL_BYPASS_SET"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS_SHIFT", "XS1_SS_TEST_MODE_PLL_BYPASS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS_SIZE", "XS1_SS_TEST_MODE_PLL_BYPASS_SIZE"], [63, 0, 1, "c.xs3a.XS1_STACK_OFFSET_ET", "XS1_STACK_OFFSET_ET"], [63, 0, 1, "c.xs3a.XS1_STACK_OFFSET_SED", "XS1_STACK_OFFSET_SED"], [63, 0, 1, "c.xs3a.XS1_STACK_OFFSET_SPC", "XS1_STACK_OFFSET_SPC"], [63, 0, 1, "c.xs3a.XS1_STACK_OFFSET_SSR", "XS1_STACK_OFFSET_SSR"], [63, 0, 1, "c.xs3a.XS1_SWMEM_ADDR_WIDTH", "XS1_SWMEM_ADDR_WIDTH"], [63, 0, 1, "c.xs3a.XS1_SWMEM_BASE", "XS1_SWMEM_BASE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_COND", "XS1_SWMEM_CTRL0_COND"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_COND_MASK", "XS1_SWMEM_CTRL0_COND_MASK"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_COND_SET", "XS1_SWMEM_CTRL0_COND_SET"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_COND_SHIFT", "XS1_SWMEM_CTRL0_COND_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_COND_SIZE", "XS1_SWMEM_CTRL0_COND_SIZE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID", "XS1_SWMEM_CTRL0_EV_VALID"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID_MASK", "XS1_SWMEM_CTRL0_EV_VALID_MASK"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID_SET", "XS1_SWMEM_CTRL0_EV_VALID_SET"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID_SHIFT", "XS1_SWMEM_CTRL0_EV_VALID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID_SIZE", "XS1_SWMEM_CTRL0_EV_VALID_SIZE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED", "XS1_SWMEM_CTRL0_IE_ENABLED"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED_MASK", "XS1_SWMEM_CTRL0_IE_ENABLED_MASK"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED_SET", "XS1_SWMEM_CTRL0_IE_ENABLED_SET"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED_SHIFT", "XS1_SWMEM_CTRL0_IE_ENABLED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED_SIZE", "XS1_SWMEM_CTRL0_IE_ENABLED_SIZE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE", "XS1_SWMEM_CTRL0_IE_MODE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE_MASK", "XS1_SWMEM_CTRL0_IE_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE_SET", "XS1_SWMEM_CTRL0_IE_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE_SHIFT", "XS1_SWMEM_CTRL0_IE_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE_SIZE", "XS1_SWMEM_CTRL0_IE_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_INUSE", "XS1_SWMEM_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_INUSE_MASK", "XS1_SWMEM_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_INUSE_SET", "XS1_SWMEM_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_INUSE_SHIFT", "XS1_SWMEM_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_INUSE_SIZE", "XS1_SWMEM_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_READY", "XS1_SWMEM_CTRL0_READY"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_READY_MASK", "XS1_SWMEM_CTRL0_READY_MASK"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_READY_SET", "XS1_SWMEM_CTRL0_READY_SET"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_READY_SHIFT", "XS1_SWMEM_CTRL0_READY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_READY_SIZE", "XS1_SWMEM_CTRL0_READY_SIZE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM", "XS1_SWMEM_CTRL0_T_NUM"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM_MASK", "XS1_SWMEM_CTRL0_T_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM_SET", "XS1_SWMEM_CTRL0_T_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM_SHIFT", "XS1_SWMEM_CTRL0_T_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM_SIZE", "XS1_SWMEM_CTRL0_T_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING", "XS1_SWMEM_CTRL0_T_WAITING"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING_MASK", "XS1_SWMEM_CTRL0_T_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING_SET", "XS1_SWMEM_CTRL0_T_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING_SHIFT", "XS1_SWMEM_CTRL0_T_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING_SIZE", "XS1_SWMEM_CTRL0_T_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_SWMEM_EVICT", "XS1_SWMEM_EVICT"], [63, 0, 1, "c.xs3a.XS1_SWMEM_FILL", "XS1_SWMEM_FILL"], [63, 0, 1, "c.xs3a.XS1_SWMEM_SIZE", "XS1_SWMEM_SIZE"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_INUSE", "XS1_SYNC_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_INUSE_MASK", "XS1_SYNC_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_INUSE_SET", "XS1_SYNC_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_INUSE_SHIFT", "XS1_SYNC_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_INUSE_SIZE", "XS1_SYNC_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_JOIN", "XS1_SYNC_CTRL0_JOIN"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_JOIN_MASK", "XS1_SYNC_CTRL0_JOIN_MASK"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_JOIN_SET", "XS1_SYNC_CTRL0_JOIN_SET"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_JOIN_SHIFT", "XS1_SYNC_CTRL0_JOIN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_JOIN_SIZE", "XS1_SYNC_CTRL0_JOIN_SIZE"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MASTER", "XS1_SYNC_CTRL0_MASTER"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MASTER_MASK", "XS1_SYNC_CTRL0_MASTER_MASK"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MASTER_SET", "XS1_SYNC_CTRL0_MASTER_SET"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MASTER_SHIFT", "XS1_SYNC_CTRL0_MASTER_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MASTER_SIZE", "XS1_SYNC_CTRL0_MASTER_SIZE"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED", "XS1_SYNC_CTRL0_MSYNCED"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED_MASK", "XS1_SYNC_CTRL0_MSYNCED_MASK"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED_SET", "XS1_SYNC_CTRL0_MSYNCED_SET"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED_SHIFT", "XS1_SYNC_CTRL0_MSYNCED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED_SIZE", "XS1_SYNC_CTRL0_MSYNCED_SIZE"], [63, 0, 1, "c.xs3a.XS1_SYNC_TBV0_SLAVES", "XS1_SYNC_TBV0_SLAVES"], [63, 0, 1, "c.xs3a.XS1_SYNC_TBV0_SLAVES_MASK", "XS1_SYNC_TBV0_SLAVES_MASK"], [63, 0, 1, "c.xs3a.XS1_SYNC_TBV0_SLAVES_SET", "XS1_SYNC_TBV0_SLAVES_SET"], [63, 0, 1, "c.xs3a.XS1_SYNC_TBV0_SLAVES_SHIFT", "XS1_SYNC_TBV0_SLAVES_SHIFT"], [63, 0, 1, "c.xs3a.XS1_SYNC_TBV0_SLAVES_SIZE", "XS1_SYNC_TBV0_SLAVES_SIZE"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_INUSE", "XS1_THREAD_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_INUSE_MASK", "XS1_THREAD_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_INUSE_SET", "XS1_THREAD_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_INUSE_SHIFT", "XS1_THREAD_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_INUSE_SIZE", "XS1_THREAD_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MASTER", "XS1_THREAD_CTRL0_MASTER"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MASTER_MASK", "XS1_THREAD_CTRL0_MASTER_MASK"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MASTER_SET", "XS1_THREAD_CTRL0_MASTER_SET"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MASTER_SHIFT", "XS1_THREAD_CTRL0_MASTER_SHIFT"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MASTER_SIZE", "XS1_THREAD_CTRL0_MASTER_SIZE"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MSYNC", "XS1_THREAD_CTRL0_MSYNC"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MSYNC_MASK", "XS1_THREAD_CTRL0_MSYNC_MASK"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MSYNC_SET", "XS1_THREAD_CTRL0_MSYNC_SET"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MSYNC_SHIFT", "XS1_THREAD_CTRL0_MSYNC_SHIFT"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_MSYNC_SIZE", "XS1_THREAD_CTRL0_MSYNC_SIZE"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_SSYNC", "XS1_THREAD_CTRL0_SSYNC"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_SSYNC_MASK", "XS1_THREAD_CTRL0_SSYNC_MASK"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_SSYNC_SET", "XS1_THREAD_CTRL0_SSYNC_SET"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_SSYNC_SHIFT", "XS1_THREAD_CTRL0_SSYNC_SHIFT"], [63, 0, 1, "c.xs3a.XS1_THREAD_CTRL0_SSYNC_SIZE", "XS1_THREAD_CTRL0_SSYNC_SIZE"], [63, 0, 1, "c.xs3a.XS1_THREAD_MASK", "XS1_THREAD_MASK"], [63, 0, 1, "c.xs3a.XS1_THREAD_MASK_MASK", "XS1_THREAD_MASK_MASK"], [63, 0, 1, "c.xs3a.XS1_THREAD_MASK_SET", "XS1_THREAD_MASK_SET"], [63, 0, 1, "c.xs3a.XS1_THREAD_MASK_SHIFT", "XS1_THREAD_MASK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_THREAD_MASK_SIZE", "XS1_THREAD_MASK_SIZE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_COND", "XS1_TIMER_CTRL0_COND"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_COND_MASK", "XS1_TIMER_CTRL0_COND_MASK"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_COND_SET", "XS1_TIMER_CTRL0_COND_SET"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_COND_SHIFT", "XS1_TIMER_CTRL0_COND_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_COND_SIZE", "XS1_TIMER_CTRL0_COND_SIZE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID", "XS1_TIMER_CTRL0_EV_VALID"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID_MASK", "XS1_TIMER_CTRL0_EV_VALID_MASK"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID_SET", "XS1_TIMER_CTRL0_EV_VALID_SET"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID_SHIFT", "XS1_TIMER_CTRL0_EV_VALID_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID_SIZE", "XS1_TIMER_CTRL0_EV_VALID_SIZE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED", "XS1_TIMER_CTRL0_IE_ENABLED"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED_MASK", "XS1_TIMER_CTRL0_IE_ENABLED_MASK"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED_SET", "XS1_TIMER_CTRL0_IE_ENABLED_SET"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED_SHIFT", "XS1_TIMER_CTRL0_IE_ENABLED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED_SIZE", "XS1_TIMER_CTRL0_IE_ENABLED_SIZE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE", "XS1_TIMER_CTRL0_IE_MODE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE_MASK", "XS1_TIMER_CTRL0_IE_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE_SET", "XS1_TIMER_CTRL0_IE_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE_SHIFT", "XS1_TIMER_CTRL0_IE_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE_SIZE", "XS1_TIMER_CTRL0_IE_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_INUSE", "XS1_TIMER_CTRL0_INUSE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_INUSE_MASK", "XS1_TIMER_CTRL0_INUSE_MASK"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_INUSE_SET", "XS1_TIMER_CTRL0_INUSE_SET"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_INUSE_SHIFT", "XS1_TIMER_CTRL0_INUSE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_INUSE_SIZE", "XS1_TIMER_CTRL0_INUSE_SIZE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_READY", "XS1_TIMER_CTRL0_READY"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_READY_MASK", "XS1_TIMER_CTRL0_READY_MASK"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_READY_SET", "XS1_TIMER_CTRL0_READY_SET"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_READY_SHIFT", "XS1_TIMER_CTRL0_READY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_READY_SIZE", "XS1_TIMER_CTRL0_READY_SIZE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_NUM", "XS1_TIMER_CTRL0_T_NUM"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_NUM_MASK", "XS1_TIMER_CTRL0_T_NUM_MASK"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_NUM_SET", "XS1_TIMER_CTRL0_T_NUM_SET"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_NUM_SHIFT", "XS1_TIMER_CTRL0_T_NUM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_NUM_SIZE", "XS1_TIMER_CTRL0_T_NUM_SIZE"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING", "XS1_TIMER_CTRL0_T_WAITING"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING_MASK", "XS1_TIMER_CTRL0_T_WAITING_MASK"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING_SET", "XS1_TIMER_CTRL0_T_WAITING_SET"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING_SHIFT", "XS1_TIMER_CTRL0_T_WAITING_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING_SIZE", "XS1_TIMER_CTRL0_T_WAITING_SIZE"], [63, 0, 1, "c.xs3a.XS1_TRAP_KCALL_OFFSET", "XS1_TRAP_KCALL_OFFSET"], [63, 0, 1, "c.xs3a.XS1_TRB", "XS1_TRB"], [63, 0, 1, "c.xs3a.XS1_TRB_MASK", "XS1_TRB_MASK"], [63, 0, 1, "c.xs3a.XS1_TRB_SET", "XS1_TRB_SET"], [63, 0, 1, "c.xs3a.XS1_TRB_SHIFT", "XS1_TRB_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TRB_SIZE", "XS1_TRB_SIZE"], [63, 0, 1, "c.xs3a.XS1_TX_CREDIT", "XS1_TX_CREDIT"], [63, 0, 1, "c.xs3a.XS1_TX_CREDIT_MASK", "XS1_TX_CREDIT_MASK"], [63, 0, 1, "c.xs3a.XS1_TX_CREDIT_SET", "XS1_TX_CREDIT_SET"], [63, 0, 1, "c.xs3a.XS1_TX_CREDIT_SHIFT", "XS1_TX_CREDIT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_TX_CREDIT_SIZE", "XS1_TX_CREDIT_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_BISTGO_CTR_WIDTH", "XS1_USB_BISTGO_CTR_WIDTH"], [63, 0, 1, "c.xs3a.XS1_USB_BISTGO_PULSE_LENGTH", "XS1_USB_BISTGO_PULSE_LENGTH"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN", "XS1_USB_PHY_CFG0_DMPULLDOWN"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN_MASK", "XS1_USB_PHY_CFG0_DMPULLDOWN_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN_SET", "XS1_USB_PHY_CFG0_DMPULLDOWN_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN_SHIFT", "XS1_USB_PHY_CFG0_DMPULLDOWN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN_SIZE", "XS1_USB_PHY_CFG0_DMPULLDOWN_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN", "XS1_USB_PHY_CFG0_DPPULLDOWN"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN_MASK", "XS1_USB_PHY_CFG0_DPPULLDOWN_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN_SET", "XS1_USB_PHY_CFG0_DPPULLDOWN_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN_SHIFT", "XS1_USB_PHY_CFG0_DPPULLDOWN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN_SIZE", "XS1_USB_PHY_CFG0_DPPULLDOWN_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN", "XS1_USB_PHY_CFG0_IDPAD_EN"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN_MASK", "XS1_USB_PHY_CFG0_IDPAD_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN_SET", "XS1_USB_PHY_CFG0_IDPAD_EN_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN_SHIFT", "XS1_USB_PHY_CFG0_IDPAD_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN_SIZE", "XS1_USB_PHY_CFG0_IDPAD_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE", "XS1_USB_PHY_CFG0_LPM_ALIVE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE_MASK", "XS1_USB_PHY_CFG0_LPM_ALIVE_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE_SET", "XS1_USB_PHY_CFG0_LPM_ALIVE_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE_SHIFT", "XS1_USB_PHY_CFG0_LPM_ALIVE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE_SIZE", "XS1_USB_PHY_CFG0_LPM_ALIVE_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN", "XS1_USB_PHY_CFG0_PLL_EN"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN_MASK", "XS1_USB_PHY_CFG0_PLL_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN_SET", "XS1_USB_PHY_CFG0_PLL_EN_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN_SHIFT", "XS1_USB_PHY_CFG0_PLL_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN_SIZE", "XS1_USB_PHY_CFG0_PLL_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN", "XS1_USB_PHY_CFG0_TXBITSTUFF_EN"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN_MASK", "XS1_USB_PHY_CFG0_TXBITSTUFF_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SET", "XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SHIFT", "XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SIZE", "XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE", "XS1_USB_PHY_CFG0_UTMI_OPMODE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE_MASK", "XS1_USB_PHY_CFG0_UTMI_OPMODE_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE_SET", "XS1_USB_PHY_CFG0_UTMI_OPMODE_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE_SHIFT", "XS1_USB_PHY_CFG0_UTMI_OPMODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE_SIZE", "XS1_USB_PHY_CFG0_UTMI_OPMODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM", "XS1_USB_PHY_CFG0_UTMI_SUSPENDM"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM_MASK", "XS1_USB_PHY_CFG0_UTMI_SUSPENDM_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SET", "XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SHIFT", "XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SIZE", "XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT", "XS1_USB_PHY_CFG0_UTMI_TERMSELECT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT_MASK", "XS1_USB_PHY_CFG0_UTMI_TERMSELECT_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SET", "XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SHIFT", "XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SIZE", "XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT", "XS1_USB_PHY_CFG0_UTMI_XCVRSELECT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_MASK", "XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SET", "XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SHIFT", "XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SIZE", "XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL", "XS1_USB_PHY_CFG0_XTLSEL"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL_MASK", "XS1_USB_PHY_CFG0_XTLSEL_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL_SET", "XS1_USB_PHY_CFG0_XTLSEL_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL_SHIFT", "XS1_USB_PHY_CFG0_XTLSEL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL_SIZE", "XS1_USB_PHY_CFG0_XTLSEL_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_PONRST", "XS1_USB_PHY_CFG2_PONRST"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_PONRST_MASK", "XS1_USB_PHY_CFG2_PONRST_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_PONRST_SET", "XS1_USB_PHY_CFG2_PONRST_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_PONRST_SHIFT", "XS1_USB_PHY_CFG2_PONRST_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_PONRST_SIZE", "XS1_USB_PHY_CFG2_PONRST_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET", "XS1_USB_PHY_CFG2_UTMI_RESET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET_MASK", "XS1_USB_PHY_CFG2_UTMI_RESET_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET_SET", "XS1_USB_PHY_CFG2_UTMI_RESET_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET_SHIFT", "XS1_USB_PHY_CFG2_UTMI_RESET_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET_SIZE", "XS1_USB_PHY_CFG2_UTMI_RESET_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE", "XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_MASK", "XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SET", "XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SHIFT", "XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SIZE", "XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE", "XS1_USB_PHY_CFG3_HS_BIST_MODE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE_MASK", "XS1_USB_PHY_CFG3_HS_BIST_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE_SET", "XS1_USB_PHY_CFG3_HS_BIST_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE_SHIFT", "XS1_USB_PHY_CFG3_HS_BIST_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE_SIZE", "XS1_USB_PHY_CFG3_HS_BIST_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN", "XS1_USB_PHY_CFG3_LS_EN"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN_MASK", "XS1_USB_PHY_CFG3_LS_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN_SET", "XS1_USB_PHY_CFG3_LS_EN_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN_SHIFT", "XS1_USB_PHY_CFG3_LS_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN_SIZE", "XS1_USB_PHY_CFG3_LS_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM", "XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_MASK", "XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SET", "XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SHIFT", "XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SIZE", "XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL", "XS1_USB_PHY_CFG3_VCONTROL"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL_MASK", "XS1_USB_PHY_CFG3_VCONTROL_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL_SET", "XS1_USB_PHY_CFG3_VCONTROL_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL_SHIFT", "XS1_USB_PHY_CFG3_VCONTROL_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL_SIZE", "XS1_USB_PHY_CFG3_VCONTROL_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_CLKCNT_WIDTH", "XS1_USB_PHY_CLKCNT_WIDTH"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_ENTER_BIST_LENGTH", "XS1_USB_PHY_ENTER_BIST_LENGTH"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK", "XS1_USB_PHY_STATUS_BIST_OK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK_MASK", "XS1_USB_PHY_STATUS_BIST_OK_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK_SET", "XS1_USB_PHY_STATUS_BIST_OK_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK_SHIFT", "XS1_USB_PHY_STATUS_BIST_OK_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK_SIZE", "XS1_USB_PHY_STATUS_BIST_OK_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT", "XS1_USB_PHY_STATUS_DEBUG_OUT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT_MASK", "XS1_USB_PHY_STATUS_DEBUG_OUT_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT_SET", "XS1_USB_PHY_STATUS_DEBUG_OUT_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT_SHIFT", "XS1_USB_PHY_STATUS_DEBUG_OUT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT_SIZE", "XS1_USB_PHY_STATUS_DEBUG_OUT_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT", "XS1_USB_PHY_STATUS_HOSTDISCONNECT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT_MASK", "XS1_USB_PHY_STATUS_HOSTDISCONNECT_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT_SET", "XS1_USB_PHY_STATUS_HOSTDISCONNECT_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT_SHIFT", "XS1_USB_PHY_STATUS_HOSTDISCONNECT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT_SIZE", "XS1_USB_PHY_STATUS_HOSTDISCONNECT_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD", "XS1_USB_PHY_STATUS_IDPAD"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD_MASK", "XS1_USB_PHY_STATUS_IDPAD_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD_SET", "XS1_USB_PHY_STATUS_IDPAD_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD_SHIFT", "XS1_USB_PHY_STATUS_IDPAD_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD_SIZE", "XS1_USB_PHY_STATUS_IDPAD_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE", "XS1_USB_PHY_STATUS_UTMI_LINESTATE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE_MASK", "XS1_USB_PHY_STATUS_UTMI_LINESTATE_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE_SET", "XS1_USB_PHY_STATUS_UTMI_LINESTATE_SET"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE_SHIFT", "XS1_USB_PHY_STATUS_UTMI_LINESTATE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE_SIZE", "XS1_USB_PHY_STATUS_UTMI_LINESTATE_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_PHY_VCONTROL_SETUP_LENGTH", "XS1_USB_PHY_VCONTROL_SETUP_LENGTH"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA", "XS1_USB_SHIM_CFG_AND_RXV_RXA"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA_MASK", "XS1_USB_SHIM_CFG_AND_RXV_RXA_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA_SET", "XS1_USB_SHIM_CFG_AND_RXV_RXA_SET"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA_SHIFT", "XS1_USB_SHIM_CFG_AND_RXV_RXA_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA_SIZE", "XS1_USB_SHIM_CFG_AND_RXV_RXA_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE", "XS1_USB_SHIM_CFG_FLAG_MODE"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE_MASK", "XS1_USB_SHIM_CFG_FLAG_MODE_MASK"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE_SET", "XS1_USB_SHIM_CFG_FLAG_MODE_SET"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE_SHIFT", "XS1_USB_SHIM_CFG_FLAG_MODE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE_SIZE", "XS1_USB_SHIM_CFG_FLAG_MODE_SIZE"], [63, 0, 1, "c.xs3a.XS1_USB_TESTGO_CTR_WIDTH", "XS1_USB_TESTGO_CTR_WIDTH"], [63, 0, 1, "c.xs3a.XS1_USB_TESTGO_PULSE_LENGTH", "XS1_USB_TESTGO_PULSE_LENGTH"], [63, 0, 1, "c.xs3a.XS1_VECTOR_BASE", "XS1_VECTOR_BASE"], [63, 0, 1, "c.xs3a.XS1_VECTOR_BASE_MASK", "XS1_VECTOR_BASE_MASK"], [63, 0, 1, "c.xs3a.XS1_VECTOR_BASE_SET", "XS1_VECTOR_BASE_SET"], [63, 0, 1, "c.xs3a.XS1_VECTOR_BASE_SHIFT", "XS1_VECTOR_BASE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_VECTOR_BASE_SIZE", "XS1_VECTOR_BASE_SIZE"], [63, 0, 1, "c.xs3a.XS1_VSETC_SHIFT_NOSHIFT", "XS1_VSETC_SHIFT_NOSHIFT"], [63, 0, 1, "c.xs3a.XS1_VSETC_SHIFT_SHIFTLEFT", "XS1_VSETC_SHIFT_SHIFTLEFT"], [63, 0, 1, "c.xs3a.XS1_VSETC_SHIFT_SHIFTRIGHT", "XS1_VSETC_SHIFT_SHIFTRIGHT"], [63, 0, 1, "c.xs3a.XS1_VSETC_TYPE_INT16", "XS1_VSETC_TYPE_INT16"], [63, 0, 1, "c.xs3a.XS1_VSETC_TYPE_INT32", "XS1_VSETC_TYPE_INT32"], [63, 0, 1, "c.xs3a.XS1_VSETC_TYPE_INT8", "XS1_VSETC_TYPE_INT8"], [63, 0, 1, "c.xs3a.XS1_VSR_HEADROOM", "XS1_VSR_HEADROOM"], [63, 0, 1, "c.xs3a.XS1_VSR_HEADROOM_MASK", "XS1_VSR_HEADROOM_MASK"], [63, 0, 1, "c.xs3a.XS1_VSR_HEADROOM_SET", "XS1_VSR_HEADROOM_SET"], [63, 0, 1, "c.xs3a.XS1_VSR_HEADROOM_SHIFT", "XS1_VSR_HEADROOM_SHIFT"], [63, 0, 1, "c.xs3a.XS1_VSR_HEADROOM_SIZE", "XS1_VSR_HEADROOM_SIZE"], [63, 0, 1, "c.xs3a.XS1_VSR_LENGTH", "XS1_VSR_LENGTH"], [63, 0, 1, "c.xs3a.XS1_VSR_LENGTH_MASK", "XS1_VSR_LENGTH_MASK"], [63, 0, 1, "c.xs3a.XS1_VSR_LENGTH_SET", "XS1_VSR_LENGTH_SET"], [63, 0, 1, "c.xs3a.XS1_VSR_LENGTH_SHIFT", "XS1_VSR_LENGTH_SHIFT"], [63, 0, 1, "c.xs3a.XS1_VSR_LENGTH_SIZE", "XS1_VSR_LENGTH_SIZE"], [63, 0, 1, "c.xs3a.XS1_VSR_SHIFT", "XS1_VSR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_VSR_SHIFT_MASK", "XS1_VSR_SHIFT_MASK"], [63, 0, 1, "c.xs3a.XS1_VSR_SHIFT_SET", "XS1_VSR_SHIFT_SET"], [63, 0, 1, "c.xs3a.XS1_VSR_SHIFT_SHIFT", "XS1_VSR_SHIFT_SHIFT"], [63, 0, 1, "c.xs3a.XS1_VSR_SHIFT_SIZE", "XS1_VSR_SHIFT_SIZE"], [63, 0, 1, "c.xs3a.XS1_VSR_TYPE", "XS1_VSR_TYPE"], [63, 0, 1, "c.xs3a.XS1_VSR_TYPE_MASK", "XS1_VSR_TYPE_MASK"], [63, 0, 1, "c.xs3a.XS1_VSR_TYPE_SET", "XS1_VSR_TYPE_SET"], [63, 0, 1, "c.xs3a.XS1_VSR_TYPE_SHIFT", "XS1_VSR_TYPE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_VSR_TYPE_SIZE", "XS1_VSR_TYPE_SIZE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE", "XS1_WATCHDOG_COUNT_ENABLE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE_MASK", "XS1_WATCHDOG_COUNT_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE_SET", "XS1_WATCHDOG_COUNT_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE_SHIFT", "XS1_WATCHDOG_COUNT_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE_SIZE", "XS1_WATCHDOG_COUNT_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE", "XS1_WATCHDOG_COUNT_VALUE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE_MASK", "XS1_WATCHDOG_COUNT_VALUE_MASK"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE_SET", "XS1_WATCHDOG_COUNT_VALUE_SET"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE_SHIFT", "XS1_WATCHDOG_COUNT_VALUE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE_SIZE", "XS1_WATCHDOG_COUNT_VALUE_SIZE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED", "XS1_WATCHDOG_HAS_TRIGGERED"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED_MASK", "XS1_WATCHDOG_HAS_TRIGGERED_MASK"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED_SET", "XS1_WATCHDOG_HAS_TRIGGERED_SET"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED_SHIFT", "XS1_WATCHDOG_HAS_TRIGGERED_SHIFT"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED_SIZE", "XS1_WATCHDOG_HAS_TRIGGERED_SIZE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE", "XS1_WATCHDOG_PRESCALER_VALUE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE_MASK", "XS1_WATCHDOG_PRESCALER_VALUE_MASK"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE_SET", "XS1_WATCHDOG_PRESCALER_VALUE_SET"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE_SHIFT", "XS1_WATCHDOG_PRESCALER_VALUE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE_SIZE", "XS1_WATCHDOG_PRESCALER_VALUE_SIZE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE", "XS1_WATCHDOG_PRESCALER_WRAP_VALUE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE_MASK", "XS1_WATCHDOG_PRESCALER_WRAP_VALUE_MASK"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SET", "XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SET"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SHIFT", "XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SIZE", "XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SIZE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE", "XS1_WATCHDOG_TRIGGER_ENABLE"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE_MASK", "XS1_WATCHDOG_TRIGGER_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE_SET", "XS1_WATCHDOG_TRIGGER_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE_SHIFT", "XS1_WATCHDOG_TRIGGER_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE_SIZE", "XS1_WATCHDOG_TRIGGER_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_WORD_ADDRESS_BITS", "XS1_WORD_ADDRESS_BITS"], [63, 0, 1, "c.xs3a.XS1_WORD_ADDRESS_BITS_MASK", "XS1_WORD_ADDRESS_BITS_MASK"], [63, 0, 1, "c.xs3a.XS1_WORD_ADDRESS_BITS_SET", "XS1_WORD_ADDRESS_BITS_SET"], [63, 0, 1, "c.xs3a.XS1_WORD_ADDRESS_BITS_SHIFT", "XS1_WORD_ADDRESS_BITS_SHIFT"], [63, 0, 1, "c.xs3a.XS1_WORD_ADDRESS_BITS_SIZE", "XS1_WORD_ADDRESS_BITS_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SET", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SET"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE", "XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_MASK", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN_MASK"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SET", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SET"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE", "XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE", "XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_MASK", "XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_MASK"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SET", "XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SET"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SHIFT", "XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SIZE", "XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE", "XS1_XCORE_CTRL0_EXTMEM_ENABLE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE_MASK", "XS1_XCORE_CTRL0_EXTMEM_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE_SET", "XS1_XCORE_CTRL0_EXTMEM_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE_SHIFT", "XS1_XCORE_CTRL0_EXTMEM_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE_SIZE", "XS1_XCORE_CTRL0_EXTMEM_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE", "XS1_XCORE_CTRL0_MEMSLEEP_ENABLE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_MASK", "XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SET", "XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SHIFT", "XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SIZE", "XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE", "XS1_XCORE_CTRL0_MIPI_ENABLE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE_MASK", "XS1_XCORE_CTRL0_MIPI_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE_SET", "XS1_XCORE_CTRL0_MIPI_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE_SHIFT", "XS1_XCORE_CTRL0_MIPI_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE_SIZE", "XS1_XCORE_CTRL0_MIPI_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN", "XS1_XCORE_CTRL0_RAMSHUTDOWN"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN_MASK", "XS1_XCORE_CTRL0_RAMSHUTDOWN_MASK"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN_SET", "XS1_XCORE_CTRL0_RAMSHUTDOWN_SET"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN_SHIFT", "XS1_XCORE_CTRL0_RAMSHUTDOWN_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN_SIZE", "XS1_XCORE_CTRL0_RAMSHUTDOWN_SIZE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE", "XS1_XCORE_CTRL0_USB_ENABLE"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE_MASK", "XS1_XCORE_CTRL0_USB_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE_SET", "XS1_XCORE_CTRL0_USB_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE_SHIFT", "XS1_XCORE_CTRL0_USB_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE_SIZE", "XS1_XCORE_CTRL0_USB_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_XLINK_ENABLE", "XS1_XLINK_ENABLE"], [63, 0, 1, "c.xs3a.XS1_XLINK_ENABLE_MASK", "XS1_XLINK_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_XLINK_ENABLE_SET", "XS1_XLINK_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_XLINK_ENABLE_SHIFT", "XS1_XLINK_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XLINK_ENABLE_SIZE", "XS1_XLINK_ENABLE_SIZE"], [63, 0, 1, "c.xs3a.XS1_XLINK_HELLO", "XS1_XLINK_HELLO"], [63, 0, 1, "c.xs3a.XS1_XLINK_HELLO_MASK", "XS1_XLINK_HELLO_MASK"], [63, 0, 1, "c.xs3a.XS1_XLINK_HELLO_SET", "XS1_XLINK_HELLO_SET"], [63, 0, 1, "c.xs3a.XS1_XLINK_HELLO_SHIFT", "XS1_XLINK_HELLO_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XLINK_HELLO_SIZE", "XS1_XLINK_HELLO_SIZE"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY", "XS1_XLINK_INTER_TOKEN_DELAY"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY_MASK", "XS1_XLINK_INTER_TOKEN_DELAY_MASK"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY_SET", "XS1_XLINK_INTER_TOKEN_DELAY_SET"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY_SHIFT", "XS1_XLINK_INTER_TOKEN_DELAY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY_SIZE", "XS1_XLINK_INTER_TOKEN_DELAY_SIZE"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY", "XS1_XLINK_INTRA_TOKEN_DELAY"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY_MASK", "XS1_XLINK_INTRA_TOKEN_DELAY_MASK"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY_SET", "XS1_XLINK_INTRA_TOKEN_DELAY_SET"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY_SHIFT", "XS1_XLINK_INTRA_TOKEN_DELAY_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY_SIZE", "XS1_XLINK_INTRA_TOKEN_DELAY_SIZE"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_ERROR", "XS1_XLINK_RX_ERROR"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_ERROR_MASK", "XS1_XLINK_RX_ERROR_MASK"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_ERROR_SET", "XS1_XLINK_RX_ERROR_SET"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_ERROR_SHIFT", "XS1_XLINK_RX_ERROR_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_ERROR_SIZE", "XS1_XLINK_RX_ERROR_SIZE"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_RESET", "XS1_XLINK_RX_RESET"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_RESET_MASK", "XS1_XLINK_RX_RESET_MASK"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_RESET_SET", "XS1_XLINK_RX_RESET_SET"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_RESET_SHIFT", "XS1_XLINK_RX_RESET_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XLINK_RX_RESET_SIZE", "XS1_XLINK_RX_RESET_SIZE"], [63, 0, 1, "c.xs3a.XS1_XLINK_WIDE", "XS1_XLINK_WIDE"], [63, 0, 1, "c.xs3a.XS1_XLINK_WIDE_MASK", "XS1_XLINK_WIDE_MASK"], [63, 0, 1, "c.xs3a.XS1_XLINK_WIDE_SET", "XS1_XLINK_WIDE_SET"], [63, 0, 1, "c.xs3a.XS1_XLINK_WIDE_SHIFT", "XS1_XLINK_WIDE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XLINK_WIDE_SIZE", "XS1_XLINK_WIDE_SIZE"], [63, 0, 1, "c.xs3a.XS1_XMOS_PHY_CONF_WIDTH", "XS1_XMOS_PHY_CONF_WIDTH"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END", "XS1_XSTATIC_DEST_CHAN_END"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END_MASK", "XS1_XSTATIC_DEST_CHAN_END_MASK"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END_SET", "XS1_XSTATIC_DEST_CHAN_END_SET"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END_SHIFT", "XS1_XSTATIC_DEST_CHAN_END_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END_SIZE", "XS1_XSTATIC_DEST_CHAN_END_SIZE"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_PROC", "XS1_XSTATIC_DEST_PROC"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_PROC_MASK", "XS1_XSTATIC_DEST_PROC_MASK"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_PROC_SET", "XS1_XSTATIC_DEST_PROC_SET"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_PROC_SHIFT", "XS1_XSTATIC_DEST_PROC_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_DEST_PROC_SIZE", "XS1_XSTATIC_DEST_PROC_SIZE"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_ENABLE", "XS1_XSTATIC_ENABLE"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_ENABLE_MASK", "XS1_XSTATIC_ENABLE_MASK"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_ENABLE_SET", "XS1_XSTATIC_ENABLE_SET"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_ENABLE_SHIFT", "XS1_XSTATIC_ENABLE_SHIFT"], [63, 0, 1, "c.xs3a.XS1_XSTATIC_ENABLE_SIZE", "XS1_XSTATIC_ENABLE_SIZE"]], "xscope_EventType": [[73, 2, 1, "c.xscope_EventType.XSCOPE_CONTINUOUS", "XSCOPE_CONTINUOUS"], [73, 2, 1, "c.xscope_EventType.XSCOPE_CONTINUOUS", "XSCOPE_CONTINUOUS"], [73, 2, 1, "c.xscope_EventType.XSCOPE_CONTINUOUS", "XSCOPE_CONTINUOUS"], [73, 2, 1, "c.xscope_EventType.XSCOPE_DISCRETE", "XSCOPE_DISCRETE"], [73, 2, 1, "c.xscope_EventType.XSCOPE_DISCRETE", "XSCOPE_DISCRETE"], [73, 2, 1, "c.xscope_EventType.XSCOPE_DISCRETE", "XSCOPE_DISCRETE"], [73, 2, 1, "c.xscope_EventType.XSCOPE_HISTOGRAM", "XSCOPE_HISTOGRAM"], [73, 2, 1, "c.xscope_EventType.XSCOPE_HISTOGRAM", "XSCOPE_HISTOGRAM"], [73, 2, 1, "c.xscope_EventType.XSCOPE_HISTOGRAM", "XSCOPE_HISTOGRAM"], [73, 2, 1, "c.xscope_EventType.XSCOPE_STARTSTOP", "XSCOPE_STARTSTOP"], [73, 2, 1, "c.xscope_EventType.XSCOPE_STARTSTOP", "XSCOPE_STARTSTOP"], [73, 2, 1, "c.xscope_EventType.XSCOPE_STARTSTOP", "XSCOPE_STARTSTOP"], [73, 2, 1, "c.xscope_EventType.XSCOPE_STATEMACHINE", "XSCOPE_STATEMACHINE"], [73, 2, 1, "c.xscope_EventType.XSCOPE_STATEMACHINE", "XSCOPE_STATEMACHINE"], [73, 2, 1, "c.xscope_EventType.XSCOPE_STATEMACHINE", "XSCOPE_STATEMACHINE"]], "xscope_IORedirectionMode": [[73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_BASIC", "XSCOPE_IO_BASIC"], [73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_BASIC", "XSCOPE_IO_BASIC"], [73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_NONE", "XSCOPE_IO_NONE"], [73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_NONE", "XSCOPE_IO_NONE"], [73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_TIMED", "XSCOPE_IO_TIMED"], [73, 2, 1, "c.xscope_IORedirectionMode.XSCOPE_IO_TIMED", "XSCOPE_IO_TIMED"]], "xscope_UserDataType": [[73, 2, 1, "c.xscope_UserDataType.XSCOPE_FLOAT", "XSCOPE_FLOAT"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_FLOAT", "XSCOPE_FLOAT"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_FLOAT", "XSCOPE_FLOAT"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_INT", "XSCOPE_INT"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_INT", "XSCOPE_INT"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_INT", "XSCOPE_INT"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_NONE", "XSCOPE_NONE"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_NONE", "XSCOPE_NONE"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_NONE", "XSCOPE_NONE"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_UINT", "XSCOPE_UINT"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_UINT", "XSCOPE_UINT"], [73, 2, 1, "c.xscope_UserDataType.XSCOPE_UINT", "XSCOPE_UINT"]], "xscope_bytes": [[73, 4, 1, "c.xscope_bytes", "data"], [73, 4, 1, "c.xscope_bytes", "id"], [73, 4, 1, "c.xscope_bytes", "size"]], "xscope_char": [[73, 4, 1, "c.xscope_char", "data"], [73, 4, 1, "c.xscope_char", "id"]], "xscope_config_io": [[73, 4, 1, "c.xscope_config_io", "mode"]], "xscope_connect_data_from_host": [[73, 4, 1, "c.xscope_connect_data_from_host", "from_host"]], "xscope_core_bytes": [[73, 4, 1, "c.xscope_core_bytes", "data"], [73, 4, 1, "c.xscope_core_bytes", "id"], [73, 4, 1, "c.xscope_core_bytes", "size"]], "xscope_core_char": [[73, 4, 1, "c.xscope_core_char", "data"], [73, 4, 1, "c.xscope_core_char", "id"]], "xscope_core_double": [[73, 4, 1, "c.xscope_core_double", "data"], [73, 4, 1, "c.xscope_core_double", "id"]], "xscope_core_float": [[73, 4, 1, "c.xscope_core_float", "data"], [73, 4, 1, "c.xscope_core_float", "id"]], "xscope_core_int": [[73, 4, 1, "c.xscope_core_int", "data"], [73, 4, 1, "c.xscope_core_int", "id"]], "xscope_core_longlong": [[73, 4, 1, "c.xscope_core_longlong", "data"], [73, 4, 1, "c.xscope_core_longlong", "id"]], "xscope_core_short": [[73, 4, 1, "c.xscope_core_short", "data"], [73, 4, 1, "c.xscope_core_short", "id"]], "xscope_core_start": [[73, 4, 1, "c.xscope_core_start", "id"]], "xscope_core_start_int": [[73, 4, 1, "c.xscope_core_start_int", "data"], [73, 4, 1, "c.xscope_core_start_int", "id"]], "xscope_core_stop": [[73, 4, 1, "c.xscope_core_stop", "id"]], "xscope_core_stop_int": [[73, 4, 1, "c.xscope_core_stop_int", "data"], [73, 4, 1, "c.xscope_core_stop_int", "id"]], "xscope_data_from_host": [[73, 4, 1, "c.xscope_data_from_host", "buf"], [73, 4, 1, "c.xscope_data_from_host", "c"], [73, 4, 1, "c.xscope_data_from_host", "n"]], "xscope_double": [[73, 4, 1, "c.xscope_double", "data"], [73, 4, 1, "c.xscope_double", "id"]], "xscope_ep_connect": [[71, 4, 1, "c.xscope_ep_connect", "ipaddr"], [71, 4, 1, "c.xscope_ep_connect", "port"]], "xscope_ep_request_upload": [[71, 4, 1, "c.xscope_ep_request_upload", "data"], [71, 4, 1, "c.xscope_ep_request_upload", "length"]], "xscope_ep_set_exit_cb": [[71, 4, 1, "c.xscope_ep_set_exit_cb", "exit"]], "xscope_ep_set_print_cb": [[71, 4, 1, "c.xscope_ep_set_print_cb", "print"]], "xscope_ep_set_record_cb": [[71, 4, 1, "c.xscope_ep_set_record_cb", "record"]], "xscope_ep_set_register_cb": [[71, 4, 1, "c.xscope_ep_set_register_cb", "registration"]], "xscope_ep_set_stats_cb": [[71, 4, 1, "c.xscope_ep_set_stats_cb", "stats"]], "xscope_float": [[73, 4, 1, "c.xscope_float", "data"], [73, 4, 1, "c.xscope_float", "id"]], "xscope_int": [[73, 4, 1, "c.xscope_int", "data"], [73, 4, 1, "c.xscope_int", "id"]], "xscope_longlong": [[73, 4, 1, "c.xscope_longlong", "data"], [73, 4, 1, "c.xscope_longlong", "id"]], "xscope_probe": [[73, 4, 1, "c.xscope_probe", "id"]], "xscope_register": [[73, 4, 1, "c.xscope_register", "num_probes"]], "xscope_short": [[73, 4, 1, "c.xscope_short", "data"], [73, 4, 1, "c.xscope_short", "id"]], "xscope_start": [[73, 4, 1, "c.xscope_start", "id"]], "xscope_start_int": [[73, 4, 1, "c.xscope_start_int", "data"], [73, 4, 1, "c.xscope_start_int", "id"]], "xscope_stop": [[73, 4, 1, "c.xscope_stop", "id"]], "xscope_stop_int": [[73, 4, 1, "c.xscope_stop_int", "data"], [73, 4, 1, "c.xscope_stop_int", "id"]], "xthread_alloc_and_start": [[56, 4, 1, "c.xthread_alloc_and_start", "__argument"], [56, 4, 1, "c.xthread_alloc_and_start", "__func"], [56, 4, 1, "c.xthread_alloc_and_start", "__stack_base"]], "xthread_wait_and_free": [[56, 4, 1, "c.xthread_wait_and_free", "__xthread"]], "xburn": [[39, 12, 1, "cmdoption-xburn-adapter-id", "--adapter-id"], [39, 12, 1, "cmdoption-xburn-dump-otp-images", "--dump-otp-images"], [39, 12, 1, "cmdoption-xburn-dump-otp-spec", "--dump-otp-spec"], [39, 12, 1, "cmdoption-xburn-enable-global-debug", "--enable-global-debug"], [39, 12, 1, "cmdoption-xburn-enable-jtag", "--enable-jtag"], [39, 12, 1, "cmdoption-xburn-enable-master-lock", "--enable-master-lock"], [39, 12, 1, "cmdoption-xburn-enable-otp-boot", "--enable-otp-boot"], [39, 12, 1, "cmdoption-xburn-enable-secure-config-access", "--enable-secure-config-access"], [39, 12, 1, "cmdoption-xburn-force", "--force"], [39, 12, 1, "cmdoption-xburn-genkey", "--genkey"], [39, 12, 1, "cmdoption-xburn-help", "--help"], [39, 12, 1, "cmdoption-xburn-id", "--id"], [39, 12, 1, "cmdoption-xburn-jtag-speed", "--jtag-speed"], [39, 12, 1, "cmdoption-xburn-list-devices", "--list-devices"], [39, 12, 1, "cmdoption-xburn-lock", "--lock"], [39, 12, 1, "cmdoption-xburn-make-exec", "--make-exec"], [39, 12, 1, "cmdoption-xburn-outfile", "--outfile"], [39, 12, 1, "cmdoption-xburn-read", "--read"], [39, 12, 1, "cmdoption-xburn-size-limit", "--size-limit"], [39, 12, 1, "cmdoption-xburn-spi-div", "--spi-div"], [39, 12, 1, "cmdoption-xburn-target", "--target"], [39, 12, 1, "cmdoption-xburn-target-file", "--target-file"], [39, 12, 1, "cmdoption-xburn-version", "--version"], [39, 12, 1, "cmdoption-xburn-force", "-f"], [39, 12, 1, "cmdoption-xburn-help", "-h"], [39, 12, 1, "cmdoption-xburn-list-devices", "-l"], [39, 12, 1, "cmdoption-xburn-outfile", "-o"], [39, 12, 1, "cmdoption-xburn-arg-csv-file", "&lt;csv-file&gt;"], [39, 12, 1, "cmdoption-xburn-arg-otp-file", "&lt;otp-file&gt;"], [39, 12, 1, "cmdoption-xburn-arg-xe-file", "&lt;xe-file&gt;"]], "xcc": [[40, 12, 1, "cmdoption-xcc-2", "-###"], [40, 12, 1, "cmdoption-xcc-help", "--help"], [40, 12, 1, "cmdoption-xcc-version", "--version"], [40, 12, 1, "cmdoption-xcc-D", "-D"], [40, 12, 1, "cmdoption-xcc-E", "-E"], [40, 12, 1, "cmdoption-xcc-I", "-I"], [40, 12, 1, "cmdoption-xcc-L", "-L"], [40, 12, 1, "cmdoption-xcc-MD", "-MD"], [40, 12, 1, "cmdoption-xcc-MF", "-MF"], [40, 12, 1, "cmdoption-xcc-MMD", "-MMD"], [40, 12, 1, "cmdoption-xcc-MP", "-MP"], [40, 12, 1, "cmdoption-xcc-MT", "-MT"], [40, 12, 1, "cmdoption-xcc-O", "-O"], [40, 12, 1, "cmdoption-xcc-O0", "-O0"], [40, 12, 1, "cmdoption-xcc-O", "-O1"], [40, 12, 1, "cmdoption-xcc-O2", "-O2"], [40, 12, 1, "cmdoption-xcc-O3", "-O3"], [40, 12, 1, "cmdoption-xcc-Os", "-Os"], [40, 12, 1, "cmdoption-xcc-S", "-S"], [40, 12, 1, "cmdoption-xcc-U", "-U"], [40, 12, 1, "cmdoption-xcc-Wextra", "-W"], [40, 12, 1, "cmdoption-xcc-Wall", "-Wall"], [40, 12, 1, "cmdoption-xcc-Wbidirectional-buffered-port", "-Wbidirectional-buffered-port"], [40, 12, 1, "cmdoption-xcc-Wchar-subscripts", "-Wchar-subscripts"], [40, 12, 1, "cmdoption-xcc-Wcomment", "-Wcomment"], [40, 12, 1, "cmdoption-xcc-Wconversion", "-Wconversion"], [40, 12, 1, "cmdoption-xcc-Wdiv-by-zero", "-Wdiv-by-zero"], [40, 12, 1, "cmdoption-xcc-Werror", "-Werror"], [40, 12, 1, "cmdoption-xcc-Wextra", "-Wextra"], [40, 12, 1, "cmdoption-xcc-Wfloat-equal", "-Wfloat-equal"], [40, 12, 1, "cmdoption-xcc-Wimplicit-int", "-Wimplicit-int"], [40, 12, 1, "cmdoption-xcc-Wlarger-than-len", "-Wlarger-than-&lt;len&gt;"], [40, 12, 1, "cmdoption-xcc-Wm-option", "-Wm,&lt;option&gt;"], [40, 12, 1, "cmdoption-xcc-Wmain", "-Wmain"], [40, 12, 1, "cmdoption-xcc-Wmissing-braces", "-Wmissing-braces"], [40, 12, 1, "cmdoption-xcc-Wpadded", "-Wpadded"], [40, 12, 1, "cmdoption-xcc-Wparentheses", "-Wparentheses"], [40, 12, 1, "cmdoption-xcc-Wreinterpret-alignment", "-Wreinterpret-alignment"], [40, 12, 1, "cmdoption-xcc-Wreturn-type", "-Wreturn-type"], [40, 12, 1, "cmdoption-xcc-Wshadow", "-Wshadow"], [40, 12, 1, "cmdoption-xcc-Wsign-compare", "-Wsign-compare"], [40, 12, 1, "cmdoption-xcc-Wswitch-default", "-Wswitch-default"], [40, 12, 1, "cmdoption-xcc-Wswitch-fallthrough", "-Wswitch-fallthrough"], [40, 12, 1, "cmdoption-xcc-Wsystem-headers", "-Wsystem-headers"], [40, 12, 1, "cmdoption-xcc-Wtiming", "-Wtiming"], [40, 12, 1, "cmdoption-xcc-Wtiming-syntax", "-Wtiming-syntax"], [40, 12, 1, "cmdoption-xcc-Wundef", "-Wundef"], [40, 12, 1, "cmdoption-xcc-Wunused", "-Wunused"], [40, 12, 1, "cmdoption-xcc-Wunused-function", "-Wunused-function"], [40, 12, 1, "cmdoption-xcc-Wunused-parameter", "-Wunused-parameter"], [40, 12, 1, "cmdoption-xcc-Wunused-variable", "-Wunused-variable"], [40, 12, 1, "cmdoption-xcc-Xmapper", "-Xmapper"], [40, 12, 1, "cmdoption-xcc-c", "-c"], [40, 12, 1, "cmdoption-xcc-default-clkblk", "-default-clkblk"], [40, 12, 1, "cmdoption-xcc-dumpmachine", "-dumpmachine"], [40, 12, 1, "cmdoption-xcc-dumpversion", "-dumpversion"], [40, 12, 1, "cmdoption-xcc-fcmdline-buffer-bytes", "-fcmdline-buffer-bytes"], [40, 12, 1, "cmdoption-xcc-finline-functions", "-finline-functions"], [40, 12, 1, "cmdoption-xcc-foverlay", "-foverlay"], [40, 12, 1, "cmdoption-xcc-fresource-checks", "-fresource-checks"], [40, 12, 1, "cmdoption-xcc-fschedule", "-fschedule"], [40, 12, 1, "cmdoption-xcc-fsubword-select", "-fsubword-select"], [40, 12, 1, "cmdoption-xcc-fsyntax-only", "-fsyntax-only"], [40, 12, 1, "cmdoption-xcc-funroll-loops", "-funroll-loops"], [40, 12, 1, "cmdoption-xcc-fverbose-asm", "-fverbose-asm"], [40, 12, 1, "cmdoption-xcc-fxscope", "-fxscope"], [40, 12, 1, "cmdoption-xcc-g", "-g"], [40, 12, 1, "cmdoption-xcc-iquote", "-iquote"], [40, 12, 1, "cmdoption-xcc-isystem", "-isystem"], [40, 12, 1, "cmdoption-xcc-l", "-l"], [40, 12, 1, "cmdoption-xcc-mcmodel", "-mcmodel"], [40, 12, 1, "cmdoption-xcc-nodefaultlibs", "-nodefaultlibs"], [40, 12, 1, "cmdoption-xcc-nostartfiles", "-nostartfiles"], [40, 12, 1, "cmdoption-xcc-nostdlib", "-nostdlib"], [40, 12, 1, "cmdoption-xcc-o", "-o"], [40, 12, 1, "cmdoption-xcc-pass-exit-codes", "-pass-exit-codes"], [40, 12, 1, "cmdoption-xcc-print-boards", "-print-boards"], [40, 12, 1, "cmdoption-xcc-print-multi-lib", "-print-multi-lib"], [40, 12, 1, "cmdoption-xcc-print-targets", "-print-targets"], [40, 12, 1, "cmdoption-xcc-report", "-report"], [40, 12, 1, "cmdoption-xcc-6", "-s"], [40, 12, 1, "cmdoption-xcc-save-temps", "-save-temps"], [40, 12, 1, "cmdoption-xcc-std", "-std"], [40, 12, 1, "cmdoption-xcc-target", "-target"], [40, 12, 1, "cmdoption-xcc-v", "-v"], [40, 12, 1, "cmdoption-xcc-w", "-w"], [40, 12, 1, "cmdoption-xcc-x", "-x"]], "xflash": [[41, 12, 1, "cmdoption-xflash-adapter-id", "--adapter-id"], [41, 12, 1, "cmdoption-xflash-analyze", "--analyze"], [41, 12, 1, "cmdoption-xflash-boot-partition-size", "--boot-partition-size"], [41, 12, 1, "cmdoption-xflash-data", "--data"], [41, 12, 1, "cmdoption-xflash-disable-otp", "--disable-otp"], [41, 12, 1, "cmdoption-xflash-enable-otp", "--enable-otp"], [41, 12, 1, "cmdoption-xflash-erase-all", "--erase-all"], [41, 12, 1, "cmdoption-xflash-factory", "--factory"], [41, 12, 1, "cmdoption-xflash-factory-version", "--factory-version"], [41, 12, 1, "cmdoption-xflash-force", "--force"], [41, 12, 1, "cmdoption-xflash-force-jtag", "--force-jtag"], [41, 12, 1, "cmdoption-xflash-force-pll-reset", "--force-pll-reset"], [41, 12, 1, "cmdoption-xflash-force-xscope", "--force-xscope"], [41, 12, 1, "cmdoption-xflash-help", "--help"], [41, 12, 1, "cmdoption-xflash-id", "--id"], [41, 12, 1, "cmdoption-xflash-idnum", "--idnum"], [41, 12, 1, "cmdoption-xflash-idstr", "--idstr"], [41, 12, 1, "cmdoption-xflash-image-search-address", "--image-search-address"], [41, 12, 1, "cmdoption-xflash-image-search-page", "--image-search-page"], [41, 12, 1, "cmdoption-xflash-image-search-sector", "--image-search-sector"], [41, 12, 1, "cmdoption-xflash-jtag-speed", "--jtag-speed"], [41, 12, 1, "cmdoption-xflash-key", "--key"], [41, 12, 1, "cmdoption-xflash-list-devices", "--list-devices"], [41, 12, 1, "cmdoption-xflash-load-format", "--load-format"], [41, 12, 1, "cmdoption-xflash-load-offset", "--load-offset"], [41, 12, 1, "cmdoption-xflash-load-size", "--load-size"], [41, 12, 1, "cmdoption-xflash-loader", "--loader"], [41, 12, 1, "cmdoption-xflash-make-exec", "--make-exec"], [41, 12, 1, "cmdoption-xflash-no-reporting", "--no-reporting"], [41, 12, 1, "cmdoption-xflash-no-reset-on-write", "--no-reset-on-write"], [41, 12, 1, "cmdoption-xflash-no-verify-on-write", "--no-verify-on-write"], [41, 12, 1, "cmdoption-xflash-noinq", "--noinq"], [41, 12, 1, "cmdoption-xflash-outfile", "--outfile"], [41, 12, 1, "cmdoption-xflash-quad-spi-clock", "--quad-spi-clock"], [41, 12, 1, "cmdoption-xflash-read-all", "--read-all"], [41, 12, 1, "cmdoption-xflash-spi-command", "--spi-cmd"], [41, 12, 1, "cmdoption-xflash-spi-command", "--spi-command"], [41, 12, 1, "cmdoption-xflash-spi-div", "--spi-div"], [41, 12, 1, "cmdoption-xflash-spi-interactive", "--spi-interactive"], [41, 12, 1, "cmdoption-xflash-spi-read-id", "--spi-read-id"], [41, 12, 1, "cmdoption-xflash-spi-read-status", "--spi-read-status"], [41, 12, 1, "cmdoption-xflash-spi-spec", "--spi-spec"], [41, 12, 1, "cmdoption-xflash-target", "--target"], [41, 12, 1, "cmdoption-xflash-target-file", "--target-file"], [41, 12, 1, "cmdoption-xflash-upgrade", "--upgrade"], [41, 12, 1, "cmdoption-xflash-verbose", "--verbose"], [41, 12, 1, "cmdoption-xflash-version", "--version"], [41, 12, 1, "cmdoption-xflash-write-all", "--write-all"], [41, 12, 1, "cmdoption-xflash-force", "-f"], [41, 12, 1, "cmdoption-xflash-help", "-h"], [41, 12, 1, "cmdoption-xflash-key", "-k"], [41, 12, 1, "cmdoption-xflash-list-devices", "-l"], [41, 12, 1, "cmdoption-xflash-outfile", "-o"], [41, 12, 1, "cmdoption-xflash-verbose", "-v"]], "xgdb": [[42, 12, 1, "cmdoption-xgdb-args", "--args"], [42, 12, 1, "cmdoption-xgdb-batch", "--batch"], [42, 12, 1, "cmdoption-xgdb-help", "--help"], [42, 12, 1, "cmdoption-xgdb-return-child-result", "--return-child-result"], [42, 12, 1, "cmdoption-xgdb-ex", "-ex"], [42, 12, 1, "cmdoption-xgdb-x", "-x"]], "xgdbserver": [[43, 12, 1, "cmdoption-xgdbserver-adapter-id", "--adapter-id"], [43, 12, 1, "cmdoption-xgdbserver-adapter-index", "--adapter-index"], [43, 12, 1, "cmdoption-xgdbserver-args", "--args"], [43, 12, 1, "cmdoption-xgdbserver-b", "--backend"], [43, 12, 1, "cmdoption-xgdbserver-gprof", "--gprof"], [43, 12, 1, "cmdoption-xgdbserver-h", "--help"], [43, 12, 1, "cmdoption-xgdbserver-jtag-speed", "--jtag-speed"], [43, 12, 1, "cmdoption-xgdbserver-list-devices", "--list-devices"], [43, 12, 1, "cmdoption-xgdbserver-log-file", "--log-file"], [43, 12, 1, "cmdoption-xgdbserver-log-level", "--log-level"], [43, 12, 1, "cmdoption-xgdbserver-p", "--port"], [43, 12, 1, "cmdoption-xgdbserver-portfile", "--portfile"], [43, 12, 1, "cmdoption-xgdbserver-reset", "--reset"], [43, 12, 1, "cmdoption-xgdbserver-server-timeout", "--server-timeout"], [43, 12, 1, "cmdoption-xgdbserver-sim-args", "--sim-args"], [43, 12, 1, "cmdoption-xgdbserver-trace", "--trace"], [43, 12, 1, "cmdoption-xgdbserver-version", "--version"], [43, 12, 1, "cmdoption-xgdbserver-xe-file", "--xe-file"], [43, 12, 1, "cmdoption-xgdbserver-xscope", "--xscope"], [43, 12, 1, "cmdoption-xgdbserver-xscope-file", "--xscope-file"], [43, 12, 1, "cmdoption-xgdbserver-xscope-limit", "--xscope-limit"], [43, 12, 1, "cmdoption-xgdbserver-xscope-port", "--xscope-port"], [43, 12, 1, "cmdoption-xgdbserver-xscope-port-blocking", "--xscope-port-blocking"], [43, 12, 1, "cmdoption-xgdbserver-xtag", "--xtag"], [43, 12, 1, "cmdoption-xgdbserver-b", "-b"], [43, 12, 1, "cmdoption-xgdbserver-h", "-h"], [43, 12, 1, "cmdoption-xgdbserver-p", "-p"], [43, 12, 1, "cmdoption-xgdbserver-s", "-s"]], "xmake": [[44, 12, 1, "cmdoption-xmake-help", "--help"], [44, 12, 1, "cmdoption-xmake-help", "-h"]], "xobjdump": [[45, 12, 1, "cmdoption-xobjdump-disassemble", "--disassemble"], [45, 12, 1, "cmdoption-xobjdump-disassemble-all", "--disassemble-all"], [45, 12, 1, "cmdoption-xobjdump-help", "--help"], [45, 12, 1, "cmdoption-xobjdump-sector-info", "--sector-info"], [45, 12, 1, "cmdoption-xobjdump-size", "--size"], [45, 12, 1, "cmdoption-xobjdump-source", "--source"], [45, 12, 1, "cmdoption-xobjdump-split", "--split"], [45, 12, 1, "cmdoption-xobjdump-split-dir", "--split-dir"], [45, 12, 1, "cmdoption-xobjdump-strip", "--strip"], [45, 12, 1, "cmdoption-xobjdump-syms", "--syms"], [45, 12, 1, "cmdoption-xobjdump-version", "--version"], [45, 12, 1, "cmdoption-xobjdump-disassemble-all", "-D"], [45, 12, 1, "cmdoption-xobjdump-source", "-S"], [45, 12, 1, "cmdoption-xobjdump-disassemble", "-d"], [45, 12, 1, "cmdoption-xobjdump-o", "-o"], [45, 12, 1, "cmdoption-xobjdump-split", "-s"], [45, 12, 1, "cmdoption-xobjdump-syms", "-t"]], "xrun": [[46, 12, 1, "cmdoption-xrun-adapter-id", "--adapter-id"], [46, 12, 1, "cmdoption-xrun-args", "--args"], [46, 12, 1, "cmdoption-xrun-attach", "--attach"], [46, 12, 1, "cmdoption-xrun-dump-state", "--dump-state"], [46, 12, 1, "cmdoption-xrun-help", "--help"], [46, 12, 1, "cmdoption-xrun-id", "--id"], [46, 12, 1, "cmdoption-xrun-io", "--io"], [46, 12, 1, "cmdoption-xrun-jtag-speed", "--jtag-speed"], [46, 12, 1, "cmdoption-xrun-list-devices", "--list-devices"], [46, 12, 1, "cmdoption-xrun-noreset", "--noreset"], [46, 12, 1, "cmdoption-xrun-verbose", "--verbose"], [46, 12, 1, "cmdoption-xrun-version", "--version"], [46, 12, 1, "cmdoption-xrun-xscope", "--xscope"], [46, 12, 1, "cmdoption-xrun-xscope-file", "--xscope-file"], [46, 12, 1, "cmdoption-xrun-xscope-io-only", "--xscope-io-only"], [46, 12, 1, "cmdoption-xrun-xscope-limit", "--xscope-limit"], [46, 12, 1, "cmdoption-xrun-xscope-port", "--xscope-port"], [46, 12, 1, "cmdoption-xrun-list-devices", "-l"]], "xsim": [[47, 12, 1, "cmdoption-xsim-args", "--args"], [47, 12, 1, "cmdoption-xsim-disable-rom-tracing", "--disable-rom-tracing"], [47, 12, 1, "cmdoption-xsim-enable-fnop-tracing", "--enable-fnop-tracing"], [47, 12, 1, "cmdoption-xsim-gprof", "--gprof"], [47, 12, 1, "cmdoption-xsim-help", "--help"], [47, 12, 1, "cmdoption-xsim-max-cycles", "--max-cycles"], [47, 12, 1, "cmdoption-xsim-no-warn-registers", "--no-warn-registers"], [47, 12, 1, "cmdoption-xsim-plugin", "--plugin"], [47, 12, 1, "cmdoption-xsim-stats", "--stats"], [47, 12, 1, "cmdoption-xsim-trace", "--trace"], [47, 12, 1, "cmdoption-xsim-trace-to", "--trace-to"], [47, 12, 1, "cmdoption-xsim-vcd-tracing", "--vcd-tracing"], [47, 12, 1, "cmdoption-xsim-version", "--version"], [47, 12, 1, "cmdoption-xsim-warn-resources", "--warn-resources"], [47, 12, 1, "cmdoption-xsim-warn-stack", "--warn-stack"], [47, 12, 1, "cmdoption-xsim-xscope", "--xscope"], [47, 12, 1, "cmdoption-xsim-pin", "-pin"], [47, 12, 1, "cmdoption-xsim-port", "-port"], [47, 12, 1, "cmdoption-xsim-trace", "-t"], [47, 12, 1, "cmdoption-xsim-arg-xe-file", "&lt;xe-file&gt;"]]}, "objtypes": {"0": "c:macro", "1": "c:type", "2": "c:enumerator", "3": "c:function", "4": "c:functionParam", "5": "c:enum", "6": "c:struct", "7": "c:member", "8": "std:make-var", "9": "std:envvar", "10": "std:gdb-cmd", "11": "std:monitor-cmd", "12": "std:cmdoption"}, "objnames": {"0": ["c", "macro", "C macro"], "1": ["c", "type", "C type"], "2": ["c", "enumerator", "C enumerator"], "3": ["c", "function", "C function"], "4": ["c", "functionParam", "C function parameter"], "5": ["c", "enum", "C enum"], "6": ["c", "struct", "C struct"], "7": ["c", "member", "C member"], "8": ["std", "make-var", "Make variable"], "9": ["std", "envvar", "environment variable"], "10": ["std", "gdb-cmd", "GDB command"], "11": ["std", "monitor-cmd", "XGDBSERVER monitor command"], "12": ["std", "cmdoption", "program option"]}, "titleterms": {"xmo": [0, 10, 42, 50, 66], "xtc": [0, 2, 4, 81], "tool": [0, 2, 4, 5, 30, 38, 64, 76, 78, 81, 85, 86], "user": [0, 85], "guid": [0, 1, 8, 9, 27, 30], "instal": [1, 3, 4, 5, 86], "configur": [2, 3, 4, 33, 73, 86], "command": [2, 5, 38, 41, 42, 43, 70, 74, 85], "line": [2, 5, 38, 70], "environ": [2, 12, 40, 42, 43], "check": [2, 4], "queri": [2, 11], "version": 2, "instruct": [4, 11], "download": 4, "your": 4, "xtag": [4, 64, 72, 76, 85], "usb": 4, "driver": 4, "access": [4, 11, 18, 79], "requir": [5, 6], "third": 5, "parti": 5, "usag": [5, 10], "cmake": [5, 68, 86], "git": 5, "v": [5, 86, 87, 88], "code": [5, 75, 83, 86, 87, 88], "graphic": [5, 64], "editor": 5, "terminologi": [5, 7], "system": [6, 31, 62, 63, 65, 67, 68, 77, 79], "introduct": [7, 85], "support": [7, 10, 58, 60, 74, 76, 81, 85], "devic": [7, 21, 25, 51, 58, 60, 74, 76, 77, 80], "upgrad": [7, 64, 77], "from": [7, 14, 64, 77, 85], "earlier": 7, "xtimecompos": 7, "releas": [7, 64], "document": 7, "structur": [7, 67, 85], "refer": [7, 13, 16, 53], "architectur": 8, "hardwar": [8, 27, 36, 79], "overview": 8, "node": [8, 50, 51, 76], "tile": [8, 15, 27, 35, 36, 37, 51, 72, 76, 83], "logic": 8, "core": [8, 11], "i": [8, 27, 83], "o": [8, 27], "pool": 8, "resourc": [8, 10, 11, 43], "commun": [8, 11, 27, 29, 37], "fabric": 8, "program": [9, 10, 11, 19, 20, 21, 27, 29, 36, 39, 41, 64, 74, 77, 80, 85], "make": 10, "assembli": [10, 11, 17, 19], "compat": [10, 60], "xs1": [10, 61], "abi": 10, "symbol": [10, 11], "align": [10, 11, 25], "section": [10, 11], "linker": 10, "data": [10, 11, 25, 49, 57, 59, 72, 74, 85], "direct": [10, 11, 12, 23], "emit": 10, "differ": 10, "type": [10, 11, 25, 43, 50], "arrai": 10, "function": [10, 12, 15, 27, 57, 59, 85], "paramet": 10, "return": [10, 75], "valu": 10, "caller": 10, "calle": 10, "save": 10, "regist": [10, 39, 62, 63, 74], "defin": [10, 12, 22, 61, 79, 81], "side": 10, "effect": 10, "denot": 10, "elimin": 10, "block": [10, 15, 50], "typestr": [10, 11], "exampl": [10, 32, 46, 50, 60, 71, 73, 81, 85, 86], "manual": 11, "lexic": 11, "convent": 11, "comment": 11, "name": 11, "constant": 11, "reloc": 11, "attribut": [11, 51], "label": 11, "express": 11, "valid": 11, "oper": [11, 57, 59], "properti": 11, "overlai": 11, "add_to_set": 11, "max_reduc": 11, "sum_reduc": 11, "ascii": 11, "asciiz": 11, "byte": 11, "short": 11, "int": 11, "long": 11, "word": 11, "file": [11, 35, 36, 37, 40, 48, 49, 50, 66, 67, 77, 82, 85], "loc": 11, "weak": 11, "globl": 11, "global": 11, "extern": [11, 79], "locl": 11, "local": [11, 12], "globalresourc": 11, "ident": 11, "corerev": 11, "pushsect": 11, "popsect": 11, "text": 11, "set": [11, 27], "linkset": 11, "cc_top": 11, "cc_bottom": 11, "schedul": 11, "issue_mod": 11, "syntax": 11, "assert": [11, 56], "languag": [11, 13, 64], "uleb128": 11, "sleb128": 11, "space": 11, "skip": [11, 50], "size": [11, 25, 27, 74], "jmptabl": 11, "jmptable32": 11, "branch": 11, "jump": 11, "call": [11, 14, 50], "manipul": 11, "concurr": 11, "thread": [11, 42, 56], "synchron": 11, "event": [11, 15, 27, 29], "handl": [11, 27], "interrupt": [11, 56], "except": [11, 85], "kernel": 11, "debug": [11, 32, 33, 36, 40, 85], "pseudo": 11, "c": [12, 13, 14, 15, 20, 27, 79], "implement": [12, 22, 81], "behavior": [12, 22], "identifi": [12, 77], "charact": 12, "float": 12, "point": 12, "hint": 12, "preprocess": 12, "librari": [12, 54, 66, 71, 73], "specif": [12, 43, 51, 79], "error": [12, 85], "messag": 12, "string": [12, 77], "wide": 12, "map": [12, 26], "standard": [13, 42], "book": 13, "onlin": 13, "between": [14, 37, 72], "xc": [14, 15, 20, 22, 64], "pass": 14, "argument": [14, 75, 88], "cheat": 15, "sheet": 15, "parallel": [15, 27, 29, 56], "task": [15, 29, 86], "channel": [15, 27, 29, 37, 56], "port": [15, 26, 27, 51, 56, 62, 63, 85], "timer": [15, 27], "select": [15, 56, 74], "case": [15, 79], "specifi": [15, 85, 88], "handler": [15, 81], "lock": [15, 56], "pointer": [15, 27, 79], "target": [15, 35, 36, 39, 41, 42, 72, 73, 76, 78, 84, 85], "multipl": [15, 35], "inlin": 17, "memori": [18, 74, 77, 79, 81], "model": [18, 29], "small": 18, "default": [18, 39], "larg": 18, "hybrid": 18, "indirect": 18, "xcore": [21, 24, 25, 26, 27, 56, 72, 80], "xcc": [23, 40, 70], "pragma": 23, "32": 24, "bit": [24, 39, 51, 74], "applic": [24, 64, 67, 79, 80, 81], "binari": [24, 50, 66, 77], "interfac": [24, 42], "pin": 26, "avail": [26, 85], "link": [26, 51, 72, 85], "each": 26, "an": [27, 36, 42, 50, 77, 79, 82, 85, 86], "lib_xcor": [27, 56], "execut": [27, 29, 36, 50, 82], "par_job": 27, "stack": 27, "calcul": 27, "stream": 27, "rout": [27, 76], "capac": 27, "basic": 27, "todo": 27, "advanc": [27, 41, 42], "group": 27, "explicitli": 27, "quick": [28, 34], "start": [28, 34, 86], "The": [29, 36, 66, 67, 76, 80], "multicor": 29, "base": [29, 85], "build": [31, 36, 65, 67, 68, 77, 86], "xgdb": [32, 36, 42, 81, 85], "creat": [32, 66, 77], "interact": [32, 85], "script": [32, 42], "summari": [32, 33, 35, 36, 37], "us": [33, 36, 37, 42, 64, 66, 67, 75, 77, 79, 81, 83, 85, 86, 87, 88], "xscope": [33, 47, 48, 69, 70, 71, 72, 73, 83, 85], "fast": 33, "printf": 33, "probe": [33, 48], "provid": 35, "multi": [35, 37], "A": [36, 74, 76], "singl": [36, 76], "definit": [36, 52, 62, 63], "content": [36, 50], "xe": [36, 50, 82], "run": [36, 46, 83, 85, 86], "simul": [36, 83], "real": [36, 88], "declar": [37, 51, 76], "xburn": 39, "synopsi": [39, 40, 41, 42, 43, 44, 45, 46, 47], "descript": [39, 40, 41, 42, 43, 44, 45, 46, 47, 49], "option": [39, 40, 41, 42, 43, 44, 45, 46, 47, 64, 70], "overal": [39, 40, 41, 47], "secur": [39, 41, 80], "written": 39, "csv": 39, "format": [39, 49, 50], "extens": [40, 86], "recogn": 40, "mean": 40, "warn": [40, 47, 85], "optim": 40, "preprocessor": 40, "mapper": 40, "directori": 40, "xflash": [41, 64, 88], "spi": [41, 77], "concept": 42, "inferior": 42, "connect": [42, 43, 76], "xgdbserver": [42, 43, 70], "tui": 42, "visual": 42, "gdb": 42, "cosmet": 42, "overrid": 42, "gener": [43, 48, 57, 59, 77, 79, 85], "backend": 43, "monitor": 43, "reset": 43, "xmake": 44, "xobjdump": 45, "readelf": 45, "alik": 45, "xrun": [46, 70, 81, 85, 88], "inquiri": 46, "xsim": [47, 52, 83], "trace": [47, 52, 73], "profil": [47, 85], "loopback": 47, "plugin": 47, "config": 48, "xscopeconfig": 48, "element": [48, 51], "modul": [48, 66, 67, 80], "auto": 48, "header": [48, 50], "sector": [50, 57, 59, 74], "sysconfig": 50, "descriptor": 50, "nodedescriptor": 50, "xn": [50, 51, 85], "elf": 50, "goto": 50, "last": 50, "boot": [50, 51, 57, 59, 76, 77, 85], "network": [51, 76], "packag": [51, 76], "tileref": 51, "sourc": 51, "boote": 51, "servic": 51, "chanend": [51, 56], "linkendpoint": 51, "jtagchain": 51, "jtagdevic": 51, "output": 52, "field": [52, 77], "continu": 52, "lib_otp": 55, "api": [56, 57, 59, 61, 71, 73, 85], "detail": [56, 61], "h": [56, 61, 79], "channel_stream": 56, "channel_transact": 56, "clock": [56, 74, 76, 79], "hwtimer": 56, "interrupt_wrapp": 56, "minicach": 56, "port_protocol": 56, "swmem_evict": 56, "swmem_fil": 56, "trigger": 56, "libflash": [57, 58, 74], "partit": [57, 59], "page": [57, 59, 74], "level": [57, 59, 79, 81], "list": [58, 60, 85], "nativ": [58, 60], "flash": [58, 60, 64, 74, 77, 80, 81, 85, 86], "libquadflash": [59, 60], "lib_xs1": 61, "platform": [61, 76], "xs2": 62, "processor": [62, 63], "state": [62, 63, 85], "switch": [62, 63], "pegist": 62, "bitfield": [62, 63], "miscellan": [62, 63], "xs3": 63, "transit": 64, "older": 64, "exist": 64, "new": [64, 74], "id": [64, 74], "migrat": 64, "project": [64, 88], "relat": [64, 69], "chang": 64, "imag": [64, 77], "guidanc": 64, "otp": [64, 80], "adapt": 64, "xcommon": [65, 67, 68, 86], "makefil": [66, 67], "module_build_info": [66, 67], "workspac": 67, "automat": 67, "detect": 67, "faq": 69, "common": 69, "known": 69, "issu": 69, "host": [71, 72, 85], "perform": [72, 77], "figur": 72, "transfer": 72, "rate": 72, "3": 72, "4": [72, 74], "xconnect": [72, 85], "5": [72, 74], "cycl": 72, "intra": 72, "token": 72, "delai": 72, "pc": 72, "throughput": 72, "benchmark": 72, "add": 74, "number": [74, 85], "address": 74, "tabl": 74, "m25p10": 74, "datasheet": 74, "divid": 74, "18": 74, "first": 74, "four": 74, "entri": 74, "onli": 74, "read": [74, 77], "eras": 74, "write": [74, 77], "enabl": [74, 80], "disabl": 74, "protect": 74, "2": [74, 79], "7": 74, "f25l004a": 74, "inform": 74, "a25l80p": 74, "statu": 74, "quad": [74, 77], "method": 74, "sfdp": 74, "how": [75, 82], "describ": 76, "topologi": 76, "board": 76, "initi": 76, "jtag": 76, "two": 76, "design": [77, 80], "manufactur": 77, "itself": 77, "deploi": 77, "custom": 77, "loader": 77, "addit": 77, "numer": 77, "featur": [78, 85], "lpddr": 79, "compil": [79, 81, 85], "softwar": [79, 81], "scheme": 79, "1": [79, 81], "all": 79, "object": 79, "mai": 79, "directli": 79, "via": [79, 85], "main": 79, "setup": [79, 86], "frequenc": 79, "primari": 79, "pll": 79, "secondari": 79, "cach": [79, 81], "safeguard": 80, "ip": 80, "authent": 80, "ae": 80, "develop": 80, "product": 80, "flow": 80, "implic": 80, "built": 81, "storag": 81, "fill": 81, "evict": 81, "understand": 82, "thei": 82, "ar": 82, "load": [82, 85], "prepar": 82, "examin": 82, "which": [83, 85], "my": 83, "dure": 83, "work": 84, "kei": 85, "v3": 85, "0": 85, "v4": 85, "window": 85, "attach": 85, "launch": 85, "mode": 85, "termin": [85, 86], "io": 85, "reduc": 85, "overhead": 85, "print": 85, "syscal": 85, "suppli": 85, "allow": 85, "choos": 85, "bind": 85, "avoid": 85, "race": 85, "condit": 85, "sampl": 85, "captur": 85, "analys": 85, "failur": 85, "pars": 85, "breakpoint": 85, "watchpoint": 85, "report": 85, "dump": 85, "reboot": 85, "fail": 85, "respond": 85, "copi": 86, "runner": 86, "extra": 88}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2, "sphinx": 57}, "alltitles": {"Configuring the command-line environment": [[2, "configuring-the-command-line-environment"]], "Configure the environment": [[2, "configure-the-environment"]], "Check the environment": [[2, "check-the-environment"]], "Query the XTC Tools version": [[2, "query-the-xtc-tools-version"]], "Programming guide": [[9, "programming-guide"]], "System requirements": [[6, "system-requirements"]], "Installation guide": [[1, "installation-guide"]], "Installation instructions": [[4, "installation-instructions"]], "Download the XTC Tools": [[4, "download-the-xtc-tools"]], "Install the XTC Tools": [[4, "install-the-xtc-tools"]], "Check your installation": [[4, "check-your-installation"]], "Configure the xTAG USB drivers": [[4, "configure-the-xtag-usb-drivers"]], "Check xTAG access": [[4, "check-xtag-access"]], "Make assembly programs compatible with the XMOS XS1 ABI": [[10, "make-assembly-programs-compatible-with-the-xmos-xs1-abi"]], "Symbols": [[10, "symbols"], [11, "symbols"]], "Alignment": [[10, "alignment"]], "Sections": [[10, "sections"]], "Sections supported by the XMOS linker": [[10, "id1"]], "Data": [[10, "data"]], "Directives for emitting different types of data": [[10, "id2"]], "Arrays": [[10, "arrays"]], "Functions": [[10, "functions"]], "Parameters and return values": [[10, "parameters-and-return-values"]], "Caller and callee save registers": [[10, "caller-and-callee-save-registers"]], "Resource usage": [[10, "resource-usage"]], "Resource usage symbols defined by the XS1 ABI": [[10, "id3"]], "Side effects": [[10, "side-effects"]], "Symbols for denoting side-effects": [[10, "id4"]], "Elimination blocks": [[10, "elimination-blocks"]], "Typestrings": [[10, "typestrings"]], "Typestring directives": [[10, "id5"]], "Example": [[10, "example"], [71, "example"], [73, "example"]], "Architecture & hardware guide": [[8, "architecture-hardware-guide"]], "Overview": [[8, "overview"]], "Nodes": [[8, "nodes"]], "Tiles": [[8, "tiles"]], "Logical cores": [[8, "logical-cores"]], "I/O and pooled resources": [[8, "i-o-and-pooled-resources"]], "Communication fabric": [[8, "communication-fabric"]], "Introduction": [[7, "introduction"], [85, "introduction"]], "Supported devices": [[7, "supported-devices"]], "Upgrading from earlier xTIMEComposer releases": [[7, "upgrading-from-earlier-xtimecomposer-releases"]], "Document structure": [[7, "document-structure"]], "References": [[7, "references"]], "Terminology": [[7, "terminology"], [5, "terminology"]], "Support": [[7, "support"]], "XMOS XTC Tools User Guide": [[0, "xmos-xtc-tools-user-guide"]], "Installation and configuration": [[3, "installation-and-configuration"]], "Installation of required third-party tools": [[5, "installation-of-required-third-party-tools"]], "Third-party tools required for command-line usage": [[5, "third-party-tools-required-for-command-line-usage"]], "cmake": [[5, "cmake"]], "git": [[5, "git"]], "Installation of the VS Code graphical code editor": [[5, "installation-of-the-vs-code-graphical-code-editor"]], "Tools guide": [[30, "tools-guide"]], "The multicore programming model": [[29, "the-multicore-programming-model"]], "Parallel tasks of execution": [[29, "parallel-tasks-of-execution"]], "Channel-based communication": [[29, "channel-based-communication"]], "Event-based programming": [[29, "event-based-programming"]], "Programming an XCORE tile with C and lib_xcore": [[27, "programming-an-xcore-tile-with-c-and-lib-xcore"]], "Parallel execution": [[27, "parallel-execution"]], "PAR_JOBS": [[27, "par-jobs"]], "Stack size calculation": [[27, "stack-size-calculation"]], "Hardware timers": [[27, "hardware-timers"]], "Channel communications": [[27, "channel-communications"]], "Channels": [[27, "channels"]], "Streaming channels": [[27, "streaming-channels"]], "Routing capacity": [[27, "routing-capacity"]], "Basic port I/O": [[27, "basic-port-i-o"]], "Todo": [[27, "id1"]], "Event handling": [[27, "event-handling"], [11, "event-handling"]], "Advanced port I/O": [[27, "advanced-port-i-o"]], "Guiding stack size calculation": [[27, "guiding-stack-size-calculation"]], "Function pointer groups": [[27, "function-pointer-groups"]], "Explicitly setting stack size": [[27, "explicitly-setting-stack-size"]], "Quick start": [[28, "quick-start"], [34, "quick-start"]], "xcore data types": [[25, "xcore-data-types"]], "Size and alignment of data types on xcore devices": [[25, "id1"]], "XCORE 32-bit application binary interface": [[24, "xcore-32-bit-application-binary-interface"]], "Debugging with XGDB": [[32, "debugging-with-xgdb"]], "Create example": [[32, "create-example"]], "Interactive debugging": [[32, "interactive-debugging"]], "Scripted debugging": [[32, "scripted-debugging"]], "Summary": [[32, "summary"], [37, "summary"], [33, "summary"], [36, "summary"], [35, "summary"]], "xcore port-to-pin mapping": [[26, "xcore-port-to-pin-mapping"]], "Available ports and links for each pin": [[26, "id1"]], "Build system": [[31, "build-system"]], "XCC pragma directives": [[23, "xcc-pragma-directives"]], "XC implementation-defined behavior": [[22, "xc-implementation-defined-behavior"]], "XOBJDUMP": [[45, "xobjdump"]], "Synopsis": [[45, "synopsis"], [47, "synopsis"], [44, "synopsis"], [46, "synopsis"], [40, "synopsis"], [42, "synopsis"], [43, "synopsis"], [39, "synopsis"], [41, "synopsis"]], "Description": [[45, "description"], [47, "description"], [44, "description"], [46, "description"], [40, "description"], [42, "description"], [43, "description"], [39, "description"], [41, "description"]], "Options": [[45, "options"], [47, "options"], [44, "options"], [46, "options"], [40, "options"], [42, "options"], [39, "options"], [41, "options"]], "Readelf-alike options": [[45, "readelf-alike-options"]], "Libraries": [[54, "libraries"]], "XSIM": [[47, "xsim"]], "Overall Options": [[47, "overall-options"], [40, "overall-options"], [39, "overall-options"], [41, "overall-options"]], "Warning Options": [[47, "warning-options"], [40, "warning-options"]], "Tracing Options": [[47, "tracing-options"]], "Profiling Options": [[47, "profiling-options"]], "Loopback Plugin Options": [[47, "loopback-plugin-options"]], "xSCOPE Options": [[47, "xscope-options"]], "xSCOPE config file": [[48, "xscope-config-file"]], "xscopeconfig element": [[48, "xscopeconfig-element"]], "probe elements": [[48, "probe-elements"]], "module element": [[48, "module-element"]], "Auto-generated header file": [[48, "auto-generated-header-file"]], "XMOS executable (XE) file format": [[50, "xmos-executable-xe-file-format"]], "Binary format": [[50, "binary-format"]], "XE header": [[50, "xe-header"], [50, "id1"]], "Sectors": [[50, "sectors"]], "Sector header": [[50, "id2"]], "Sector contents block": [[50, "id3"]], "Sector types": [[50, "id4"]], "SysConfig sector": [[50, "sysconfig-sector"]], "Node descriptor sector": [[50, "node-descriptor-sector"]], "NodeDescriptor sector": [[50, "id5"]], "XN sector": [[50, "xn-sector"]], "Binary/ELF sectors": [[50, "binary-elf-sectors"]], "Binary/ELF sector": [[50, "id6"]], "Goto/call sectors": [[50, "goto-call-sectors"]], "Goto/Call sector": [[50, "id7"]], "Last sector": [[50, "last-sector"]], "Skip sector": [[50, "skip-sector"]], "Booting an XE File": [[50, "booting-an-xe-file"]], "Example XE file": [[50, "id8"]], "Reference": [[53, "reference"], [16, "reference"]], "XMAKE": [[44, "xmake"]], "XRUN": [[46, "xrun"]], "Inquiry options": [[46, "inquiry-options"]], "Run options": [[46, "run-options"]], "Examples": [[46, "examples"], [81, "examples"]], "File formats and data descriptions": [[49, "file-formats-and-data-descriptions"]], "XN specification": [[51, "xn-specification"]], "Network elements": [[51, "network-elements"]], "Declaration": [[51, "declaration"]], "Package": [[51, "package"]], "XN Package element": [[51, "id2"]], "Node": [[51, "node"]], "XN Node element": [[51, "id3"]], "Tile": [[51, "tile"]], "XN Tileref element": [[51, "id4"]], "Port": [[51, "port"]], "XN Port element": [[51, "id5"]], "Boot": [[51, "boot"]], "Source": [[51, "source"]], "XN Source element": [[51, "id6"]], "Bootee": [[51, "bootee"]], "XN Bootee element": [[51, "id7"]], "Bit": [[51, "bit"]], "XN Bit element": [[51, "id8"]], "Link": [[51, "link"], [51, "xn-spec-link"]], "XN Link element": [[51, "id9"], [51, "id12"]], "Service": [[51, "service"]], "XN Service element": [[51, "id10"], [51, "id11"]], "Chanend": [[51, "chanend"]], "LinkEndpoint": [[51, "linkendpoint"]], "XN LinkEndpoint element": [[51, "id13"]], "Device": [[51, "device"]], "XN Device element": [[51, "id14"]], "Attribute": [[51, "attribute"]], "XN Attribute element": [[51, "id15"]], "JTAGChain": [[51, "jtagchain"]], "XN JTAGChain element": [[51, "id16"]], "JTAGDevice": [[51, "jtagdevice"]], "XN JTAGDevice element": [[51, "id17"]], "XSIM trace output": [[52, "xsim-trace-output"]], "Trace output field definitions": [[52, "id1"]], "Trace output field definitions (continued)": [[52, "id2"]], "Using VS Code with a real project": [[88, "using-vs-code-with-a-real-project"]], "Specifying extra arguments to xrun and xflash": [[88, "specifying-extra-arguments-to-xrun-and-xflash"]], "XCC": [[40, "xcc"]], "File extensions recognized by XCC and their meaning": [[40, "id1"]], "Debugging Options": [[40, "debugging-options"]], "Optimization Options": [[40, "optimization-options"]], "Preprocessor Options": [[40, "preprocessor-options"]], "Mapper Options": [[40, "mapper-options"]], "Directory Options": [[40, "directory-options"]], "Environment": [[40, "environment"], [42, "environment"], [43, "environment"], [12, "environment"]], "XGDB": [[42, "xgdb"]], "Concepts": [[42, "concepts"]], "Inferiors & threads": [[42, "inferiors-threads"]], "Targets, connections and XGDBSERVER": [[42, "targets-connections-and-xgdbserver"]], "TUI as an visual interface": [[42, "tui-as-an-visual-interface"]], "Using XGDB in scripts": [[42, "using-xgdb-in-scripts"]], "Scripting GDB": [[42, "scripting-gdb"]], "XMOS XGDB commands": [[42, "xmos-xgdb-commands"]], "Standard GDB commands": [[42, "standard-gdb-commands"]], "Advanced commands": [[42, "advanced-commands"]], "Cosmetic command overrides": [[42, "id2"]], "Communicating between tiles": [[37, "communicating-between-tiles"]], "Declaring a channel in the multi-tile file": [[37, "declaring-a-channel-in-the-multi-tile-file"]], "Using the channel": [[37, "using-the-channel"]], "XGDBSERVER": [[43, "xgdbserver"]], "XGDBSERVER Options": [[43, "xgdbserver-options"]], "General options": [[43, "general-options"]], "Connection options": [[43, "connection-options"]], "Backend-specific options": [[43, "backend-specific-options"]], "Monitor commands": [[43, "monitor-commands"]], "Reset types": [[43, "id2"]], "Resource types": [[43, "id3"]], "Command line tools": [[38, "command-line-tools"]], "Using xSCOPE for fast \u201cprintf debugging\u201d": [[33, "using-xscope-for-fast-printf-debugging"]], "Configuring and using xSCOPE": [[33, "configuring-and-using-xscope"]], "Using xSCOPE \u201cprobes\u201d": [[33, "using-xscope-probes"]], "A single-tile program": [[36, "a-single-tile-program"]], "Build an executable": [[36, "build-an-executable"]], "The target definition": [[36, "the-target-definition"]], "The content of an XE file": [[36, "the-content-of-an-xe-file"]], "Running the program on the simulator": [[36, "running-the-program-on-the-simulator"]], "Run on real hardware": [[36, "run-on-real-hardware"]], "Debugging using XGDB on real hardware": [[36, "debugging-using-xgdb-on-real-hardware"]], "Debugging using XGDB on the simulator": [[36, "debugging-using-xgdb-on-the-simulator"]], "XBURN": [[39, "xburn"]], "Target Options": [[39, "target-options"], [41, "target-options"]], "Security Options": [[39, "security-options"], [41, "security-options"]], "Security Register Options": [[39, "security-register-options"]], "Default security bits written by XBURN": [[39, "id1"]], "Programming Options": [[39, "programming-options"], [41, "programming-options"]], "CSV Format": [[39, "csv-format"]], "Targeting multiple tiles": [[35, "targeting-multiple-tiles"], [15, "targeting-multiple-tiles"]], "Providing a multi-tile file": [[35, "providing-a-multi-tile-file"]], "XFLASH": [[41, "xflash"]], "Advanced Options": [[41, "advanced-options"]], "SPI Command Option": [[41, "spi-command-option"]], "Calling between C/C++ and XC": [[14, "calling-between-c-c-and-xc"]], "Passing arguments from XC to C/C++": [[14, "passing-arguments-from-xc-to-c-c"]], "Passing arguments from C/C++ to XC": [[14, "passing-arguments-from-c-c-to-xc"]], "Programming in assembly": [[19, "programming-in-assembly"]], "Programming for XCORE Devices": [[21, "programming-for-xcore-devices"]], "C implementation-defined behavior": [[12, "c-implementation-defined-behavior"]], "Identifiers": [[12, "c-imp-identifiers"]], "Characters": [[12, "characters"]], "Floating point": [[12, "floating-point"]], "Hints": [[12, "hints"]], "Preprocessing directives": [[12, "preprocessing-directives"]], "Library functions": [[12, "library-functions"]], "Locale-Specific Behavior": [[12, "locale-specific-behavior"]], "Error message strings": [[12, "id1"]], "Wide character mappings": [[12, "id2"]], "Inline assembly": [[17, "inline-assembly"]], "XC to C cheat sheet": [[15, "xc-to-c-cheat-sheet"]], "Parallel tasks & channels": [[15, "parallel-tasks-channels"]], "Ports": [[15, "ports"]], "Timers": [[15, "timers"]], "\u2018Selecting\u2019 events": [[15, "selecting-events"]], "Select Blocks": [[15, "select-blocks"]], "Case specifiers": [[15, "case-specifiers"]], "Event handlers": [[15, "event-handlers"]], "Locks": [[15, "locks"]], "Function pointers": [[15, "function-pointers"]], "Programming in C/XC": [[20, "programming-in-c-xc"]], "C and C++ language reference": [[13, "c-and-c-language-reference"]], "Standards": [[13, "standards"]], "Books": [[13, "books"]], "Online": [[13, "online"]], "Assembly programming manual": [[11, "assembly-programming-manual"]], "Lexical conventions": [[11, "lexical-conventions"]], "Comments": [[11, "comments"]], "Symbol names": [[11, "symbol-names"]], "Directives": [[11, "directives"], [11, "assembly-directives-second"]], "Constants": [[11, "constants"]], "Sections and relocations": [[11, "sections-and-relocations"]], "Attributes": [[11, "attributes"]], "Labels": [[11, "labels"]], "Expressions": [[11, "expressions"]], "Valid operations for + and - operators": [[11, "id2"]], "Operators for querying properties of overlays.": [[11, "id3"]], "add_to_set": [[11, "add-to-set"]], "max_reduce, sum_reduce": [[11, "max-reduce-sum-reduce"]], "align": [[11, "align"]], "ascii, asciiz": [[11, "ascii-asciiz"]], "byte, short, int, long, word": [[11, "byte-short-int-long-word"]], "file": [[11, "file"]], "loc": [[11, "loc"]], "weak": [[11, "weak"]], "globl, global, extern, locl, local": [[11, "globl-global-extern-locl-local"]], "globalresource": [[11, "globalresource"]], "typestring": [[11, "typestring"]], "ident, core, corerev": [[11, "assembly-corerev"]], "section, pushsection, popsection": [[11, "section-pushsection-popsection"]], "text": [[11, "text"]], "set, linkset": [[11, "set-linkset"]], "cc_top, cc_bottom": [[11, "cc-top-cc-bottom"]], "scheduling": [[11, "scheduling"]], "issue_mode": [[11, "issue-mode"]], "syntax": [[11, "syntax"]], "assert": [[11, "assert"]], "Overlay directives": [[11, "overlay-directives"]], "Language directives": [[11, "language-directives"]], "uleb128, sleb128": [[11, "uleb128-sleb128"]], "space, skip": [[11, "space-skip"]], "type": [[11, "type"]], "size": [[11, "size"]], "jmptable, jmptable32": [[11, "jmptable-jmptable32"]], "Instructions": [[11, "instructions"]], "Data access": [[11, "data-access"]], "Branching, jumping and calling": [[11, "branching-jumping-and-calling"]], "Data manipulation": [[11, "data-manipulation"]], "Concurrency and thread synchronization": [[11, "concurrency-and-thread-synchronization"]], "Communication": [[11, "communication"]], "Resource operations": [[11, "resource-operations"]], "Interrupts, exceptions and kernel calls": [[11, "interrupts-exceptions-and-kernel-calls"]], "Debugging": [[11, "debugging"]], "Pseudo instructions": [[11, "pseudo-instructions"]], "Assembly program": [[11, "assembly-program"]], "Memory models": [[18, "memory-models"]], "Small (default)": [[18, "small-default"]], "Large": [[18, "large"]], "Hybrid": [[18, "hybrid"]], "Indirect access to memory": [[18, "indirect-access-to-memory"]], "Using the XCOMMON build system": [[67, "using-the-xcommon-build-system"]], "Applications and Modules": [[67, "applications-and-modules"]], "Workspace structure and automatic module detection": [[67, "workspace-structure-and-automatic-module-detection"]], "The Application Makefile": [[67, "the-application-makefile"]], "The module_build_info file": [[67, "the-module-build-info-file"], [66, "the-module-build-info-file"]], "xSCOPE host library": [[71, "xscope-host-library"]], "API": [[71, "api"]], "How to use arguments and return codes": [[75, "how-to-use-arguments-and-return-codes"]], "XCommon CMake build system": [[68, "xcommon-cmake-build-system"]], "Describe a target platform": [[76, "describe-a-target-platform"]], "Supported network topologies": [[76, "supported-network-topologies"]], "Topologies supported by the tools": [[76, "id1"]], "A board with a single package": [[76, "a-board-with-a-single-package"]], "Initial declarations": [[76, "initial-declarations"]], "The package with clocks and tiles": [[76, "the-package-with-clocks-and-tiles"]], "Routing to the xTAG": [[76, "routing-to-the-xtag"]], "Boot device": [[76, "boot-device"]], "JTAG connectivity": [[76, "jtag-connectivity"]], "A board with a package with two nodes": [[76, "a-board-with-a-package-with-two-nodes"]], "xSCOPE target library": [[73, "xscope-target-library"]], "Configuration API": [[73, "configuration-api"]], "Tracing API": [[73, "tracing-api"]], "xSCOPE command line options": [[70, "xscope-command-line-options"]], "xcc options": [[70, "xcc-options"]], "xrun options": [[70, "xrun-options"], [70, "id2"]], "xgdbserver options": [[70, "xgdbserver-options"], [70, "id3"]], "Using XMOS Makefiles to create binary libraries": [[66, "using-xmos-makefiles-to-create-binary-libraries"]], "The module Makefile": [[66, "the-module-makefile"]], "Using the module": [[66, "using-the-module"]], "xSCOPE": [[69, "xscope"]], "Related": [[69, "related"]], "xSCOPE FAQ": [[69, "xscope-faq"]], "Common & Known Issues": [[69, "common-known-issues"]], "Add support for a new flash device": [[74, "add-support-for-a-new-flash-device"]], "Libflash device ID": [[74, "libflash-device-id"]], "Page size and number of pages": [[74, "page-size-and-number-of-pages"]], "Address size": [[74, "address-size"]], "Table 4 of M25P10-A datasheet": [[74, "id1"]], "Clock divider": [[74, "clock-divider"]], "Table 18 of M25P10-A datasheet (first four entries only).": [[74, "id2"]], "Read device ID": [[74, "read-device-id"]], "Table 5 of M25P10-A datasheet": [[74, "id3"]], "Sector erase": [[74, "sector-erase"]], "Write enable/disable": [[74, "write-enable-disable"]], "Memory protection": [[74, "memory-protection"]], "Table 2 of M25P10-A datasheet": [[74, "id5"]], "Programming command": [[74, "programming-command"]], "Table 7 of F25L004A datasheet.": [[74, "id7"]], "Read data": [[74, "read-data"]], "Sector information": [[74, "sector-information"]], "Table 2 of A25L80P datasheet": [[74, "id8"]], "Status register bits": [[74, "status-register-bits"]], "Quad enable bit": [[74, "quad-enable-bit"]], "Quad Enable method": [[74, "id9"]], "SFDP": [[74, "sfdp"]], "Select a flash device": [[74, "select-a-flash-device"]], "xSCOPE performance figures": [[72, "xscope-performance-figures"]], "Transfer rates between the xCORE Tile and XTAG-3 or XTAG-4": [[72, "transfer-rates-between-the-xcore-tile-and-xtag-3-or-xtag-4"]], "xSCOPE performance figures for xCONNECT Link with 5-cycle intra-token delay": [[72, "id2"]], "Transfer rates between the XTAG-3 or XTAG-4 and Host PC": [[72, "transfer-rates-between-the-xtag-3-or-xtag-4-and-host-pc"]], "Host/target data throughput benchmarks": [[72, "host-target-data-throughput-benchmarks"]], "xSCOPE throughput": [[72, "id3"]], "Safeguard IP and device authenticity": [[80, "safeguard-ip-and-device-authenticity"]], "The xCORE AES module": [[80, "the-xcore-aes-module"]], "Develop with the AES module enabled": [[80, "develop-with-the-aes-module-enabled"]], "Production flash programming flow": [[80, "production-flash-programming-flow"]], "Production OTP programming flow": [[80, "production-otp-programming-flow"]], "Security implications of application design": [[80, "security-implications-of-application-design"]], "Key target-based features": [[85, "key-target-based-features"]], "Targets": [[85, "targets"]], "xTAG": [[85, "xtag"]], "xTAG v3.0": [[85, "xtag-v3-0"]], "xTAG v4.0": [[85, "xtag-v4-0"]], "Using xTAGs with Windows hosts": [[85, "using-xtags-with-windows-hosts"]], "Host tools": [[85, "host-tools"]], "xrun": [[85, "xrun"]], "List the attached xTAGs": [[85, "list-the-attached-xtags"]], "Launching a target program": [[85, "launching-a-target-program"]], "xgdb": [[85, "xgdb"]], "Debugging a target program": [[85, "debugging-a-target-program"]], "Attaching to a target": [[85, "attaching-to-a-target"]], "Target interaction": [[85, "target-interaction"]], "Debug mode": [[85, "debug-mode"]], "Exceptions": [[85, "exceptions"]], "Launch with xrun": [[85, "launch-with-xrun"]], "Termination": [[85, "termination"]], "Host-IO": [[85, "host-io"]], "Reduced-overhead print functions": [[85, "reduced-overhead-print-functions"]], "Syscall host-IO": [[85, "syscall-host-io"]], "Host-IO via the xCONNECT link (xSCOPE)": [[85, "host-io-via-the-xconnect-link-xscope"]], "xSCOPE APIs": [[85, "xscope-apis"]], "User-supplied host program": [[85, "user-supplied-host-program"]], "Structure of the host program": [[85, "structure-of-the-host-program"]], "Example host program and target programs": [[85, "example-host-program-and-target-programs"]], "Compile": [[85, "compile"]], "Run": [[85, "run"]], "Host program": [[85, "host-program"]], "Target program": [[85, "target-program"]], "Specifying a port number for xgdb and the user host program": [[85, "specifying-a-port-number-for-xgdb-and-the-user-host-program"]], "Allow xgdb to choose a port number and bind - avoiding a race condition": [[85, "allow-xgdb-to-choose-a-port-number-and-bind-avoiding-a-race-condition"]], "Sample-based profiling of the target program": [[85, "sample-based-profiling-of-the-target-program"]], "Capturing the sample data": [[85, "capturing-the-sample-data"]], "Analysing the profile data": [[85, "analysing-the-profile-data"]], "Profiling a target program which boots from flash": [[85, "profiling-a-target-program-which-boots-from-flash"]], "Target errors and warnings": [[85, "target-errors-and-warnings"]], "xSCOPE not supported": [[85, "xscope-not-supported"]], "Failure to parse XN file": [[85, "failure-to-parse-xn-file"]], "Command examples": [[85, "command-examples"]], "XGDB examples": [[85, "xgdb-examples"]], "Load and run a program": [[85, "load-and-run-a-program"]], "Breakpoints": [[85, "breakpoints"]], "Watchpoints": [[85, "watchpoints"]], "Attaching to a running target": [[85, "attaching-to-a-running-target"]], "Attaching to a running target and capture data to generate a sample-based profiling report": [[85, "attaching-to-a-running-target-and-capture-data-to-generate-a-sample-based-profiling-report"]], "xrun examples": [[85, "xrun-examples"]], "Listing available xTAGs": [[85, "listing-available-xtags"]], "Dump the target state": [[85, "dump-the-target-state"]], "Reboot an xTAG which fails to respond": [[85, "reboot-an-xtag-which-fails-to-respond"]], "Using software-defined memory": [[81, "using-software-defined-memory"]], "Level 1 cache": [[81, "level-1-cache"], [79, "level-1-cache"]], "Application implementation": [[81, "application-implementation"]], "XTC Tools built-in support for flash storage": [[81, "xtc-tools-built-in-support-for-flash-storage"]], "Compiling for software-defined memory": [[81, "compiling-for-software-defined-memory"]], "Fill handler example": [[81, "fill-handler-example"]], "Evict handler example": [[81, "evict-handler-example"]], "Using xrun and xgdb": [[81, "using-xrun-and-xgdb"]], "Using LPDDR": [[79, "using-lpddr"]], "Accessing LPDDR in an application": [[79, "accessing-lpddr-in-an-application"]], "Compiling for external memory (LPDDR) and software-defined memory": [[79, "compiling-for-external-memory-lpddr-and-software-defined-memory"]], "Scheme 1: the general case: all objects may be accessed directly": [[79, "scheme-1-the-general-case-all-objects-may-be-accessed-directly"]], "Scheme 2: access objects in LPDDR or software-defined memory via pointers": [[79, "scheme-2-access-objects-in-lpddr-or-software-defined-memory-via-pointers"]], "external.c": [[79, "external-c"]], "external.h": [[79, "external-h"]], "main.c": [[79, "main-c"]], "Hardware setup": [[79, "hardware-setup"]], "LPDDR clock frequency specification": [[79, "lpddr-clock-frequency-specification"]], "Using the primary (system) PLL": [[79, "using-the-primary-system-pll"]], "Using the secondary PLL": [[79, "using-the-secondary-pll"]], "Building an example": [[86, "building-an-example"]], "Copy the example": [[86, "copy-the-example"]], "Starting VS Code": [[86, "starting-vs-code"]], "Setup VS Code to use XCommon CMake": [[86, "setup-vs-code-to-use-xcommon-cmake"]], "Install the CMake Tools extension": [[86, "install-the-cmake-tools-extension"]], "Install the Task Runner extension": [[86, "install-the-task-runner-extension"]], "Configure the example": [[86, "configure-the-example"]], "Build the example": [[86, "build-the-example"]], "Running the example": [[86, "running-the-example"]], "Flashing the example": [[86, "flashing-the-example"]], "Using the TERMINAL": [[86, "using-the-terminal"]], "Using VS Code": [[87, "using-vs-code"]], "Working with targets": [[84, "working-with-targets"]], "Understanding XE files and how they are loaded": [[82, "understanding-xe-files-and-how-they-are-loaded"]], "Prepare an XE file": [[82, "prepare-an-xe-file"]], "Examine the XE file": [[82, "examine-the-xe-file"]], "Load and execute the XE file": [[82, "load-and-execute-the-xe-file"]], "Design and manufacture systems with flash memory": [[77, "design-and-manufacture-systems-with-flash-memory"]], "Boot a program from flash memory": [[77, "boot-a-program-from-flash-memory"]], "Generate a flash image for manufacture": [[77, "generate-a-flash-image-for-manufacture"]], "Perform an in-field upgrade": [[77, "perform-an-in-field-upgrade"]], "Write a program that upgrades itself using Quad SPI devices": [[77, "write-a-program-that-upgrades-itself-using-quad-spi-devices"]], "Build and deploy the upgrader": [[77, "build-and-deploy-the-upgrader"]], "Write a program that upgrades itself using SPI devices": [[77, "write-a-program-that-upgrades-itself-using-spi-devices"]], "Customize the flash loader": [[77, "customize-the-flash-loader"]], "Build the loader and write to flash": [[77, "build-the-loader-and-write-to-flash"]], "Build with additional images and create a binary flash file": [[77, "build-with-additional-images-and-create-a-binary-flash-file"]], "Reading the numerical and string identifiers in a flash image": [[77, "reading-the-numerical-and-string-identifiers-in-a-flash-image"]], "Tools and target features": [[78, "tools-and-target-features"]], "Using XSIM": [[83, "using-xsim"]], "Which tile is my code running on?": [[83, "which-tile-is-my-code-running-on"]], "Using XScope during simulation": [[83, "using-xscope-during-simulation"]], "List of devices natively supported by libquadflash": [[60, "list-of-devices-natively-supported-by-libquadflash"]], "Examples of flash devices compatible with libquadflash": [[60, "id1"]], "XS2 definitions": [[62, "xs2-definitions"]], "Processor state registers": [[62, "processor-state-registers"], [63, "processor-state-registers"]], "Processor switch registers": [[62, "processor-switch-registers"], [63, "processor-switch-registers"]], "System switch pegisters": [[62, "system-switch-pegisters"]], "Register bitfields": [[62, "register-bitfields"], [63, "register-bitfields"]], "Miscellaneous definitions": [[62, "miscellaneous-definitions"], [63, "miscellaneous-definitions"]], "Port definitions": [[62, "port-definitions"], [63, "port-definitions"]], "List of devices natively supported by libflash": [[58, "list-of-devices-natively-supported-by-libflash"]], "List of flash devices supported natively by libflash": [[58, "id1"]], "lib_otp": [[55, "lib-otp"]], "lib_xs1": [[61, "lib-xs1"]], "Platform Defines": [[61, null]], "API details": [[61, "api-details"], [56, "api-details"]], "xs1.h": [[61, "xs1-h"]], "libflash API": [[57, "libflash-api"]], "General operations": [[57, "general-operations"], [59, "general-operations"]], "Boot partition functions": [[57, "boot-partition-functions"], [59, "boot-partition-functions"]], "Data partition functions": [[57, "data-partition-functions"], [59, "data-partition-functions"]], "Page-level functions": [[57, "page-level-functions"], [59, "page-level-functions"]], "Sector-level functions": [[57, "sector-level-functions"], [59, "sector-level-functions"]], "lib_xcore": [[56, "lib-xcore"]], "xcore/assert.h": [[56, "xcore-assert-h"]], "xcore/chanend.h": [[56, "xcore-chanend-h"]], "xcore/channel_streaming.h": [[56, "xcore-channel-streaming-h"]], "xcore/channel_transaction.h": [[56, "xcore-channel-transaction-h"]], "xcore/channel.h": [[56, "xcore-channel-h"]], "xcore/clock.h": [[56, "xcore-clock-h"]], "xcore/hwtimer.h": [[56, "xcore-hwtimer-h"]], "xcore/interrupt_wrappers.h": [[56, "xcore-interrupt-wrappers-h"]], "xcore/interrupt.h": [[56, "xcore-interrupt-h"]], "xcore/lock.h": [[56, "xcore-lock-h"]], "xcore/minicache.h": [[56, "xcore-minicache-h"]], "xcore/parallel.h": [[56, "xcore-parallel-h"]], "xcore/port_protocol.h": [[56, "xcore-port-protocol-h"]], "xcore/port.h": [[56, "xcore-port-h"]], "xcore/select.h": [[56, "xcore-select-h"]], "xcore/swmem_evict.h": [[56, "xcore-swmem-evict-h"]], "xcore/swmem_fill.h": [[56, "xcore-swmem-fill-h"]], "xcore/thread.h": [[56, "xcore-thread-h"]], "xcore/triggerable.h": [[56, "xcore-triggerable-h"]], "libquadflash API": [[59, "libquadflash-api"]], "XS3 definitions": [[63, "xs3-definitions"]], "System switch registers": [[63, "system-switch-registers"]], "Transitioning from older tools releases": [[64, "transitioning-from-older-tools-releases"]], "Programming language": [[64, "programming-language"]], "Existing applications using XC": [[64, "existing-applications-using-xc"]], "New applications": [[64, "new-applications"]], "Graphical IDE": [[64, "graphical-ide"]], "Migrating existing projects": [[64, "migrating-existing-projects"]], "Flash-related changes": [[64, "flash-related-changes"]], "XFLASH option changes": [[64, "xflash-option-changes"]], "XFLASH upgrade image guidance": [[64, "xflash-upgrade-image-guidance"]], "OTP-related changes": [[64, "otp-related-changes"]], "xTAG adapters": [[64, "xtag-adapters"]], "XCOMMON build system": [[65, "xcommon-build-system"]]}, "indexentries": {"--adapter-id": [[39, "cmdoption-xburn-adapter-id"], [41, "cmdoption-xflash-adapter-id"], [43, "cmdoption-xgdbserver-adapter-id"], [46, "cmdoption-xrun-adapter-id"]], "--dump-otp-images": [[39, "cmdoption-xburn-dump-otp-images"]], "--dump-otp-spec": [[39, "cmdoption-xburn-dump-otp-spec"]], "--enable-global-debug": [[39, "cmdoption-xburn-enable-global-debug"]], "--enable-jtag": [[39, "cmdoption-xburn-enable-jtag"]], "--enable-master-lock": [[39, "cmdoption-xburn-enable-master-lock"]], "--enable-otp-boot": [[39, "cmdoption-xburn-enable-otp-boot"]], "--enable-secure-config-access": [[39, "cmdoption-xburn-enable-secure-config-access"]], "--force": [[39, "cmdoption-xburn-force"], [41, "cmdoption-xflash-force"]], "--genkey": [[39, "cmdoption-xburn-genkey"]], "--help": [[39, "cmdoption-xburn-help"], [40, "cmdoption-xcc-help"], [41, "cmdoption-xflash-help"], [42, "cmdoption-xgdb-help"], [43, "cmdoption-xgdbserver-h"], [44, "cmdoption-xmake-help"], [45, "cmdoption-xobjdump-help"], [46, "cmdoption-xrun-help"], [47, "cmdoption-xsim-help"]], "--id": [[39, "cmdoption-xburn-id"], [41, "cmdoption-xflash-id"], [46, "cmdoption-xrun-id"]], "--jtag-speed": [[39, "cmdoption-xburn-jtag-speed"], [41, "cmdoption-xflash-jtag-speed"], [43, "cmdoption-xgdbserver-jtag-speed"], [46, "cmdoption-xrun-jtag-speed"]], "--list-devices": [[39, "cmdoption-xburn-list-devices"], [41, "cmdoption-xflash-list-devices"], [43, "cmdoption-xgdbserver-list-devices"], [46, "cmdoption-xrun-list-devices"]], "--lock": [[39, "cmdoption-xburn-lock"]], "--make-exec": [[39, "cmdoption-xburn-make-exec"], [41, "cmdoption-xflash-make-exec"]], "--outfile": [[39, "cmdoption-xburn-outfile"], [41, "cmdoption-xflash-outfile"]], "--read": [[39, "cmdoption-xburn-read"]], "--size-limit": [[39, "cmdoption-xburn-size-limit"]], "--spi-div": [[39, "cmdoption-xburn-spi-div"], [41, "cmdoption-xflash-spi-div"]], "--target": [[39, "cmdoption-xburn-target"], [41, "cmdoption-xflash-target"]], "--target-file": [[39, "cmdoption-xburn-target-file"], [41, "cmdoption-xflash-target-file"]], "--version": [[39, "cmdoption-xburn-version"], [40, "cmdoption-xcc-version"], [41, "cmdoption-xflash-version"], [43, "cmdoption-xgdbserver-version"], [45, "cmdoption-xobjdump-version"], [46, "cmdoption-xrun-version"], [47, "cmdoption-xsim-version"]], "-f": [[39, "cmdoption-xburn-force"], [41, "cmdoption-xflash-force"]], "-h": [[39, "cmdoption-xburn-help"], [41, "cmdoption-xflash-help"], [43, "cmdoption-xgdbserver-h"], [44, "cmdoption-xmake-help"]], "-l": [[39, "cmdoption-xburn-list-devices"], [40, "cmdoption-xcc-L"], [40, "cmdoption-xcc-l"], [41, "cmdoption-xflash-list-devices"], [46, "cmdoption-xrun-list-devices"]], "-o": [[39, "cmdoption-xburn-outfile"], [40, "cmdoption-xcc-O"], [40, "cmdoption-xcc-o"], [41, "cmdoption-xflash-outfile"], [45, "cmdoption-xobjdump-o"]], "<csv-file>": [[39, "cmdoption-xburn-arg-csv-file"]], "<otp-file>": [[39, "cmdoption-xburn-arg-otp-file"]], "<xe-file>": [[39, "cmdoption-xburn-arg-xe-file"], [47, "cmdoption-xsim-arg-xe-file"]], "xcc_device_path": [[39, "index-0"], [40, "envvar-XCC_DEVICE_PATH"], [41, "index-0"]], "environment variable": [[39, "index-0"], [40, "envvar-XCC_ASSEMBLER_INCLUDE_PATH"], [40, "envvar-XCC_CPLUS_INCLUDE_PATH"], [40, "envvar-XCC_C_INCLUDE_PATH"], [40, "envvar-XCC_DEFAULT_TARGET"], [40, "envvar-XCC_DEVICE_PATH"], [40, "envvar-XCC_EXEC_PREFIX"], [40, "envvar-XCC_INCLUDE_PATH"], [40, "envvar-XCC_LIBRARY_PATH"], [40, "envvar-XCC_TARGET_PATH"], [40, "envvar-XCC_XC_INCLUDE_PATH"], [40, "index-0"], [40, "index-1"], [40, "index-2"], [41, "index-0"], [42, "envvar-NO_COLOR"], [43, "envvar-XDBG_LOG_LEVEL"]], "xburn command line option": [[39, "cmdoption-xburn-adapter-id"], [39, "cmdoption-xburn-arg-csv-file"], [39, "cmdoption-xburn-arg-otp-file"], [39, "cmdoption-xburn-arg-xe-file"], [39, "cmdoption-xburn-dump-otp-images"], [39, "cmdoption-xburn-dump-otp-spec"], [39, "cmdoption-xburn-enable-global-debug"], [39, "cmdoption-xburn-enable-jtag"], [39, "cmdoption-xburn-enable-master-lock"], [39, "cmdoption-xburn-enable-otp-boot"], [39, "cmdoption-xburn-enable-secure-config-access"], [39, "cmdoption-xburn-force"], [39, "cmdoption-xburn-genkey"], [39, "cmdoption-xburn-help"], [39, "cmdoption-xburn-id"], [39, "cmdoption-xburn-jtag-speed"], [39, "cmdoption-xburn-list-devices"], [39, "cmdoption-xburn-lock"], [39, "cmdoption-xburn-make-exec"], [39, "cmdoption-xburn-outfile"], [39, "cmdoption-xburn-read"], [39, "cmdoption-xburn-size-limit"], [39, "cmdoption-xburn-spi-div"], [39, "cmdoption-xburn-target"], [39, "cmdoption-xburn-target-file"], [39, "cmdoption-xburn-version"]], "-###": [[40, "cmdoption-xcc-2"]], "-d": [[40, "cmdoption-xcc-5"], [40, "cmdoption-xcc-D"], [45, "cmdoption-xobjdump-disassemble-all"], [45, "cmdoption-xobjdump-disassemble"]], "-e": [[40, "cmdoption-xcc-4"], [40, "cmdoption-xcc-E"]], "-i": [[40, "cmdoption-xcc-I"]], "-md": [[40, "cmdoption-xcc-MD"]], "-mf": [[40, "cmdoption-xcc-MF"]], "-mmd": [[40, "cmdoption-xcc-MMD"]], "-mp": [[40, "cmdoption-xcc-MP"]], "-mt": [[40, "cmdoption-xcc-MT"]], "-o0": [[40, "cmdoption-xcc-O0"]], "-o1": [[40, "cmdoption-xcc-O"]], "-o2": [[40, "cmdoption-xcc-O2"]], "-o3": [[40, "cmdoption-xcc-O3"]], "-os": [[40, "cmdoption-xcc-Os"]], "-s": [[40, "cmdoption-xcc-S"], [40, "cmdoption-xcc-6"], [43, "cmdoption-xgdbserver-s"], [45, "cmdoption-xobjdump-source"], [45, "cmdoption-xobjdump-split"]], "-u": [[40, "cmdoption-xcc-U"]], "-w": [[40, "cmdoption-xcc-Wextra"], [40, "cmdoption-xcc-w"]], "-wall": [[40, "cmdoption-xcc-Wall"]], "-wbidirectional-buffered-port": [[40, "cmdoption-xcc-Wbidirectional-buffered-port"]], "-wchar-subscripts": [[40, "cmdoption-xcc-Wchar-subscripts"]], "-wcomment": [[40, "cmdoption-xcc-Wcomment"]], "-wconversion": [[40, "cmdoption-xcc-Wconversion"]], "-wdiv-by-zero": [[40, "cmdoption-xcc-Wdiv-by-zero"]], "-werror": [[40, "cmdoption-xcc-3"], [40, "cmdoption-xcc-Werror"]], "-wextra": [[40, "cmdoption-xcc-Wextra"]], "-wfloat-equal": [[40, "cmdoption-xcc-Wfloat-equal"]], "-wimplicit-int": [[40, "cmdoption-xcc-Wimplicit-int"]], "-wlarger-than-<len>": [[40, "cmdoption-xcc-Wlarger-than-len"]], "-wm,<option>": [[40, "cmdoption-xcc-Wm-option"]], "-wmain": [[40, "cmdoption-xcc-Wmain"]], "-wmissing-braces": [[40, "cmdoption-xcc-Wmissing-braces"]], "-wpadded": [[40, "cmdoption-xcc-Wpadded"]], "-wparentheses": [[40, "cmdoption-xcc-Wparentheses"]], "-wreinterpret-alignment": [[40, "cmdoption-xcc-Wreinterpret-alignment"]], "-wreturn-type": [[40, "cmdoption-xcc-Wreturn-type"]], "-wshadow": [[40, "cmdoption-xcc-Wshadow"]], "-wsign-compare": [[40, "cmdoption-xcc-Wsign-compare"]], "-wswitch-default": [[40, "cmdoption-xcc-Wswitch-default"]], "-wswitch-fallthrough": [[40, "cmdoption-xcc-Wswitch-fallthrough"]], "-wsystem-headers": [[40, "cmdoption-xcc-Wsystem-headers"]], "-wtiming": [[40, "cmdoption-xcc-Wtiming"]], "-wtiming-syntax": [[40, "cmdoption-xcc-Wtiming-syntax"]], "-wundef": [[40, "cmdoption-xcc-Wundef"]], "-wunused": [[40, "cmdoption-xcc-Wunused"]], "-wunused-function": [[40, "cmdoption-xcc-Wunused-function"]], "-wunused-parameter": [[40, "cmdoption-xcc-Wunused-parameter"]], "-wunused-variable": [[40, "cmdoption-xcc-Wunused-variable"]], "-xmapper": [[40, "cmdoption-xcc-Xmapper"]], "-c": [[40, "cmdoption-xcc-c"]], "-default-clkblk": [[40, "cmdoption-xcc-default-clkblk"]], "-dumpmachine": [[40, "cmdoption-xcc-dumpmachine"]], "-dumpversion": [[40, "cmdoption-xcc-dumpversion"]], "-fcmdline-buffer-bytes": [[40, "cmdoption-xcc-fcmdline-buffer-bytes"]], "-finline-functions": [[40, "cmdoption-xcc-finline-functions"]], "-foverlay": [[40, "cmdoption-xcc-0"], [40, "cmdoption-xcc-1"], [40, "cmdoption-xcc-foverlay"]], "-fresource-checks": [[40, "cmdoption-xcc-fresource-checks"]], "-fschedule": [[40, "cmdoption-xcc-fschedule"]], "-fsubword-select": [[40, "cmdoption-xcc-fsubword-select"]], "-fsyntax-only": [[40, "cmdoption-xcc-fsyntax-only"]], "-funroll-loops": [[40, "cmdoption-xcc-funroll-loops"]], "-fverbose-asm": [[40, "cmdoption-xcc-fverbose-asm"]], "-fxscope": [[40, "cmdoption-xcc-fxscope"]], "-g": [[40, "cmdoption-xcc-g"]], "-iquote": [[40, "cmdoption-xcc-iquote"]], "-isystem": [[40, "cmdoption-xcc-isystem"]], "-mcmodel": [[40, "cmdoption-xcc-mcmodel"]], "-nodefaultlibs": [[40, "cmdoption-xcc-nodefaultlibs"]], "-nostartfiles": [[40, "cmdoption-xcc-nostartfiles"]], "-nostdlib": [[40, "cmdoption-xcc-nostdlib"]], "-pass-exit-codes": [[40, "cmdoption-xcc-pass-exit-codes"]], "-print-boards": [[40, "cmdoption-xcc-print-boards"]], "-print-multi-lib": [[40, "cmdoption-xcc-print-multi-lib"]], "-print-targets": [[40, "cmdoption-xcc-print-targets"]], "-report": [[40, "cmdoption-xcc-report"]], "-save-temps": [[40, "cmdoption-xcc-save-temps"]], "-std": [[40, "cmdoption-xcc-std"]], "-target": [[40, "cmdoption-xcc-target"]], "-v": [[40, "cmdoption-xcc-v"], [41, "cmdoption-xflash-verbose"]], "-x": [[40, "cmdoption-xcc-x"], [42, "cmdoption-xgdb-x"]], "xcc_assembler_include_path": [[40, "envvar-XCC_ASSEMBLER_INCLUDE_PATH"]], "xcc_cplus_include_path": [[40, "envvar-XCC_CPLUS_INCLUDE_PATH"]], "xcc_c_include_path": [[40, "envvar-XCC_C_INCLUDE_PATH"]], "xcc_default_target": [[40, "envvar-XCC_DEFAULT_TARGET"], [40, "index-0"]], "xcc_exec_prefix": [[40, "envvar-XCC_EXEC_PREFIX"]], "xcc_include_path": [[40, "envvar-XCC_INCLUDE_PATH"]], "xcc_library_path": [[40, "envvar-XCC_LIBRARY_PATH"]], "xcc_target_path": [[40, "envvar-XCC_TARGET_PATH"], [40, "index-1"], [40, "index-2"]], "xcc_xc_include_path": [[40, "envvar-XCC_XC_INCLUDE_PATH"]], "xcc command line option": [[40, "cmdoption-xcc-0"], [40, "cmdoption-xcc-1"], [40, "cmdoption-xcc-2"], [40, "cmdoption-xcc-3"], [40, "cmdoption-xcc-4"], [40, "cmdoption-xcc-5"], [40, "cmdoption-xcc-6"], [40, "cmdoption-xcc-D"], [40, "cmdoption-xcc-E"], [40, "cmdoption-xcc-I"], [40, "cmdoption-xcc-L"], [40, "cmdoption-xcc-MD"], [40, "cmdoption-xcc-MF"], [40, "cmdoption-xcc-MMD"], [40, "cmdoption-xcc-MP"], [40, "cmdoption-xcc-MT"], [40, "cmdoption-xcc-O"], [40, "cmdoption-xcc-O0"], [40, "cmdoption-xcc-O2"], [40, "cmdoption-xcc-O3"], [40, "cmdoption-xcc-Os"], [40, "cmdoption-xcc-S"], [40, "cmdoption-xcc-U"], [40, "cmdoption-xcc-Wall"], [40, "cmdoption-xcc-Wbidirectional-buffered-port"], [40, "cmdoption-xcc-Wchar-subscripts"], [40, "cmdoption-xcc-Wcomment"], [40, "cmdoption-xcc-Wconversion"], [40, "cmdoption-xcc-Wdiv-by-zero"], [40, "cmdoption-xcc-Werror"], [40, "cmdoption-xcc-Wextra"], [40, "cmdoption-xcc-Wfloat-equal"], [40, "cmdoption-xcc-Wimplicit-int"], [40, "cmdoption-xcc-Wlarger-than-len"], [40, "cmdoption-xcc-Wm-option"], [40, "cmdoption-xcc-Wmain"], [40, "cmdoption-xcc-Wmissing-braces"], [40, "cmdoption-xcc-Wpadded"], [40, "cmdoption-xcc-Wparentheses"], [40, "cmdoption-xcc-Wreinterpret-alignment"], [40, "cmdoption-xcc-Wreturn-type"], [40, "cmdoption-xcc-Wshadow"], [40, "cmdoption-xcc-Wsign-compare"], [40, "cmdoption-xcc-Wswitch-default"], [40, "cmdoption-xcc-Wswitch-fallthrough"], [40, "cmdoption-xcc-Wsystem-headers"], [40, "cmdoption-xcc-Wtiming"], [40, "cmdoption-xcc-Wtiming-syntax"], [40, "cmdoption-xcc-Wundef"], [40, "cmdoption-xcc-Wunused"], [40, "cmdoption-xcc-Wunused-function"], [40, "cmdoption-xcc-Wunused-parameter"], [40, "cmdoption-xcc-Wunused-variable"], [40, "cmdoption-xcc-Xmapper"], [40, "cmdoption-xcc-c"], [40, "cmdoption-xcc-default-clkblk"], [40, "cmdoption-xcc-dumpmachine"], [40, "cmdoption-xcc-dumpversion"], [40, "cmdoption-xcc-fcmdline-buffer-bytes"], [40, "cmdoption-xcc-finline-functions"], [40, "cmdoption-xcc-foverlay"], [40, "cmdoption-xcc-fresource-checks"], [40, "cmdoption-xcc-fschedule"], [40, "cmdoption-xcc-fsubword-select"], [40, "cmdoption-xcc-fsyntax-only"], [40, "cmdoption-xcc-funroll-loops"], [40, "cmdoption-xcc-fverbose-asm"], [40, "cmdoption-xcc-fxscope"], [40, "cmdoption-xcc-g"], [40, "cmdoption-xcc-help"], [40, "cmdoption-xcc-iquote"], [40, "cmdoption-xcc-isystem"], [40, "cmdoption-xcc-l"], [40, "cmdoption-xcc-mcmodel"], [40, "cmdoption-xcc-nodefaultlibs"], [40, "cmdoption-xcc-nostartfiles"], [40, "cmdoption-xcc-nostdlib"], [40, "cmdoption-xcc-o"], [40, "cmdoption-xcc-pass-exit-codes"], [40, "cmdoption-xcc-print-boards"], [40, "cmdoption-xcc-print-multi-lib"], [40, "cmdoption-xcc-print-targets"], [40, "cmdoption-xcc-report"], [40, "cmdoption-xcc-save-temps"], [40, "cmdoption-xcc-std"], [40, "cmdoption-xcc-target"], [40, "cmdoption-xcc-v"], [40, "cmdoption-xcc-version"], [40, "cmdoption-xcc-w"], [40, "cmdoption-xcc-x"]], "--analyze": [[41, "cmdoption-xflash-analyze"]], "--boot-partition-size": [[41, "cmdoption-xflash-boot-partition-size"]], "--data": [[41, "cmdoption-xflash-data"]], "--disable-otp": [[41, "cmdoption-xflash-disable-otp"]], "--enable-otp": [[41, "cmdoption-xflash-enable-otp"]], "--erase-all": [[41, "cmdoption-xflash-erase-all"]], "--factory": [[41, "cmdoption-xflash-factory"]], "--factory-version": [[41, "cmdoption-xflash-factory-version"]], "--force-jtag": [[41, "cmdoption-xflash-force-jtag"]], "--force-pll-reset": [[41, "cmdoption-xflash-force-pll-reset"]], "--force-xscope": [[41, "cmdoption-xflash-force-xscope"]], "--idnum": [[41, "cmdoption-xflash-idnum"]], "--idstr": [[41, "cmdoption-xflash-idstr"]], "--image-search-address": [[41, "cmdoption-xflash-image-search-address"]], "--image-search-page": [[41, "cmdoption-xflash-image-search-page"]], "--image-search-sector": [[41, "cmdoption-xflash-image-search-sector"]], "--key": [[41, "cmdoption-xflash-key"]], "--load-format": [[41, "cmdoption-xflash-load-format"]], "--load-offset": [[41, "cmdoption-xflash-load-offset"]], "--load-size": [[41, "cmdoption-xflash-load-size"]], "--loader": [[41, "cmdoption-xflash-loader"]], "--no-reporting": [[41, "cmdoption-xflash-no-reporting"]], "--no-reset-on-write": [[41, "cmdoption-xflash-no-reset-on-write"]], "--no-verify-on-write": [[41, "cmdoption-xflash-no-verify-on-write"]], "--noinq": [[41, "cmdoption-xflash-noinq"]], "--quad-spi-clock": [[41, "cmdoption-xflash-quad-spi-clock"]], "--read-all": [[41, "cmdoption-xflash-read-all"]], "--spi-cmd": [[41, "cmdoption-xflash-spi-command"]], "--spi-command": [[41, "cmdoption-xflash-spi-command"]], "--spi-interactive": [[41, "cmdoption-xflash-spi-interactive"]], "--spi-read-id": [[41, "cmdoption-xflash-spi-read-id"]], "--spi-read-status": [[41, "cmdoption-xflash-spi-read-status"]], "--spi-spec": [[41, "cmdoption-xflash-spi-spec"]], "--upgrade": [[41, "cmdoption-xflash-upgrade"]], "--verbose": [[41, "cmdoption-xflash-verbose"], [46, "cmdoption-xrun-verbose"]], "--write-all": [[41, "cmdoption-xflash-write-all"]], "-k": [[41, "cmdoption-xflash-key"]], "xflash command line option": [[41, "cmdoption-xflash-adapter-id"], [41, "cmdoption-xflash-analyze"], [41, "cmdoption-xflash-boot-partition-size"], [41, "cmdoption-xflash-data"], [41, "cmdoption-xflash-disable-otp"], [41, "cmdoption-xflash-enable-otp"], [41, "cmdoption-xflash-erase-all"], [41, "cmdoption-xflash-factory"], [41, "cmdoption-xflash-factory-version"], [41, "cmdoption-xflash-force"], [41, "cmdoption-xflash-force-jtag"], [41, "cmdoption-xflash-force-pll-reset"], [41, "cmdoption-xflash-force-xscope"], [41, "cmdoption-xflash-help"], [41, "cmdoption-xflash-id"], [41, "cmdoption-xflash-idnum"], [41, "cmdoption-xflash-idstr"], [41, "cmdoption-xflash-image-search-address"], [41, "cmdoption-xflash-image-search-page"], [41, "cmdoption-xflash-image-search-sector"], [41, "cmdoption-xflash-jtag-speed"], [41, "cmdoption-xflash-key"], [41, "cmdoption-xflash-list-devices"], [41, "cmdoption-xflash-load-format"], [41, "cmdoption-xflash-load-offset"], [41, "cmdoption-xflash-load-size"], [41, "cmdoption-xflash-loader"], [41, "cmdoption-xflash-make-exec"], [41, "cmdoption-xflash-no-reporting"], [41, "cmdoption-xflash-no-reset-on-write"], [41, "cmdoption-xflash-no-verify-on-write"], [41, "cmdoption-xflash-noinq"], [41, "cmdoption-xflash-outfile"], [41, "cmdoption-xflash-quad-spi-clock"], [41, "cmdoption-xflash-read-all"], [41, "cmdoption-xflash-spi-command"], [41, "cmdoption-xflash-spi-div"], [41, "cmdoption-xflash-spi-interactive"], [41, "cmdoption-xflash-spi-read-id"], [41, "cmdoption-xflash-spi-read-status"], [41, "cmdoption-xflash-spi-spec"], [41, "cmdoption-xflash-target"], [41, "cmdoption-xflash-target-file"], [41, "cmdoption-xflash-upgrade"], [41, "cmdoption-xflash-verbose"], [41, "cmdoption-xflash-version"], [41, "cmdoption-xflash-write-all"]], "--args": [[42, "cmdoption-xgdb-args"], [43, "cmdoption-xgdbserver-args"], [46, "cmdoption-xrun-args"], [47, "cmdoption-xsim-args"]], "--batch": [[42, "cmdoption-xgdb-batch"]], "--return-child-result": [[42, "cmdoption-xgdb-return-child-result"]], "-ex": [[42, "cmdoption-xgdb-ex"]], "gdb command": [[42, "gdb-cmd-apropos"], [42, "gdb-cmd-attach"], [42, "gdb-cmd-awatch"], [42, "gdb-cmd-break"], [42, "gdb-cmd-call"], [42, "gdb-cmd-connect"], [42, "gdb-cmd-detach"], [42, "gdb-cmd-get-cosmetic-command"], [42, "gdb-cmd-get-schedule-multiple"], [42, "gdb-cmd-get-scheduler-locking"], [42, "gdb-cmd-get-xcore-catchpoints"], [42, "gdb-cmd-hbreak"], [42, "gdb-cmd-help"], [42, "gdb-cmd-inferior"], [42, "gdb-cmd-info-inferiors"], [42, "gdb-cmd-info-threads"], [42, "gdb-cmd-listdevices"], [42, "gdb-cmd-load"], [42, "gdb-cmd-monitor"], [42, "gdb-cmd-run"], [42, "gdb-cmd-set-cosmetic-command"], [42, "gdb-cmd-set-schedule-multiple"], [42, "gdb-cmd-set-scheduler-locking"], [42, "gdb-cmd-set-xcore-catchpoints"], [42, "gdb-cmd-start"], [42, "gdb-cmd-starti"], [42, "gdb-cmd-thread"], [42, "gdb-cmd-through"], [42, "gdb-cmd-tiaa"], [42, "gdb-cmd-tile"], [42, "gdb-cmd-tile-apply-all"], [42, "gdb-cmd-watch"]], "no_color": [[42, "envvar-NO_COLOR"]], "apropos": [[42, "gdb-cmd-apropos"]], "attach": [[42, "gdb-cmd-attach"]], "awatch": [[42, "gdb-cmd-awatch"]], "break": [[42, "gdb-cmd-break"]], "call": [[42, "gdb-cmd-call"]], "connect": [[42, "gdb-cmd-connect"]], "detach": [[42, "gdb-cmd-detach"]], "get cosmetic-command": [[42, "gdb-cmd-get-cosmetic-command"]], "get schedule-multiple": [[42, "gdb-cmd-get-schedule-multiple"]], "get scheduler-locking": [[42, "gdb-cmd-get-scheduler-locking"]], "get xcore-catchpoints": [[42, "gdb-cmd-get-xcore-catchpoints"]], "hbreak": [[42, "gdb-cmd-hbreak"]], "help": [[42, "gdb-cmd-help"], [43, "monitor-cmd-help"]], "inferior": [[42, "gdb-cmd-inferior"]], "info inferiors": [[42, "gdb-cmd-info-inferiors"]], "info threads": [[42, "gdb-cmd-info-threads"]], "listdevices": [[42, "gdb-cmd-listdevices"]], "load": [[42, "gdb-cmd-load"]], "monitor": [[42, "gdb-cmd-monitor"]], "run": [[42, "gdb-cmd-run"]], "set cosmetic-command": [[42, "gdb-cmd-set-cosmetic-command"]], "set schedule-multiple": [[42, "gdb-cmd-set-schedule-multiple"]], "set scheduler-locking": [[42, "gdb-cmd-set-scheduler-locking"]], "set xcore-catchpoints": [[42, "gdb-cmd-set-xcore-catchpoints"]], "start": [[42, "gdb-cmd-start"]], "starti": [[42, "gdb-cmd-starti"]], "thread": [[42, "gdb-cmd-thread"]], "through": [[42, "gdb-cmd-through"]], "tiaa": [[42, "gdb-cmd-tiaa"]], "tile": [[42, "gdb-cmd-tile"]], "tile apply all": [[42, "gdb-cmd-tile-apply-all"]], "watch": [[42, "gdb-cmd-watch"]], "xgdb command line option": [[42, "cmdoption-xgdb-args"], [42, "cmdoption-xgdb-batch"], [42, "cmdoption-xgdb-ex"], [42, "cmdoption-xgdb-help"], [42, "cmdoption-xgdb-return-child-result"], [42, "cmdoption-xgdb-x"]], "--adapter-index": [[43, "cmdoption-xgdbserver-adapter-index"]], "--backend": [[43, "cmdoption-xgdbserver-b"]], "--gprof": [[43, "cmdoption-xgdbserver-gprof"], [47, "cmdoption-xsim-gprof"]], "--log-file": [[43, "cmdoption-xgdbserver-log-file"]], "--log-level": [[43, "cmdoption-xgdbserver-log-level"]], "--port": [[43, "cmdoption-xgdbserver-p"]], "--portfile": [[43, "cmdoption-xgdbserver-portfile"]], "--reset": [[43, "cmdoption-xgdbserver-reset"]], "--server-timeout": [[43, "cmdoption-xgdbserver-server-timeout"]], "--sim-args": [[43, "cmdoption-xgdbserver-sim-args"]], "--trace": [[43, "cmdoption-xgdbserver-trace"], [47, "cmdoption-xsim-trace"]], "--xe-file": [[43, "cmdoption-xgdbserver-xe-file"]], "--xscope": [[43, "cmdoption-xgdbserver-xscope"], [46, "cmdoption-xrun-xscope"], [47, "cmdoption-xsim-xscope"]], "--xscope-file": [[43, "cmdoption-xgdbserver-xscope-file"], [46, "cmdoption-xrun-xscope-file"]], "--xscope-limit": [[43, "cmdoption-xgdbserver-xscope-limit"], [46, "cmdoption-xrun-xscope-limit"]], "--xscope-port": [[43, "cmdoption-xgdbserver-xscope-port"], [46, "cmdoption-xrun-xscope-port"]], "--xscope-port-blocking": [[43, "cmdoption-xgdbserver-xscope-port-blocking"]], "--xtag": [[43, "cmdoption-xgdbserver-xtag"]], "-b": [[43, "cmdoption-xgdbserver-b"]], "-p": [[43, "cmdoption-xgdbserver-p"]], "xdbg_log_level": [[43, "envvar-XDBG_LOG_LEVEL"]], "xgdbserver monitor command": [[43, "monitor-cmd-args"], [43, "monitor-cmd-coordinates"], [43, "monitor-cmd-help"], [43, "monitor-cmd-pswitch-read"], [43, "monitor-cmd-reset"], [43, "monitor-cmd-resource-read"], [43, "monitor-cmd-sswitch-read"], [43, "monitor-cmd-sswitch-write"]], "args": [[43, "monitor-cmd-args"]], "coordinates": [[43, "monitor-cmd-coordinates"]], "pswitch read": [[43, "monitor-cmd-pswitch-read"]], "reset": [[43, "monitor-cmd-reset"]], "resource read": [[43, "monitor-cmd-resource-read"]], "sswitch read": [[43, "monitor-cmd-sswitch-read"]], "sswitch write": [[43, "monitor-cmd-sswitch-write"]], "xgdbserver command line option": [[43, "cmdoption-xgdbserver-adapter-id"], [43, "cmdoption-xgdbserver-adapter-index"], [43, "cmdoption-xgdbserver-args"], [43, "cmdoption-xgdbserver-b"], [43, "cmdoption-xgdbserver-gprof"], [43, "cmdoption-xgdbserver-h"], [43, "cmdoption-xgdbserver-jtag-speed"], [43, "cmdoption-xgdbserver-list-devices"], [43, "cmdoption-xgdbserver-log-file"], [43, "cmdoption-xgdbserver-log-level"], [43, "cmdoption-xgdbserver-p"], [43, "cmdoption-xgdbserver-portfile"], [43, "cmdoption-xgdbserver-reset"], [43, "cmdoption-xgdbserver-s"], [43, "cmdoption-xgdbserver-server-timeout"], [43, "cmdoption-xgdbserver-sim-args"], [43, "cmdoption-xgdbserver-trace"], [43, "cmdoption-xgdbserver-version"], [43, "cmdoption-xgdbserver-xe-file"], [43, "cmdoption-xgdbserver-xscope"], [43, "cmdoption-xgdbserver-xscope-file"], [43, "cmdoption-xgdbserver-xscope-limit"], [43, "cmdoption-xgdbserver-xscope-port"], [43, "cmdoption-xgdbserver-xscope-port-blocking"], [43, "cmdoption-xgdbserver-xtag"]], "xmake command line option": [[44, "cmdoption-xmake-help"]], "--disassemble": [[45, "cmdoption-xobjdump-disassemble"]], "--disassemble-all": [[45, "cmdoption-xobjdump-disassemble-all"]], "--sector-info": [[45, "cmdoption-xobjdump-sector-info"]], "--size": [[45, "cmdoption-xobjdump-size"]], "--source": [[45, "cmdoption-xobjdump-source"]], "--split": [[45, "cmdoption-xobjdump-split"]], "--split-dir": [[45, "cmdoption-xobjdump-split-dir"]], "--strip": [[45, "cmdoption-xobjdump-strip"]], "--syms": [[45, "cmdoption-xobjdump-syms"]], "-t": [[45, "cmdoption-xobjdump-syms"], [47, "cmdoption-xsim-trace"]], "xobjdump command line option": [[45, "cmdoption-xobjdump-disassemble"], [45, "cmdoption-xobjdump-disassemble-all"], [45, "cmdoption-xobjdump-help"], [45, "cmdoption-xobjdump-o"], [45, "cmdoption-xobjdump-sector-info"], [45, "cmdoption-xobjdump-size"], [45, "cmdoption-xobjdump-source"], [45, "cmdoption-xobjdump-split"], [45, "cmdoption-xobjdump-split-dir"], [45, "cmdoption-xobjdump-strip"], [45, "cmdoption-xobjdump-syms"], [45, "cmdoption-xobjdump-version"]], "--attach": [[46, "cmdoption-xrun-attach"]], "--dump-state": [[46, "cmdoption-xrun-dump-state"]], "--io": [[46, "cmdoption-xrun-io"]], "--noreset": [[46, "cmdoption-xrun-noreset"]], "--xscope-io-only": [[46, "cmdoption-xrun-xscope-io-only"]], "xrun command line option": [[46, "cmdoption-xrun-adapter-id"], [46, "cmdoption-xrun-args"], [46, "cmdoption-xrun-attach"], [46, "cmdoption-xrun-dump-state"], [46, "cmdoption-xrun-help"], [46, "cmdoption-xrun-id"], [46, "cmdoption-xrun-io"], [46, "cmdoption-xrun-jtag-speed"], [46, "cmdoption-xrun-list-devices"], [46, "cmdoption-xrun-noreset"], [46, "cmdoption-xrun-verbose"], [46, "cmdoption-xrun-version"], [46, "cmdoption-xrun-xscope"], [46, "cmdoption-xrun-xscope-file"], [46, "cmdoption-xrun-xscope-io-only"], [46, "cmdoption-xrun-xscope-limit"], [46, "cmdoption-xrun-xscope-port"]], "--disable-rom-tracing": [[47, "cmdoption-xsim-disable-rom-tracing"]], "--enable-fnop-tracing": [[47, "cmdoption-xsim-enable-fnop-tracing"]], "--max-cycles": [[47, "cmdoption-xsim-max-cycles"]], "--no-warn-registers": [[47, "cmdoption-xsim-no-warn-registers"]], "--plugin": [[47, "cmdoption-xsim-plugin"]], "--stats": [[47, "cmdoption-xsim-stats"]], "--trace-to": [[47, "cmdoption-xsim-trace-to"]], "--vcd-tracing": [[47, "cmdoption-xsim-vcd-tracing"]], "--warn-resources": [[47, "cmdoption-xsim-warn-resources"]], "--warn-stack": [[47, "cmdoption-xsim-warn-stack"]], "-pin": [[47, "cmdoption-xsim-pin"]], "-port": [[47, "cmdoption-xsim-0"], [47, "cmdoption-xsim-port"]], "xsim command line option": [[47, "cmdoption-xsim-0"], [47, "cmdoption-xsim-arg-xe-file"], [47, "cmdoption-xsim-args"], [47, "cmdoption-xsim-disable-rom-tracing"], [47, "cmdoption-xsim-enable-fnop-tracing"], [47, "cmdoption-xsim-gprof"], [47, "cmdoption-xsim-help"], [47, "cmdoption-xsim-max-cycles"], [47, "cmdoption-xsim-no-warn-registers"], [47, "cmdoption-xsim-pin"], [47, "cmdoption-xsim-plugin"], [47, "cmdoption-xsim-port"], [47, "cmdoption-xsim-stats"], [47, "cmdoption-xsim-trace"], [47, "cmdoption-xsim-trace-to"], [47, "cmdoption-xsim-vcd-tracing"], [47, "cmdoption-xsim-version"], [47, "cmdoption-xsim-warn-resources"], [47, "cmdoption-xsim-warn-stack"], [47, "cmdoption-xsim-xscope"]], "otpports (c struct)": [[55, "c.OTPPorts"]], "otpports (c type)": [[55, "c.OTPPorts"]], "otp_ports_initializer (c macro)": [[55, "c.OTP_PORTS_INITIALIZER"]], "otp_size (c macro)": [[55, "c.OTP_SIZE"]], "otp_stats (c macro)": [[55, "c.OTP_STATS"]], "otp_program (c function)": [[55, "c.otp_program"]], "otp_program_differential (c function)": [[55, "c.otp_program_differential"]], "otp_program_differential_no_repair (c function)": [[55, "c.otp_program_differential_no_repair"]], "otp_program_no_repair (c function)": [[55, "c.otp_program_no_repair"]], "otp_program_secure_config_register (c function)": [[55, "c.otp_program_secure_config_register"]], "otp_program_special_register (c function)": [[55, "c.otp_program_special_register"]], "otp_read (c function)": [[55, "c.otp_read"]], "otp_read_differential (c function)": [[55, "c.otp_read_differential"]], "otp_read_secure_config_register (c function)": [[55, "c.otp_read_secure_config_register"]], "otp_read_special_register (c function)": [[55, "c.otp_read_special_register"]], "otpprogram_writeword_norepair (c function)": [[55, "c.otpprogram_writeword_norepair"]], "case_guard_then (c macro)": [[56, "c.CASE_GUARD_THEN"]], "case_nguard_then (c macro)": [[56, "c.CASE_NGUARD_THEN"]], "case_then (c macro)": [[56, "c.CASE_THEN"]], "declare_interrupt_callback (c macro)": [[56, "c.DECLARE_INTERRUPT_CALLBACK"]], "declare_interrupt_permitted (c macro)": [[56, "c.DECLARE_INTERRUPT_PERMITTED"]], "declare_job (c macro)": [[56, "c.DECLARE_JOB"]], "default_guard_then (c macro)": [[56, "c.DEFAULT_GUARD_THEN"]], "default_nguard_then (c macro)": [[56, "c.DEFAULT_NGUARD_THEN"]], "default_then (c macro)": [[56, "c.DEFAULT_THEN"]], "define_interrupt_callback (c macro)": [[56, "c.DEFINE_INTERRUPT_CALLBACK"]], "define_interrupt_permitted (c macro)": [[56, "c.DEFINE_INTERRUPT_PERMITTED"]], "interrupt_callback (c macro)": [[56, "c.INTERRUPT_CALLBACK"]], "interrupt_permitted (c macro)": [[56, "c.INTERRUPT_PERMITTED"]], "libxcore_kstack_words (c macro)": [[56, "c.LIBXCORE_KSTACK_WORDS"]], "par_funcs (c macro)": [[56, "c.PAR_FUNCS"]], "par_jobs (c macro)": [[56, "c.PAR_JOBS"]], "par_sync (c macro)": [[56, "c.PAR_SYNC"]], "pfunc (c macro)": [[56, "c.PFUNC"]], "pjob (c macro)": [[56, "c.PJOB"]], "port_timestamp_max (c macro)": [[56, "c.PORT_TIMESTAMP_MAX"]], "port_timestamp_min (c macro)": [[56, "c.PORT_TIMESTAMP_MIN"]], "select_continue_no_reset (c macro)": [[56, "c.SELECT_CONTINUE_NO_RESET"]], "select_continue_reset (c macro)": [[56, "c.SELECT_CONTINUE_RESET"]], "select_res (c macro)": [[56, "c.SELECT_RES"]], "select_res_ordered (c macro)": [[56, "c.SELECT_RES_ORDERED"]], "swmem_evict_size_words (c macro)": [[56, "c.SWMEM_EVICT_SIZE_WORDS"]], "swmem_fill_size_words (c macro)": [[56, "c.SWMEM_FILL_SIZE_WORDS"]], "triggerable_ev_base (c macro)": [[56, "c.TRIGGERABLE_EV_BASE"]], "triggerable_setup_event_vector (c macro)": [[56, "c.TRIGGERABLE_SETUP_EVENT_VECTOR"]], "triggerable_take_event (c macro)": [[56, "c.TRIGGERABLE_TAKE_EVENT"]], "triggerable_wait_event (c macro)": [[56, "c.TRIGGERABLE_WAIT_EVENT"]], "_xcore_xassert_empty (c macro)": [[56, "c._XCORE_XASSERT_EMPTY"]], "_xcore_xassert_false (c macro)": [[56, "c._XCORE_XASSERT_FALSE"]], "_xcore_xassert_hide (c macro)": [[56, "c._XCORE_XASSERT_HIDE"]], "_xcore_xassert_not_after (c macro)": [[56, "c._XCORE_XASSERT_NOT_AFTER"]], "_xcore_xassert_true (c macro)": [[56, "c._XCORE_XASSERT_TRUE"]], "chan_alloc (c function)": [[56, "c.chan_alloc"]], "chan_complete_transaction (c function)": [[56, "c.chan_complete_transaction"]], "chan_free (c function)": [[56, "c.chan_free"]], "chan_in_buf_byte (c function)": [[56, "c.chan_in_buf_byte"]], "chan_in_buf_word (c function)": [[56, "c.chan_in_buf_word"]], "chan_in_byte (c function)": [[56, "c.chan_in_byte"]], "chan_in_word (c function)": [[56, "c.chan_in_word"]], "chan_init_transaction_master (c function)": [[56, "c.chan_init_transaction_master"]], "chan_init_transaction_slave (c function)": [[56, "c.chan_init_transaction_slave"]], "chan_out_buf_byte (c function)": [[56, "c.chan_out_buf_byte"]], "chan_out_buf_word (c function)": [[56, "c.chan_out_buf_word"]], "chan_out_byte (c function)": [[56, "c.chan_out_byte"]], "chan_out_word (c function)": [[56, "c.chan_out_word"]], "chanend_alloc (c function)": [[56, "c.chanend_alloc"]], "chanend_check_control_token (c function)": [[56, "c.chanend_check_control_token"]], "chanend_check_end_token (c function)": [[56, "c.chanend_check_end_token"]], "chanend_free (c function)": [[56, "c.chanend_free"]], "chanend_get_dest (c function)": [[56, "c.chanend_get_dest"]], "chanend_get_network (c function)": [[56, "c.chanend_get_network"]], "chanend_in_byte (c function)": [[56, "c.chanend_in_byte"]], "chanend_in_control_token (c function)": [[56, "c.chanend_in_control_token"]], "chanend_in_word (c function)": [[56, "c.chanend_in_word"]], "chanend_out_byte (c function)": [[56, "c.chanend_out_byte"]], "chanend_out_control_token (c function)": [[56, "c.chanend_out_control_token"]], "chanend_out_end_token (c function)": [[56, "c.chanend_out_end_token"]], "chanend_out_word (c function)": [[56, "c.chanend_out_word"]], "chanend_set_dest (c function)": [[56, "c.chanend_set_dest"]], "chanend_set_network (c function)": [[56, "c.chanend_set_network"]], "chanend_t (c type)": [[56, "c.chanend_t"]], "chanend_test_control_token_next_byte (c function)": [[56, "c.chanend_test_control_token_next_byte"]], "chanend_test_control_token_next_word (c function)": [[56, "c.chanend_test_control_token_next_word"]], "chanend_test_dest_local (c function)": [[56, "c.chanend_test_dest_local"]], "channel_t (c type)": [[56, "c.channel_t"]], "clock_disable (c function)": [[56, "c.clock_disable"]], "clock_enable (c function)": [[56, "c.clock_enable"]], "clock_set_divide (c function)": [[56, "c.clock_set_divide"]], "clock_set_ready_src (c function)": [[56, "c.clock_set_ready_src"]], "clock_set_source_clk_ref (c function)": [[56, "c.clock_set_source_clk_ref"]], "clock_set_source_clk_xcore (c function)": [[56, "c.clock_set_source_clk_xcore"]], "clock_set_source_port (c function)": [[56, "c.clock_set_source_port"]], "clock_start (c function)": [[56, "c.clock_start"]], "clock_stop (c function)": [[56, "c.clock_stop"]], "evict_mask_t (c type)": [[56, "c.evict_mask_t"]], "evict_slot_t (c type)": [[56, "c.evict_slot_t"]], "fill_slot_t (c type)": [[56, "c.fill_slot_t"]], "get_reference_time (c function)": [[56, "c.get_reference_time"]], "hwtimer_alloc (c function)": [[56, "c.hwtimer_alloc"]], "hwtimer_change_trigger_time (c function)": [[56, "c.hwtimer_change_trigger_time"]], "hwtimer_clear_trigger_time (c function)": [[56, "c.hwtimer_clear_trigger_time"]], "hwtimer_delay (c function)": [[56, "c.hwtimer_delay"]], "hwtimer_free (c function)": [[56, "c.hwtimer_free"]], "hwtimer_free_xc_timer (c function)": [[56, "c.hwtimer_free_xc_timer"]], "hwtimer_get_time (c function)": [[56, "c.hwtimer_get_time"]], "hwtimer_get_trigger_time (c function)": [[56, "c.hwtimer_get_trigger_time"]], "hwtimer_realloc_xc_timer (c function)": [[56, "c.hwtimer_realloc_xc_timer"]], "hwtimer_set_trigger_time (c function)": [[56, "c.hwtimer_set_trigger_time"]], "hwtimer_t (c type)": [[56, "c.hwtimer_t"]], "hwtimer_time_after (c function)": [[56, "c.hwtimer_time_after"]], "hwtimer_wait_until (c function)": [[56, "c.hwtimer_wait_until"]], "interrupt_callback_t (c type)": [[56, "c.interrupt_callback_t"]], "interrupt_mask_all (c function)": [[56, "c.interrupt_mask_all"]], "interrupt_unmask_all (c function)": [[56, "c.interrupt_unmask_all"]], "local_thread_mode_clear_bits (c function)": [[56, "c.local_thread_mode_clear_bits"]], "local_thread_mode_get_bits (c function)": [[56, "c.local_thread_mode_get_bits"]], "local_thread_mode_set_bits (c function)": [[56, "c.local_thread_mode_set_bits"]], "lock_acquire (c function)": [[56, "c.lock_acquire"]], "lock_alloc (c function)": [[56, "c.lock_alloc"]], "lock_free (c function)": [[56, "c.lock_free"]], "lock_release (c function)": [[56, "c.lock_release"]], "lock_t (c type)": [[56, "c.lock_t"]], "minicache_flush (c function)": [[56, "c.minicache_flush"]], "minicache_invalidate (c function)": [[56, "c.minicache_invalidate"]], "minicache_prefetch (c function)": [[56, "c.minicache_prefetch"]], "par_jobs_synchronize (c function)": [[56, "c.par_jobs_synchronize"]], "port_clear_buffer (c function)": [[56, "c.port_clear_buffer"]], "port_clear_trigger_in (c function)": [[56, "c.port_clear_trigger_in"]], "port_clear_trigger_time (c function)": [[56, "c.port_clear_trigger_time"]], "port_disable (c function)": [[56, "c.port_disable"]], "port_enable (c function)": [[56, "c.port_enable"]], "port_endin (c function)": [[56, "c.port_endin"]], "port_force_input (c function)": [[56, "c.port_force_input"]], "port_get_trigger_time (c function)": [[56, "c.port_get_trigger_time"]], "port_in (c function)": [[56, "c.port_in"]], "port_in_at_time (c function)": [[56, "c.port_in_at_time"]], "port_in_shift_right (c function)": [[56, "c.port_in_shift_right"]], "port_in_shift_right_at_time (c function)": [[56, "c.port_in_shift_right_at_time"]], "port_in_shift_right_when_pinseq (c function)": [[56, "c.port_in_shift_right_when_pinseq"]], "port_in_shift_right_when_pinsneq (c function)": [[56, "c.port_in_shift_right_when_pinsneq"]], "port_in_when_pinseq (c function)": [[56, "c.port_in_when_pinseq"]], "port_in_when_pinsneq (c function)": [[56, "c.port_in_when_pinsneq"]], "port_out (c function)": [[56, "c.port_out"]], "port_out_at_time (c function)": [[56, "c.port_out_at_time"]], "port_out_part_word (c function)": [[56, "c.port_out_part_word"]], "port_out_shift_right (c function)": [[56, "c.port_out_shift_right"]], "port_out_shift_right_at_time (c function)": [[56, "c.port_out_shift_right_at_time"]], "port_peek (c function)": [[56, "c.port_peek"]], "port_protocol_in_handshake (c function)": [[56, "c.port_protocol_in_handshake"]], "port_protocol_in_strobed_master (c function)": [[56, "c.port_protocol_in_strobed_master"]], "port_protocol_in_strobed_slave (c function)": [[56, "c.port_protocol_in_strobed_slave"]], "port_protocol_out_handshake (c function)": [[56, "c.port_protocol_out_handshake"]], "port_protocol_out_strobed_master (c function)": [[56, "c.port_protocol_out_strobed_master"]], "port_protocol_out_strobed_slave (c function)": [[56, "c.port_protocol_out_strobed_slave"]], "port_reset (c function)": [[56, "c.port_reset"]], "port_set_buffered (c function)": [[56, "c.port_set_buffered"]], "port_set_clock (c function)": [[56, "c.port_set_clock"]], "port_set_inout_data (c function)": [[56, "c.port_set_inout_data"]], "port_set_invert (c function)": [[56, "c.port_set_invert"]], "port_set_master (c function)": [[56, "c.port_set_master"]], "port_set_no_invert (c function)": [[56, "c.port_set_no_invert"]], "port_set_no_ready (c function)": [[56, "c.port_set_no_ready"]], "port_set_out_clock (c function)": [[56, "c.port_set_out_clock"]], "port_set_out_ready (c function)": [[56, "c.port_set_out_ready"]], "port_set_ready_handshake (c function)": [[56, "c.port_set_ready_handshake"]], "port_set_ready_strobed (c function)": [[56, "c.port_set_ready_strobed"]], "port_set_sample_falling_edge (c function)": [[56, "c.port_set_sample_falling_edge"]], "port_set_sample_rising_edge (c function)": [[56, "c.port_set_sample_rising_edge"]], "port_set_shift_count (c function)": [[56, "c.port_set_shift_count"]], "port_set_slave (c function)": [[56, "c.port_set_slave"]], "port_set_transfer_width (c function)": [[56, "c.port_set_transfer_width"]], "port_set_trigger_in_equal (c function)": [[56, "c.port_set_trigger_in_equal"]], "port_set_trigger_in_not_equal (c function)": [[56, "c.port_set_trigger_in_not_equal"]], "port_set_trigger_time (c function)": [[56, "c.port_set_trigger_time"]], "port_set_trigger_value (c function)": [[56, "c.port_set_trigger_value"]], "port_set_unbuffered (c function)": [[56, "c.port_set_unbuffered"]], "port_start_buffered (c function)": [[56, "c.port_start_buffered"]], "port_sync (c function)": [[56, "c.port_sync"]], "port_t (c type)": [[56, "c.port_t"]], "port_time_after (c function)": [[56, "c.port_time_after"]], "port_timestamp_t (c type)": [[56, "c.port_timestamp_t"]], "port_type_t (c enum)": [[56, "c.port_type_t"]], "port_type_t.port_buffered (c enumerator)": [[56, "c.port_type_t.PORT_BUFFERED"]], "port_type_t.port_unbuffered (c enumerator)": [[56, "c.port_type_t.PORT_UNBUFFERED"]], "port_write_control_word (c function)": [[56, "c.port_write_control_word"]], "run_async (c function)": [[56, "c.run_async"]], "s_chan_alloc (c function)": [[56, "c.s_chan_alloc"]], "s_chan_free (c function)": [[56, "c.s_chan_free"]], "s_chan_in_buf_byte (c function)": [[56, "c.s_chan_in_buf_byte"]], "s_chan_in_buf_word (c function)": [[56, "c.s_chan_in_buf_word"]], "s_chan_in_byte (c function)": [[56, "c.s_chan_in_byte"]], "s_chan_in_word (c function)": [[56, "c.s_chan_in_word"]], "s_chan_out_buf_byte (c function)": [[56, "c.s_chan_out_buf_byte"]], "s_chan_out_buf_word (c function)": [[56, "c.s_chan_out_buf_word"]], "s_chan_out_byte (c function)": [[56, "c.s_chan_out_byte"]], "s_chan_out_word (c function)": [[56, "c.s_chan_out_word"]], "stack_base (c function)": [[56, "c.stack_base"]], "streaming_channel_t (c struct)": [[56, "c.streaming_channel_t"]], "streaming_channel_t.end_a (c var)": [[56, "c.streaming_channel_t.end_a"]], "streaming_channel_t.end_b (c var)": [[56, "c.streaming_channel_t.end_b"]], "swmem_evict_free (c function)": [[56, "c.swmem_evict_free"]], "swmem_evict_get (c function)": [[56, "c.swmem_evict_get"]], "swmem_evict_get_dirty_mask (c function)": [[56, "c.swmem_evict_get_dirty_mask"]], "swmem_evict_in_address (c function)": [[56, "c.swmem_evict_in_address"]], "swmem_evict_read_word (c function)": [[56, "c.swmem_evict_read_word"]], "swmem_evict_read_word_done (c function)": [[56, "c.swmem_evict_read_word_done"]], "swmem_evict_t (c type)": [[56, "c.swmem_evict_t"]], "swmem_evict_to_buffer (c function)": [[56, "c.swmem_evict_to_buffer"]], "swmem_fill_buffer_t (c type)": [[56, "c.swmem_fill_buffer_t"]], "swmem_fill_free (c function)": [[56, "c.swmem_fill_free"]], "swmem_fill_get (c function)": [[56, "c.swmem_fill_get"]], "swmem_fill_in_address (c function)": [[56, "c.swmem_fill_in_address"]], "swmem_fill_populate_from_buffer (c function)": [[56, "c.swmem_fill_populate_from_buffer"]], "swmem_fill_populate_word (c function)": [[56, "c.swmem_fill_populate_word"]], "swmem_fill_populate_word_done (c function)": [[56, "c.swmem_fill_populate_word_done"]], "swmem_fill_t (c type)": [[56, "c.swmem_fill_t"]], "synchronizer_t (c type)": [[56, "c.synchronizer_t"]], "t_chan_in_buf_byte (c function)": [[56, "c.t_chan_in_buf_byte"]], "t_chan_in_buf_word (c function)": [[56, "c.t_chan_in_buf_word"]], "t_chan_in_byte (c function)": [[56, "c.t_chan_in_byte"]], "t_chan_in_word (c function)": [[56, "c.t_chan_in_word"]], "t_chan_out_buf_byte (c function)": [[56, "c.t_chan_out_buf_byte"]], "t_chan_out_buf_word (c function)": [[56, "c.t_chan_out_buf_word"]], "t_chan_out_byte (c function)": [[56, "c.t_chan_out_byte"]], "t_chan_out_word (c function)": [[56, "c.t_chan_out_word"]], "thread_function_t (c type)": [[56, "c.thread_function_t"]], "thread_group_add (c function)": [[56, "c.thread_group_add"]], "thread_group_alloc (c function)": [[56, "c.thread_group_alloc"]], "thread_group_free (c function)": [[56, "c.thread_group_free"]], "thread_group_start (c function)": [[56, "c.thread_group_start"]], "thread_group_try_add (c function)": [[56, "c.thread_group_try_add"]], "thread_group_wait (c function)": [[56, "c.thread_group_wait"]], "thread_group_wait_and_free (c function)": [[56, "c.thread_group_wait_and_free"]], "thread_mode_t (c enum)": [[56, "c.thread_mode_t"]], "thread_mode_t.thread_mode_fast (c enumerator)": [[56, "c.thread_mode_t.thread_mode_fast"]], "thread_mode_t.thread_mode_high_priority (c enumerator)": [[56, "c.thread_mode_t.thread_mode_high_priority"]], "threadgroup_t (c type)": [[56, "c.threadgroup_t"]], "transacting_chanend_t (c type)": [[56, "c.transacting_chanend_t"]], "triggerable_disable_all (c function)": [[56, "c.triggerable_disable_all"]], "triggerable_disable_trigger (c function)": [[56, "c.triggerable_disable_trigger"]], "triggerable_enable_trigger (c function)": [[56, "c.triggerable_enable_trigger"]], "triggerable_set_trigger_enabled (c function)": [[56, "c.triggerable_set_trigger_enabled"]], "triggerable_setup_interrupt_callback (c function)": [[56, "c.triggerable_setup_interrupt_callback"]], "xassert (c macro)": [[56, "c.xassert"]], "xassert_not (c macro)": [[56, "c.xassert_not"]], "xassert_not_after (c macro)": [[56, "c.xassert_not_after"]], "xclock_t (c type)": [[56, "c.xclock_t"]], "xthread_alloc_and_start (c function)": [[56, "c.xthread_alloc_and_start"]], "xthread_t (c type)": [[56, "c.xthread_t"]], "xthread_wait_and_free (c function)": [[56, "c.xthread_wait_and_free"]], "libflash.fl_command (c function)": [[57, "c.libflash.fl_command"]], "libflash.fl_connect (c function)": [[57, "c.libflash.fl_connect"]], "libflash.fl_connecttodevice (c function)": [[57, "c.libflash.fl_connectToDevice"]], "libflash.fl_copyspec (c function)": [[57, "c.libflash.fl_copySpec"]], "libflash.fl_deleteimage (c function)": [[57, "c.libflash.fl_deleteImage"]], "libflash.fl_disconnect (c function)": [[57, "c.libflash.fl_disconnect"]], "libflash.fl_erasealldatasectors (c function)": [[57, "c.libflash.fl_eraseAllDataSectors"]], "libflash.fl_erasedatasector (c function)": [[57, "c.libflash.fl_eraseDataSector"]], "libflash.fl_getdatapartitionsize (c function)": [[57, "c.libflash.fl_getDataPartitionSize"]], "libflash.fl_getdatasectorsize (c function)": [[57, "c.libflash.fl_getDataSectorSize"]], "libflash.fl_getfactoryimage (c function)": [[57, "c.libflash.fl_getFactoryImage"]], "libflash.fl_getflashsize (c function)": [[57, "c.libflash.fl_getFlashSize"]], "libflash.fl_getflashtype (c function)": [[57, "c.libflash.fl_getFlashType"]], "libflash.fl_getimageaddress (c function)": [[57, "c.libflash.fl_getImageAddress"]], "libflash.fl_getimageformat (c function)": [[57, "c.libflash.fl_getImageFormat"]], "libflash.fl_getimageinfo (c function)": [[57, "c.libflash.fl_getImageInfo"]], "libflash.fl_getimagesize (c function)": [[57, "c.libflash.fl_getImageSize"]], "libflash.fl_getimagetag (c function)": [[57, "c.libflash.fl_getImageTag"]], "libflash.fl_getimageversion (c function)": [[57, "c.libflash.fl_getImageVersion"]], "libflash.fl_getjedecid (c function)": [[57, "c.libflash.fl_getJedecId"]], "libflash.fl_getlibrarystatus (c function)": [[57, "c.libflash.fl_getLibraryStatus"]], "libflash.fl_getnextbootimage (c function)": [[57, "c.libflash.fl_getNextBootImage"]], "libflash.fl_getnumdatapages (c function)": [[57, "c.libflash.fl_getNumDataPages"]], "libflash.fl_getnumdatasectors (c function)": [[57, "c.libflash.fl_getNumDataSectors"]], "libflash.fl_getpagesize (c function)": [[57, "c.libflash.fl_getPageSize"]], "libflash.fl_gettoolsmajor (c function)": [[57, "c.libflash.fl_getToolsMajor"]], "libflash.fl_gettoolsminor (c function)": [[57, "c.libflash.fl_getToolsMinor"]], "libflash.fl_gettoolspatch (c function)": [[57, "c.libflash.fl_getToolsPatch"]], "libflash.fl_getwritescratchsize (c function)": [[57, "c.libflash.fl_getWriteScratchSize"]], "libflash.fl_readdata (c function)": [[57, "c.libflash.fl_readData"]], "libflash.fl_readdatapage (c function)": [[57, "c.libflash.fl_readDataPage"]], "libflash.fl_readimagepage (c function)": [[57, "c.libflash.fl_readImagePage"]], "libflash.fl_startimageadd (c function)": [[57, "c.libflash.fl_startImageAdd"]], "libflash.fl_startimageaddat (c function)": [[57, "c.libflash.fl_startImageAddAt"]], "libflash.fl_startimageread (c function)": [[57, "c.libflash.fl_startImageRead"]], "libflash.fl_startimagereplace (c function)": [[57, "c.libflash.fl_startImageReplace"]], "libflash.fl_writedata (c function)": [[57, "c.libflash.fl_writeData"]], "libflash.fl_writedatapage (c function)": [[57, "c.libflash.fl_writeDataPage"]], "libflash.fl_writeimageend (c function)": [[57, "c.libflash.fl_writeImageEnd"]], "libflash.fl_writeimagepage (c function)": [[57, "c.libflash.fl_writeImagePage"]], "libquadflash.fl_command (c function)": [[59, "c.libquadflash.fl_command"]], "libquadflash.fl_connect (c function)": [[59, "c.libquadflash.fl_connect"]], "libquadflash.fl_connecttodevice (c function)": [[59, "c.libquadflash.fl_connectToDevice"]], "libquadflash.fl_connecttodevicelight (c function)": [[59, "c.libquadflash.fl_connectToDeviceLight"]], "libquadflash.fl_copyspec (c function)": [[59, "c.libquadflash.fl_copySpec"]], "libquadflash.fl_deleteimage (c function)": [[59, "c.libquadflash.fl_deleteImage"]], "libquadflash.fl_disconnect (c function)": [[59, "c.libquadflash.fl_disconnect"]], "libquadflash.fl_erasealldatasectors (c function)": [[59, "c.libquadflash.fl_eraseAllDataSectors"]], "libquadflash.fl_erasedatasector (c function)": [[59, "c.libquadflash.fl_eraseDataSector"]], "libquadflash.fl_getdatapartitionsize (c function)": [[59, "c.libquadflash.fl_getDataPartitionSize"]], "libquadflash.fl_getdatasectorsize (c function)": [[59, "c.libquadflash.fl_getDataSectorSize"]], "libquadflash.fl_getfactoryimage (c function)": [[59, "c.libquadflash.fl_getFactoryImage"]], "libquadflash.fl_getflashsize (c function)": [[59, "c.libquadflash.fl_getFlashSize"]], "libquadflash.fl_getimageaddress (c function)": [[59, "c.libquadflash.fl_getImageAddress"]], "libquadflash.fl_getimageformat (c function)": [[59, "c.libquadflash.fl_getImageFormat"]], "libquadflash.fl_getimageinfo (c function)": [[59, "c.libquadflash.fl_getImageInfo"]], "libquadflash.fl_getimagesize (c function)": [[59, "c.libquadflash.fl_getImageSize"]], "libquadflash.fl_getimagetag (c function)": [[59, "c.libquadflash.fl_getImageTag"]], "libquadflash.fl_getimageversion (c function)": [[59, "c.libquadflash.fl_getImageVersion"]], "libquadflash.fl_getjedecid (c function)": [[59, "c.libquadflash.fl_getJedecId"]], "libquadflash.fl_getlibrarystatus (c function)": [[59, "c.libquadflash.fl_getLibraryStatus"]], "libquadflash.fl_getnextbootimage (c function)": [[59, "c.libquadflash.fl_getNextBootImage"]], "libquadflash.fl_getnumdatapages (c function)": [[59, "c.libquadflash.fl_getNumDataPages"]], "libquadflash.fl_getnumdatasectors (c function)": [[59, "c.libquadflash.fl_getNumDataSectors"]], "libquadflash.fl_getpagesize (c function)": [[59, "c.libquadflash.fl_getPageSize"]], "libquadflash.fl_gettoolsmajor (c function)": [[59, "c.libquadflash.fl_getToolsMajor"]], "libquadflash.fl_gettoolsminor (c function)": [[59, "c.libquadflash.fl_getToolsMinor"]], "libquadflash.fl_gettoolspatch (c function)": [[59, "c.libquadflash.fl_getToolsPatch"]], "libquadflash.fl_getwritescratchsize (c function)": [[59, "c.libquadflash.fl_getWriteScratchSize"]], "libquadflash.fl_readdata (c function)": [[59, "c.libquadflash.fl_readData"]], "libquadflash.fl_readdatapage (c function)": [[59, "c.libquadflash.fl_readDataPage"]], "libquadflash.fl_readimagepage (c function)": [[59, "c.libquadflash.fl_readImagePage"]], "libquadflash.fl_startimageadd (c function)": [[59, "c.libquadflash.fl_startImageAdd"]], "libquadflash.fl_startimageaddat (c function)": [[59, "c.libquadflash.fl_startImageAddAt"]], "libquadflash.fl_startimageread (c function)": [[59, "c.libquadflash.fl_startImageRead"]], "libquadflash.fl_startimagereplace (c function)": [[59, "c.libquadflash.fl_startImageReplace"]], "libquadflash.fl_writedata (c function)": [[59, "c.libquadflash.fl_writeData"]], "libquadflash.fl_writedatapage (c function)": [[59, "c.libquadflash.fl_writeDataPage"]], "libquadflash.fl_writeimageend (c function)": [[59, "c.libquadflash.fl_writeImageEnd"]], "libquadflash.fl_writeimagepage (c function)": [[59, "c.libquadflash.fl_writeImagePage"]], "get_local_tile_id (c function)": [[61, "c.get_local_tile_id"]], "get_logical_core_id (c function)": [[61, "c.get_logical_core_id"]], "getps (c function)": [[61, "c.getps"]], "read_pswitch_reg (c function)": [[61, "c.read_pswitch_reg"]], "read_sswitch_reg (c function)": [[61, "c.read_sswitch_reg"]], "setps (c function)": [[61, "c.setps"]], "write_pswitch_reg (c function)": [[61, "c.write_pswitch_reg"]], "write_pswitch_reg_no_ack (c function)": [[61, "c.write_pswitch_reg_no_ack"]], "write_sswitch_reg (c function)": [[61, "c.write_sswitch_reg"]], "write_sswitch_reg_no_ack (c function)": [[61, "c.write_sswitch_reg_no_ack"]], "xs2a.xs1_ack_token (c macro)": [[62, "c.xs2a.XS1_ACK_TOKEN"]], "xs2a.xs1_all_bits (c macro)": [[62, "c.xs2a.XS1_ALL_BITS"]], "xs2a.xs1_all_bits_mask (c macro)": [[62, "c.xs2a.XS1_ALL_BITS_MASK"]], "xs2a.xs1_all_bits_set (c macro)": [[62, "c.xs2a.XS1_ALL_BITS_SET"]], "xs2a.xs1_all_bits_shift (c macro)": [[62, "c.xs2a.XS1_ALL_BITS_SHIFT"]], "xs2a.xs1_all_bits_size (c macro)": [[62, "c.xs2a.XS1_ALL_BITS_SIZE"]], "xs2a.xs1_arg0_reg (c macro)": [[62, "c.xs2a.XS1_ARG0_REG"]], "xs2a.xs1_arg1_reg (c macro)": [[62, "c.xs2a.XS1_ARG1_REG"]], "xs2a.xs1_arg2_reg (c macro)": [[62, "c.xs2a.XS1_ARG2_REG"]], "xs2a.xs1_arg3_reg (c macro)": [[62, "c.xs2a.XS1_ARG3_REG"]], "xs2a.xs1_boot_config_boot_from_jtag (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG"]], "xs2a.xs1_boot_config_boot_from_jtag_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_MASK"]], "xs2a.xs1_boot_config_boot_from_jtag_set (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SET"]], "xs2a.xs1_boot_config_boot_from_jtag_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SHIFT"]], "xs2a.xs1_boot_config_boot_from_jtag_size (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SIZE"]], "xs2a.xs1_boot_config_boot_from_ram (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM"]], "xs2a.xs1_boot_config_boot_from_ram_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_MASK"]], "xs2a.xs1_boot_config_boot_from_ram_set (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SET"]], "xs2a.xs1_boot_config_boot_from_ram_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SHIFT"]], "xs2a.xs1_boot_config_boot_from_ram_size (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SIZE"]], "xs2a.xs1_boot_config_core1_power_down_n (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N"]], "xs2a.xs1_boot_config_core1_power_down_n_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_MASK"]], "xs2a.xs1_boot_config_core1_power_down_n_set (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SET"]], "xs2a.xs1_boot_config_core1_power_down_n_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SHIFT"]], "xs2a.xs1_boot_config_core1_power_down_n_size (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SIZE"]], "xs2a.xs1_boot_config_disable_otp_poll (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL"]], "xs2a.xs1_boot_config_disable_otp_poll_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_MASK"]], "xs2a.xs1_boot_config_disable_otp_poll_set (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SET"]], "xs2a.xs1_boot_config_disable_otp_poll_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SHIFT"]], "xs2a.xs1_boot_config_disable_otp_poll_size (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SIZE"]], "xs2a.xs1_boot_config_pll_mode_pins (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS"]], "xs2a.xs1_boot_config_pll_mode_pins_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS_MASK"]], "xs2a.xs1_boot_config_pll_mode_pins_set (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SET"]], "xs2a.xs1_boot_config_pll_mode_pins_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SHIFT"]], "xs2a.xs1_boot_config_pll_mode_pins_size (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SIZE"]], "xs2a.xs1_boot_config_processor (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR"]], "xs2a.xs1_boot_config_processor_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR_MASK"]], "xs2a.xs1_boot_config_processor_set (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR_SET"]], "xs2a.xs1_boot_config_processor_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR_SHIFT"]], "xs2a.xs1_boot_config_processor_size (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_PROCESSOR_SIZE"]], "xs2a.xs1_boot_config_secure_boot (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT"]], "xs2a.xs1_boot_config_secure_boot_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT_MASK"]], "xs2a.xs1_boot_config_secure_boot_set (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT_SET"]], "xs2a.xs1_boot_config_secure_boot_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT_SHIFT"]], "xs2a.xs1_boot_config_secure_boot_size (c macro)": [[62, "c.xs2a.XS1_BOOT_CONFIG_SECURE_BOOT_SIZE"]], "xs2a.xs1_boot_status_bits (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_BITS"]], "xs2a.xs1_boot_status_bits_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_BITS_MASK"]], "xs2a.xs1_boot_status_bits_set (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_BITS_SET"]], "xs2a.xs1_boot_status_bits_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_BITS_SHIFT"]], "xs2a.xs1_boot_status_bits_size (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_BITS_SIZE"]], "xs2a.xs1_boot_status_leds (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_LEDS"]], "xs2a.xs1_boot_status_leds_mask (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_LEDS_MASK"]], "xs2a.xs1_boot_status_leds_set (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_LEDS_SET"]], "xs2a.xs1_boot_status_leds_shift (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_LEDS_SHIFT"]], "xs2a.xs1_boot_status_leds_size (c macro)": [[62, "c.xs2a.XS1_BOOT_STATUS_LEDS_SIZE"]], "xs2a.xs1_brk_enable (c macro)": [[62, "c.xs2a.XS1_BRK_ENABLE"]], "xs2a.xs1_brk_enable_mask (c macro)": [[62, "c.xs2a.XS1_BRK_ENABLE_MASK"]], "xs2a.xs1_brk_enable_set (c macro)": [[62, "c.xs2a.XS1_BRK_ENABLE_SET"]], "xs2a.xs1_brk_enable_shift (c macro)": [[62, "c.xs2a.XS1_BRK_ENABLE_SHIFT"]], "xs2a.xs1_brk_enable_size (c macro)": [[62, "c.xs2a.XS1_BRK_ENABLE_SIZE"]], "xs2a.xs1_brk_load (c macro)": [[62, "c.xs2a.XS1_BRK_LOAD"]], "xs2a.xs1_brk_load_mask (c macro)": [[62, "c.xs2a.XS1_BRK_LOAD_MASK"]], "xs2a.xs1_brk_load_set (c macro)": [[62, "c.xs2a.XS1_BRK_LOAD_SET"]], "xs2a.xs1_brk_load_shift (c macro)": [[62, "c.xs2a.XS1_BRK_LOAD_SHIFT"]], "xs2a.xs1_brk_load_size (c macro)": [[62, "c.xs2a.XS1_BRK_LOAD_SIZE"]], "xs2a.xs1_brk_threads (c macro)": [[62, "c.xs2a.XS1_BRK_THREADS"]], "xs2a.xs1_brk_threads_mask (c macro)": [[62, "c.xs2a.XS1_BRK_THREADS_MASK"]], "xs2a.xs1_brk_threads_set (c macro)": [[62, "c.xs2a.XS1_BRK_THREADS_SET"]], "xs2a.xs1_brk_threads_shift (c macro)": [[62, "c.xs2a.XS1_BRK_THREADS_SHIFT"]], "xs2a.xs1_brk_threads_size (c macro)": [[62, "c.xs2a.XS1_BRK_THREADS_SIZE"]], "xs2a.xs1_chanend_ctrl0_ev_valid (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID"]], "xs2a.xs1_chanend_ctrl0_ev_valid_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID_MASK"]], "xs2a.xs1_chanend_ctrl0_ev_valid_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID_SET"]], "xs2a.xs1_chanend_ctrl0_ev_valid_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID_SHIFT"]], "xs2a.xs1_chanend_ctrl0_ev_valid_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_EV_VALID_SIZE"]], "xs2a.xs1_chanend_ctrl0_ie_enabled (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED"]], "xs2a.xs1_chanend_ctrl0_ie_enabled_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED_MASK"]], "xs2a.xs1_chanend_ctrl0_ie_enabled_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED_SET"]], "xs2a.xs1_chanend_ctrl0_ie_enabled_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED_SHIFT"]], "xs2a.xs1_chanend_ctrl0_ie_enabled_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_ENABLED_SIZE"]], "xs2a.xs1_chanend_ctrl0_ie_mode (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE"]], "xs2a.xs1_chanend_ctrl0_ie_mode_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE_MASK"]], "xs2a.xs1_chanend_ctrl0_ie_mode_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE_SET"]], "xs2a.xs1_chanend_ctrl0_ie_mode_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE_SHIFT"]], "xs2a.xs1_chanend_ctrl0_ie_mode_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IE_MODE_SIZE"]], "xs2a.xs1_chanend_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_INUSE"]], "xs2a.xs1_chanend_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_INUSE_MASK"]], "xs2a.xs1_chanend_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_INUSE_SET"]], "xs2a.xs1_chanend_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_chanend_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_INUSE_SIZE"]], "xs2a.xs1_chanend_ctrl0_in_ready (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY"]], "xs2a.xs1_chanend_ctrl0_in_ready_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY_MASK"]], "xs2a.xs1_chanend_ctrl0_in_ready_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY_SET"]], "xs2a.xs1_chanend_ctrl0_in_ready_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY_SHIFT"]], "xs2a.xs1_chanend_ctrl0_in_ready_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_READY_SIZE"]], "xs2a.xs1_chanend_ctrl0_in_t_num (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM"]], "xs2a.xs1_chanend_ctrl0_in_t_num_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM_MASK"]], "xs2a.xs1_chanend_ctrl0_in_t_num_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM_SET"]], "xs2a.xs1_chanend_ctrl0_in_t_num_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM_SHIFT"]], "xs2a.xs1_chanend_ctrl0_in_t_num_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_T_NUM_SIZE"]], "xs2a.xs1_chanend_ctrl0_in_waiting (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING"]], "xs2a.xs1_chanend_ctrl0_in_waiting_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING_MASK"]], "xs2a.xs1_chanend_ctrl0_in_waiting_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING_SET"]], "xs2a.xs1_chanend_ctrl0_in_waiting_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING_SHIFT"]], "xs2a.xs1_chanend_ctrl0_in_waiting_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_IN_WAITING_SIZE"]], "xs2a.xs1_chanend_ctrl0_out_ready (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY"]], "xs2a.xs1_chanend_ctrl0_out_ready_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY_MASK"]], "xs2a.xs1_chanend_ctrl0_out_ready_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY_SET"]], "xs2a.xs1_chanend_ctrl0_out_ready_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY_SHIFT"]], "xs2a.xs1_chanend_ctrl0_out_ready_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_READY_SIZE"]], "xs2a.xs1_chanend_ctrl0_out_t_num (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM"]], "xs2a.xs1_chanend_ctrl0_out_t_num_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM_MASK"]], "xs2a.xs1_chanend_ctrl0_out_t_num_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM_SET"]], "xs2a.xs1_chanend_ctrl0_out_t_num_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM_SHIFT"]], "xs2a.xs1_chanend_ctrl0_out_t_num_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_T_NUM_SIZE"]], "xs2a.xs1_chanend_ctrl0_out_waiting (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING"]], "xs2a.xs1_chanend_ctrl0_out_waiting_mask (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING_MASK"]], "xs2a.xs1_chanend_ctrl0_out_waiting_set (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING_SET"]], "xs2a.xs1_chanend_ctrl0_out_waiting_shift (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING_SHIFT"]], "xs2a.xs1_chanend_ctrl0_out_waiting_size (c macro)": [[62, "c.xs2a.XS1_CHANEND_CTRL0_OUT_WAITING_SIZE"]], "xs2a.xs1_chan_id_channum (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_CHANNUM"]], "xs2a.xs1_chan_id_channum_mask (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_CHANNUM_MASK"]], "xs2a.xs1_chan_id_channum_set (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_CHANNUM_SET"]], "xs2a.xs1_chan_id_channum_shift (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_CHANNUM_SHIFT"]], "xs2a.xs1_chan_id_channum_size (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_CHANNUM_SIZE"]], "xs2a.xs1_chan_id_node (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_NODE"]], "xs2a.xs1_chan_id_node_mask (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_NODE_MASK"]], "xs2a.xs1_chan_id_node_set (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_NODE_SET"]], "xs2a.xs1_chan_id_node_shift (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_NODE_SHIFT"]], "xs2a.xs1_chan_id_node_size (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_NODE_SIZE"]], "xs2a.xs1_chan_id_processor (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_PROCESSOR"]], "xs2a.xs1_chan_id_processor_mask (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_PROCESSOR_MASK"]], "xs2a.xs1_chan_id_processor_set (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_PROCESSOR_SET"]], "xs2a.xs1_chan_id_processor_shift (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_PROCESSOR_SHIFT"]], "xs2a.xs1_chan_id_processor_size (c macro)": [[62, "c.xs2a.XS1_CHAN_ID_PROCESSOR_SIZE"]], "xs2a.xs1_clkblk_1 (c macro)": [[62, "c.xs2a.XS1_CLKBLK_1"]], "xs2a.xs1_clkblk_2 (c macro)": [[62, "c.xs2a.XS1_CLKBLK_2"]], "xs2a.xs1_clkblk_3 (c macro)": [[62, "c.xs2a.XS1_CLKBLK_3"]], "xs2a.xs1_clkblk_4 (c macro)": [[62, "c.xs2a.XS1_CLKBLK_4"]], "xs2a.xs1_clkblk_5 (c macro)": [[62, "c.xs2a.XS1_CLKBLK_5"]], "xs2a.xs1_clkblk_6 (c macro)": [[62, "c.xs2a.XS1_CLKBLK_6"]], "xs2a.xs1_clkblk_7 (c macro)": [[62, "c.xs2a.XS1_CLKBLK_7"]], "xs2a.xs1_clkblk_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE"]], "xs2a.xs1_clkblk_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE_MASK"]], "xs2a.xs1_clkblk_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE_SET"]], "xs2a.xs1_clkblk_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_clkblk_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_INUSE_SIZE"]], "xs2a.xs1_clkblk_ctrl0_started (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED"]], "xs2a.xs1_clkblk_ctrl0_started_mask (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED_MASK"]], "xs2a.xs1_clkblk_ctrl0_started_set (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED_SET"]], "xs2a.xs1_clkblk_ctrl0_started_shift (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED_SHIFT"]], "xs2a.xs1_clkblk_ctrl0_started_size (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STARTED_SIZE"]], "xs2a.xs1_clkblk_ctrl0_stopping (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING"]], "xs2a.xs1_clkblk_ctrl0_stopping_mask (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING_MASK"]], "xs2a.xs1_clkblk_ctrl0_stopping_set (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING_SET"]], "xs2a.xs1_clkblk_ctrl0_stopping_shift (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING_SHIFT"]], "xs2a.xs1_clkblk_ctrl0_stopping_size (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_STOPPING_SIZE"]], "xs2a.xs1_clkblk_ctrl0_t_num (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM"]], "xs2a.xs1_clkblk_ctrl0_t_num_mask (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM_MASK"]], "xs2a.xs1_clkblk_ctrl0_t_num_set (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM_SET"]], "xs2a.xs1_clkblk_ctrl0_t_num_shift (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM_SHIFT"]], "xs2a.xs1_clkblk_ctrl0_t_num_size (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_NUM_SIZE"]], "xs2a.xs1_clkblk_ctrl0_t_waiting (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING"]], "xs2a.xs1_clkblk_ctrl0_t_waiting_mask (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING_MASK"]], "xs2a.xs1_clkblk_ctrl0_t_waiting_set (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING_SET"]], "xs2a.xs1_clkblk_ctrl0_t_waiting_shift (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING_SHIFT"]], "xs2a.xs1_clkblk_ctrl0_t_waiting_size (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL0_T_WAITING_SIZE"]], "xs2a.xs1_clkblk_ctrl1_fall_delay (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY"]], "xs2a.xs1_clkblk_ctrl1_fall_delay_mask (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY_MASK"]], "xs2a.xs1_clkblk_ctrl1_fall_delay_set (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY_SET"]], "xs2a.xs1_clkblk_ctrl1_fall_delay_shift (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY_SHIFT"]], "xs2a.xs1_clkblk_ctrl1_fall_delay_size (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_FALL_DELAY_SIZE"]], "xs2a.xs1_clkblk_ctrl1_rise_delay (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY"]], "xs2a.xs1_clkblk_ctrl1_rise_delay_mask (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY_MASK"]], "xs2a.xs1_clkblk_ctrl1_rise_delay_set (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY_SET"]], "xs2a.xs1_clkblk_ctrl1_rise_delay_shift (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY_SHIFT"]], "xs2a.xs1_clkblk_ctrl1_rise_delay_size (c macro)": [[62, "c.xs2a.XS1_CLKBLK_CTRL1_RISE_DELAY_SIZE"]], "xs2a.xs1_clkblk_ref (c macro)": [[62, "c.xs2a.XS1_CLKBLK_REF"]], "xs2a.xs1_clk_ref (c macro)": [[62, "c.xs2a.XS1_CLK_REF"]], "xs2a.xs1_clk_xcore (c macro)": [[62, "c.xs2a.XS1_CLK_XCORE"]], "xs2a.xs1_coproc_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_INUSE"]], "xs2a.xs1_coproc_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_INUSE_MASK"]], "xs2a.xs1_coproc_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_INUSE_SET"]], "xs2a.xs1_coproc_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_coproc_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_INUSE_SIZE"]], "xs2a.xs1_coproc_ctrl0_ownt (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT"]], "xs2a.xs1_coproc_ctrl0_ownt_mask (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_MASK"]], "xs2a.xs1_coproc_ctrl0_ownt_set (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_SET"]], "xs2a.xs1_coproc_ctrl0_ownt_shift (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_SHIFT"]], "xs2a.xs1_coproc_ctrl0_ownt_size (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_SIZE"]], "xs2a.xs1_coproc_ctrl0_ownt_v (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V"]], "xs2a.xs1_coproc_ctrl0_ownt_v_mask (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V_MASK"]], "xs2a.xs1_coproc_ctrl0_ownt_v_set (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V_SET"]], "xs2a.xs1_coproc_ctrl0_ownt_v_shift (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V_SHIFT"]], "xs2a.xs1_coproc_ctrl0_ownt_v_size (c macro)": [[62, "c.xs2a.XS1_COPROC_CTRL0_OWNT_V_SIZE"]], "xs2a.xs1_coproc_tbv0_waiting (c macro)": [[62, "c.xs2a.XS1_COPROC_TBV0_WAITING"]], "xs2a.xs1_coproc_tbv0_waiting_mask (c macro)": [[62, "c.xs2a.XS1_COPROC_TBV0_WAITING_MASK"]], "xs2a.xs1_coproc_tbv0_waiting_set (c macro)": [[62, "c.xs2a.XS1_COPROC_TBV0_WAITING_SET"]], "xs2a.xs1_coproc_tbv0_waiting_shift (c macro)": [[62, "c.xs2a.XS1_COPROC_TBV0_WAITING_SHIFT"]], "xs2a.xs1_coproc_tbv0_waiting_size (c macro)": [[62, "c.xs2a.XS1_COPROC_TBV0_WAITING_SIZE"]], "xs2a.xs1_core_disable (c macro)": [[62, "c.xs2a.XS1_CORE_DISABLE"]], "xs2a.xs1_core_disable_mask (c macro)": [[62, "c.xs2a.XS1_CORE_DISABLE_MASK"]], "xs2a.xs1_core_disable_set (c macro)": [[62, "c.xs2a.XS1_CORE_DISABLE_SET"]], "xs2a.xs1_core_disable_shift (c macro)": [[62, "c.xs2a.XS1_CORE_DISABLE_SHIFT"]], "xs2a.xs1_core_disable_size (c macro)": [[62, "c.xs2a.XS1_CORE_DISABLE_SIZE"]], "xs2a.xs1_ct_ack (c macro)": [[62, "c.xs2a.XS1_CT_ACK"]], "xs2a.xs1_ct_call (c macro)": [[62, "c.xs2a.XS1_CT_CALL"]], "xs2a.xs1_ct_end (c macro)": [[62, "c.xs2a.XS1_CT_END"]], "xs2a.xs1_ct_nack (c macro)": [[62, "c.xs2a.XS1_CT_NACK"]], "xs2a.xs1_ct_pause (c macro)": [[62, "c.xs2a.XS1_CT_PAUSE"]], "xs2a.xs1_ct_psctrl (c macro)": [[62, "c.xs2a.XS1_CT_PSCTRL"]], "xs2a.xs1_ct_read1 (c macro)": [[62, "c.xs2a.XS1_CT_READ1"]], "xs2a.xs1_ct_read2 (c macro)": [[62, "c.xs2a.XS1_CT_READ2"]], "xs2a.xs1_ct_read4 (c macro)": [[62, "c.xs2a.XS1_CT_READ4"]], "xs2a.xs1_ct_read8 (c macro)": [[62, "c.xs2a.XS1_CT_READ8"]], "xs2a.xs1_ct_readc (c macro)": [[62, "c.xs2a.XS1_CT_READC"]], "xs2a.xs1_ct_readn (c macro)": [[62, "c.xs2a.XS1_CT_READN"]], "xs2a.xs1_ct_ssctrl (c macro)": [[62, "c.xs2a.XS1_CT_SSCTRL"]], "xs2a.xs1_ct_start_transaction (c macro)": [[62, "c.xs2a.XS1_CT_START_TRANSACTION"]], "xs2a.xs1_ct_write1 (c macro)": [[62, "c.xs2a.XS1_CT_WRITE1"]], "xs2a.xs1_ct_write2 (c macro)": [[62, "c.xs2a.XS1_CT_WRITE2"]], "xs2a.xs1_ct_write4 (c macro)": [[62, "c.xs2a.XS1_CT_WRITE4"]], "xs2a.xs1_ct_write8 (c macro)": [[62, "c.xs2a.XS1_CT_WRITE8"]], "xs2a.xs1_ct_writec (c macro)": [[62, "c.xs2a.XS1_CT_WRITEC"]], "xs2a.xs1_ct_writen (c macro)": [[62, "c.xs2a.XS1_CT_WRITEN"]], "xs2a.xs1_dbg_buffer_words (c macro)": [[62, "c.xs2a.XS1_DBG_BUFFER_WORDS"]], "xs2a.xs1_dbg_cause_dcall (c macro)": [[62, "c.xs2a.XS1_DBG_CAUSE_DCALL"]], "xs2a.xs1_dbg_cause_dwatch (c macro)": [[62, "c.xs2a.XS1_DBG_CAUSE_DWATCH"]], "xs2a.xs1_dbg_cause_host (c macro)": [[62, "c.xs2a.XS1_DBG_CAUSE_HOST"]], "xs2a.xs1_dbg_cause_ibreak (c macro)": [[62, "c.xs2a.XS1_DBG_CAUSE_IBREAK"]], "xs2a.xs1_dbg_cause_none (c macro)": [[62, "c.xs2a.XS1_DBG_CAUSE_NONE"]], "xs2a.xs1_dbg_cause_rwatch (c macro)": [[62, "c.xs2a.XS1_DBG_CAUSE_RWATCH"]], "xs2a.xs1_dbg_cmd_ack (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_ACK"]], "xs2a.xs1_dbg_cmd_call (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_CALL"]], "xs2a.xs1_dbg_cmd_getps (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_GETPS"]], "xs2a.xs1_dbg_cmd_getstate (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_GETSTATE"]], "xs2a.xs1_dbg_cmd_nack (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_NACK"]], "xs2a.xs1_dbg_cmd_read (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_READ"]], "xs2a.xs1_dbg_cmd_read4pi (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_READ4PI"]], "xs2a.xs1_dbg_cmd_rfdbg (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_RFDBG"]], "xs2a.xs1_dbg_cmd_setps (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_SETPS"]], "xs2a.xs1_dbg_cmd_setstate (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_SETSTATE"]], "xs2a.xs1_dbg_cmd_write (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_WRITE"]], "xs2a.xs1_dbg_cmd_write4pi (c macro)": [[62, "c.xs2a.XS1_DBG_CMD_WRITE4PI"]], "xs2a.xs1_dbg_ctrl_pswitch_ro (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_ext (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_ext_mask (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT_MASK"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_ext_set (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SET"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_ext_shift (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SHIFT"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_ext_size (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SIZE"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_mask (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_MASK"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_set (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_SET"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_shift (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_SHIFT"]], "xs2a.xs1_dbg_ctrl_pswitch_ro_size (c macro)": [[62, "c.xs2a.XS1_DBG_CTRL_PSWITCH_RO_SIZE"]], "xs2a.xs1_dbg_int_in_dbg (c macro)": [[62, "c.xs2a.XS1_DBG_INT_IN_DBG"]], "xs2a.xs1_dbg_int_in_dbg_mask (c macro)": [[62, "c.xs2a.XS1_DBG_INT_IN_DBG_MASK"]], "xs2a.xs1_dbg_int_in_dbg_set (c macro)": [[62, "c.xs2a.XS1_DBG_INT_IN_DBG_SET"]], "xs2a.xs1_dbg_int_in_dbg_shift (c macro)": [[62, "c.xs2a.XS1_DBG_INT_IN_DBG_SHIFT"]], "xs2a.xs1_dbg_int_in_dbg_size (c macro)": [[62, "c.xs2a.XS1_DBG_INT_IN_DBG_SIZE"]], "xs2a.xs1_dbg_int_req_dbg (c macro)": [[62, "c.xs2a.XS1_DBG_INT_REQ_DBG"]], "xs2a.xs1_dbg_int_req_dbg_mask (c macro)": [[62, "c.xs2a.XS1_DBG_INT_REQ_DBG_MASK"]], "xs2a.xs1_dbg_int_req_dbg_set (c macro)": [[62, "c.xs2a.XS1_DBG_INT_REQ_DBG_SET"]], "xs2a.xs1_dbg_int_req_dbg_shift (c macro)": [[62, "c.xs2a.XS1_DBG_INT_REQ_DBG_SHIFT"]], "xs2a.xs1_dbg_int_req_dbg_size (c macro)": [[62, "c.xs2a.XS1_DBG_INT_REQ_DBG_SIZE"]], "xs2a.xs1_dbg_run_ctrl_stop (c macro)": [[62, "c.xs2a.XS1_DBG_RUN_CTRL_STOP"]], "xs2a.xs1_dbg_run_ctrl_stop_mask (c macro)": [[62, "c.xs2a.XS1_DBG_RUN_CTRL_STOP_MASK"]], "xs2a.xs1_dbg_run_ctrl_stop_set (c macro)": [[62, "c.xs2a.XS1_DBG_RUN_CTRL_STOP_SET"]], "xs2a.xs1_dbg_run_ctrl_stop_shift (c macro)": [[62, "c.xs2a.XS1_DBG_RUN_CTRL_STOP_SHIFT"]], "xs2a.xs1_dbg_run_ctrl_stop_size (c macro)": [[62, "c.xs2a.XS1_DBG_RUN_CTRL_STOP_SIZE"]], "xs2a.xs1_dbg_type_cause (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_CAUSE"]], "xs2a.xs1_dbg_type_cause_mask (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_CAUSE_MASK"]], "xs2a.xs1_dbg_type_cause_set (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_CAUSE_SET"]], "xs2a.xs1_dbg_type_cause_shift (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_CAUSE_SHIFT"]], "xs2a.xs1_dbg_type_cause_size (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_CAUSE_SIZE"]], "xs2a.xs1_dbg_type_hw_num (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_HW_NUM"]], "xs2a.xs1_dbg_type_hw_num_mask (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_HW_NUM_MASK"]], "xs2a.xs1_dbg_type_hw_num_set (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_HW_NUM_SET"]], "xs2a.xs1_dbg_type_hw_num_shift (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_HW_NUM_SHIFT"]], "xs2a.xs1_dbg_type_hw_num_size (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_HW_NUM_SIZE"]], "xs2a.xs1_dbg_type_t_num (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_T_NUM"]], "xs2a.xs1_dbg_type_t_num_mask (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_T_NUM_MASK"]], "xs2a.xs1_dbg_type_t_num_set (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_T_NUM_SET"]], "xs2a.xs1_dbg_type_t_num_shift (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_T_NUM_SHIFT"]], "xs2a.xs1_dbg_type_t_num_size (c macro)": [[62, "c.xs2a.XS1_DBG_TYPE_T_NUM_SIZE"]], "xs2a.xs1_dbg_t_num_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_NUM_NUM"]], "xs2a.xs1_dbg_t_num_num_mask (c macro)": [[62, "c.xs2a.XS1_DBG_T_NUM_NUM_MASK"]], "xs2a.xs1_dbg_t_num_num_set (c macro)": [[62, "c.xs2a.XS1_DBG_T_NUM_NUM_SET"]], "xs2a.xs1_dbg_t_num_num_shift (c macro)": [[62, "c.xs2a.XS1_DBG_T_NUM_NUM_SHIFT"]], "xs2a.xs1_dbg_t_num_num_size (c macro)": [[62, "c.xs2a.XS1_DBG_T_NUM_NUM_SIZE"]], "xs2a.xs1_dbg_t_reg_cp_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_CP_NUM"]], "xs2a.xs1_dbg_t_reg_dp_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_DP_NUM"]], "xs2a.xs1_dbg_t_reg_ed_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_ED_NUM"]], "xs2a.xs1_dbg_t_reg_et_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_ET_NUM"]], "xs2a.xs1_dbg_t_reg_id_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_ID_NUM"]], "xs2a.xs1_dbg_t_reg_kep_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_KEP_NUM"]], "xs2a.xs1_dbg_t_reg_ksp_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_KSP_NUM"]], "xs2a.xs1_dbg_t_reg_lr_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_LR_NUM"]], "xs2a.xs1_dbg_t_reg_pc_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_PC_NUM"]], "xs2a.xs1_dbg_t_reg_reg (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_REG"]], "xs2a.xs1_dbg_t_reg_reg_mask (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_REG_MASK"]], "xs2a.xs1_dbg_t_reg_reg_set (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_REG_SET"]], "xs2a.xs1_dbg_t_reg_reg_shift (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_REG_SHIFT"]], "xs2a.xs1_dbg_t_reg_reg_size (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_REG_SIZE"]], "xs2a.xs1_dbg_t_reg_sed_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_SED_NUM"]], "xs2a.xs1_dbg_t_reg_spc_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_SPC_NUM"]], "xs2a.xs1_dbg_t_reg_sp_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_SP_NUM"]], "xs2a.xs1_dbg_t_reg_sr_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_SR_NUM"]], "xs2a.xs1_dbg_t_reg_ssr_num (c macro)": [[62, "c.xs2a.XS1_DBG_T_REG_SSR_NUM"]], "xs2a.xs1_dbrk_condition (c macro)": [[62, "c.xs2a.XS1_DBRK_CONDITION"]], "xs2a.xs1_dbrk_condition_mask (c macro)": [[62, "c.xs2a.XS1_DBRK_CONDITION_MASK"]], "xs2a.xs1_dbrk_condition_set (c macro)": [[62, "c.xs2a.XS1_DBRK_CONDITION_SET"]], "xs2a.xs1_dbrk_condition_shift (c macro)": [[62, "c.xs2a.XS1_DBRK_CONDITION_SHIFT"]], "xs2a.xs1_dbrk_condition_size (c macro)": [[62, "c.xs2a.XS1_DBRK_CONDITION_SIZE"]], "xs2a.xs1_debug_vector (c macro)": [[62, "c.xs2a.XS1_DEBUG_VECTOR"]], "xs2a.xs1_device_id0_node (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_NODE"]], "xs2a.xs1_device_id0_node_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_NODE_MASK"]], "xs2a.xs1_device_id0_node_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_NODE_SET"]], "xs2a.xs1_device_id0_node_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_NODE_SHIFT"]], "xs2a.xs1_device_id0_node_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_NODE_SIZE"]], "xs2a.xs1_device_id0_pid (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_PID"]], "xs2a.xs1_device_id0_pid_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_PID_MASK"]], "xs2a.xs1_device_id0_pid_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_PID_SET"]], "xs2a.xs1_device_id0_pid_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_PID_SHIFT"]], "xs2a.xs1_device_id0_pid_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_PID_SIZE"]], "xs2a.xs1_device_id0_revision (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_REVISION"]], "xs2a.xs1_device_id0_revision_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_REVISION_MASK"]], "xs2a.xs1_device_id0_revision_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_REVISION_SET"]], "xs2a.xs1_device_id0_revision_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_REVISION_SHIFT"]], "xs2a.xs1_device_id0_revision_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_REVISION_SIZE"]], "xs2a.xs1_device_id0_revision_value (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_REVISION_VALUE"]], "xs2a.xs1_device_id0_version (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_VERSION"]], "xs2a.xs1_device_id0_version_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_VERSION_MASK"]], "xs2a.xs1_device_id0_version_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_VERSION_SET"]], "xs2a.xs1_device_id0_version_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_VERSION_SHIFT"]], "xs2a.xs1_device_id0_version_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_VERSION_SIZE"]], "xs2a.xs1_device_id0_version_value (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID0_VERSION_VALUE"]], "xs2a.xs1_device_id1_num_chanends (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS"]], "xs2a.xs1_device_id1_num_chanends_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS_MASK"]], "xs2a.xs1_device_id1_num_chanends_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS_SET"]], "xs2a.xs1_device_id1_num_chanends_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS_SHIFT"]], "xs2a.xs1_device_id1_num_chanends_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_CHANENDS_SIZE"]], "xs2a.xs1_device_id1_num_locks (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS"]], "xs2a.xs1_device_id1_num_locks_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS_MASK"]], "xs2a.xs1_device_id1_num_locks_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS_SET"]], "xs2a.xs1_device_id1_num_locks_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS_SHIFT"]], "xs2a.xs1_device_id1_num_locks_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_LOCKS_SIZE"]], "xs2a.xs1_device_id1_num_syncs (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS"]], "xs2a.xs1_device_id1_num_syncs_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS_MASK"]], "xs2a.xs1_device_id1_num_syncs_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS_SET"]], "xs2a.xs1_device_id1_num_syncs_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS_SHIFT"]], "xs2a.xs1_device_id1_num_syncs_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_SYNCS_SIZE"]], "xs2a.xs1_device_id1_num_threads (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS"]], "xs2a.xs1_device_id1_num_threads_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS_MASK"]], "xs2a.xs1_device_id1_num_threads_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS_SET"]], "xs2a.xs1_device_id1_num_threads_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS_SHIFT"]], "xs2a.xs1_device_id1_num_threads_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID1_NUM_THREADS_SIZE"]], "xs2a.xs1_device_id2_num_clkblks (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS"]], "xs2a.xs1_device_id2_num_clkblks_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS_MASK"]], "xs2a.xs1_device_id2_num_clkblks_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS_SET"]], "xs2a.xs1_device_id2_num_clkblks_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS_SHIFT"]], "xs2a.xs1_device_id2_num_clkblks_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_CLKBLKS_SIZE"]], "xs2a.xs1_device_id2_num_timers (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS"]], "xs2a.xs1_device_id2_num_timers_mask (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS_MASK"]], "xs2a.xs1_device_id2_num_timers_set (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS_SET"]], "xs2a.xs1_device_id2_num_timers_shift (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS_SHIFT"]], "xs2a.xs1_device_id2_num_timers_size (c macro)": [[62, "c.xs2a.XS1_DEVICE_ID2_NUM_TIMERS_SIZE"]], "xs2a.xs1_dim0_dir (c macro)": [[62, "c.xs2a.XS1_DIM0_DIR"]], "xs2a.xs1_dim0_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM0_DIR_MASK"]], "xs2a.xs1_dim0_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM0_DIR_SET"]], "xs2a.xs1_dim0_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM0_DIR_SHIFT"]], "xs2a.xs1_dim0_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM0_DIR_SIZE"]], "xs2a.xs1_dim1_dir (c macro)": [[62, "c.xs2a.XS1_DIM1_DIR"]], "xs2a.xs1_dim1_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM1_DIR_MASK"]], "xs2a.xs1_dim1_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM1_DIR_SET"]], "xs2a.xs1_dim1_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM1_DIR_SHIFT"]], "xs2a.xs1_dim1_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM1_DIR_SIZE"]], "xs2a.xs1_dim2_dir (c macro)": [[62, "c.xs2a.XS1_DIM2_DIR"]], "xs2a.xs1_dim2_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM2_DIR_MASK"]], "xs2a.xs1_dim2_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM2_DIR_SET"]], "xs2a.xs1_dim2_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM2_DIR_SHIFT"]], "xs2a.xs1_dim2_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM2_DIR_SIZE"]], "xs2a.xs1_dim3_dir (c macro)": [[62, "c.xs2a.XS1_DIM3_DIR"]], "xs2a.xs1_dim3_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM3_DIR_MASK"]], "xs2a.xs1_dim3_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM3_DIR_SET"]], "xs2a.xs1_dim3_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM3_DIR_SHIFT"]], "xs2a.xs1_dim3_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM3_DIR_SIZE"]], "xs2a.xs1_dim4_dir (c macro)": [[62, "c.xs2a.XS1_DIM4_DIR"]], "xs2a.xs1_dim4_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM4_DIR_MASK"]], "xs2a.xs1_dim4_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM4_DIR_SET"]], "xs2a.xs1_dim4_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM4_DIR_SHIFT"]], "xs2a.xs1_dim4_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM4_DIR_SIZE"]], "xs2a.xs1_dim5_dir (c macro)": [[62, "c.xs2a.XS1_DIM5_DIR"]], "xs2a.xs1_dim5_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM5_DIR_MASK"]], "xs2a.xs1_dim5_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM5_DIR_SET"]], "xs2a.xs1_dim5_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM5_DIR_SHIFT"]], "xs2a.xs1_dim5_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM5_DIR_SIZE"]], "xs2a.xs1_dim6_dir (c macro)": [[62, "c.xs2a.XS1_DIM6_DIR"]], "xs2a.xs1_dim6_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM6_DIR_MASK"]], "xs2a.xs1_dim6_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM6_DIR_SET"]], "xs2a.xs1_dim6_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM6_DIR_SHIFT"]], "xs2a.xs1_dim6_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM6_DIR_SIZE"]], "xs2a.xs1_dim7_dir (c macro)": [[62, "c.xs2a.XS1_DIM7_DIR"]], "xs2a.xs1_dim7_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM7_DIR_MASK"]], "xs2a.xs1_dim7_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM7_DIR_SET"]], "xs2a.xs1_dim7_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM7_DIR_SHIFT"]], "xs2a.xs1_dim7_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM7_DIR_SIZE"]], "xs2a.xs1_dim8_dir (c macro)": [[62, "c.xs2a.XS1_DIM8_DIR"]], "xs2a.xs1_dim8_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM8_DIR_MASK"]], "xs2a.xs1_dim8_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM8_DIR_SET"]], "xs2a.xs1_dim8_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM8_DIR_SHIFT"]], "xs2a.xs1_dim8_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM8_DIR_SIZE"]], "xs2a.xs1_dim9_dir (c macro)": [[62, "c.xs2a.XS1_DIM9_DIR"]], "xs2a.xs1_dim9_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIM9_DIR_MASK"]], "xs2a.xs1_dim9_dir_set (c macro)": [[62, "c.xs2a.XS1_DIM9_DIR_SET"]], "xs2a.xs1_dim9_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIM9_DIR_SHIFT"]], "xs2a.xs1_dim9_dir_size (c macro)": [[62, "c.xs2a.XS1_DIM9_DIR_SIZE"]], "xs2a.xs1_dima_dir (c macro)": [[62, "c.xs2a.XS1_DIMA_DIR"]], "xs2a.xs1_dima_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIMA_DIR_MASK"]], "xs2a.xs1_dima_dir_set (c macro)": [[62, "c.xs2a.XS1_DIMA_DIR_SET"]], "xs2a.xs1_dima_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIMA_DIR_SHIFT"]], "xs2a.xs1_dima_dir_size (c macro)": [[62, "c.xs2a.XS1_DIMA_DIR_SIZE"]], "xs2a.xs1_dimb_dir (c macro)": [[62, "c.xs2a.XS1_DIMB_DIR"]], "xs2a.xs1_dimb_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIMB_DIR_MASK"]], "xs2a.xs1_dimb_dir_set (c macro)": [[62, "c.xs2a.XS1_DIMB_DIR_SET"]], "xs2a.xs1_dimb_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIMB_DIR_SHIFT"]], "xs2a.xs1_dimb_dir_size (c macro)": [[62, "c.xs2a.XS1_DIMB_DIR_SIZE"]], "xs2a.xs1_dimc_dir (c macro)": [[62, "c.xs2a.XS1_DIMC_DIR"]], "xs2a.xs1_dimc_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIMC_DIR_MASK"]], "xs2a.xs1_dimc_dir_set (c macro)": [[62, "c.xs2a.XS1_DIMC_DIR_SET"]], "xs2a.xs1_dimc_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIMC_DIR_SHIFT"]], "xs2a.xs1_dimc_dir_size (c macro)": [[62, "c.xs2a.XS1_DIMC_DIR_SIZE"]], "xs2a.xs1_dimd_dir (c macro)": [[62, "c.xs2a.XS1_DIMD_DIR"]], "xs2a.xs1_dimd_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIMD_DIR_MASK"]], "xs2a.xs1_dimd_dir_set (c macro)": [[62, "c.xs2a.XS1_DIMD_DIR_SET"]], "xs2a.xs1_dimd_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIMD_DIR_SHIFT"]], "xs2a.xs1_dimd_dir_size (c macro)": [[62, "c.xs2a.XS1_DIMD_DIR_SIZE"]], "xs2a.xs1_dime_dir (c macro)": [[62, "c.xs2a.XS1_DIME_DIR"]], "xs2a.xs1_dime_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIME_DIR_MASK"]], "xs2a.xs1_dime_dir_set (c macro)": [[62, "c.xs2a.XS1_DIME_DIR_SET"]], "xs2a.xs1_dime_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIME_DIR_SHIFT"]], "xs2a.xs1_dime_dir_size (c macro)": [[62, "c.xs2a.XS1_DIME_DIR_SIZE"]], "xs2a.xs1_dimf_dir (c macro)": [[62, "c.xs2a.XS1_DIMF_DIR"]], "xs2a.xs1_dimf_dir_mask (c macro)": [[62, "c.xs2a.XS1_DIMF_DIR_MASK"]], "xs2a.xs1_dimf_dir_set (c macro)": [[62, "c.xs2a.XS1_DIMF_DIR_SET"]], "xs2a.xs1_dimf_dir_shift (c macro)": [[62, "c.xs2a.XS1_DIMF_DIR_SHIFT"]], "xs2a.xs1_dimf_dir_size (c macro)": [[62, "c.xs2a.XS1_DIMF_DIR_SIZE"]], "xs2a.xs1_eom_token (c macro)": [[62, "c.xs2a.XS1_EOM_TOKEN"]], "xs2a.xs1_et_arithmetic (c macro)": [[62, "c.xs2a.XS1_ET_ARITHMETIC"]], "xs2a.xs1_et_ecall (c macro)": [[62, "c.xs2a.XS1_ET_ECALL"]], "xs2a.xs1_et_illegal_instruction (c macro)": [[62, "c.xs2a.XS1_ET_ILLEGAL_INSTRUCTION"]], "xs2a.xs1_et_illegal_pc (c macro)": [[62, "c.xs2a.XS1_ET_ILLEGAL_PC"]], "xs2a.xs1_et_illegal_ps (c macro)": [[62, "c.xs2a.XS1_ET_ILLEGAL_PS"]], "xs2a.xs1_et_illegal_resource (c macro)": [[62, "c.xs2a.XS1_ET_ILLEGAL_RESOURCE"]], "xs2a.xs1_et_iolane (c macro)": [[62, "c.xs2a.XS1_ET_IOLANE"]], "xs2a.xs1_et_kcall (c macro)": [[62, "c.xs2a.XS1_ET_KCALL"]], "xs2a.xs1_et_link_error (c macro)": [[62, "c.xs2a.XS1_ET_LINK_ERROR"]], "xs2a.xs1_et_load_store (c macro)": [[62, "c.xs2a.XS1_ET_LOAD_STORE"]], "xs2a.xs1_et_none (c macro)": [[62, "c.xs2a.XS1_ET_NONE"]], "xs2a.xs1_et_resource_dep (c macro)": [[62, "c.xs2a.XS1_ET_RESOURCE_DEP"]], "xs2a.xs1_exception_type (c macro)": [[62, "c.xs2a.XS1_EXCEPTION_TYPE"]], "xs2a.xs1_exception_type_mask (c macro)": [[62, "c.xs2a.XS1_EXCEPTION_TYPE_MASK"]], "xs2a.xs1_exception_type_set (c macro)": [[62, "c.xs2a.XS1_EXCEPTION_TYPE_SET"]], "xs2a.xs1_exception_type_shift (c macro)": [[62, "c.xs2a.XS1_EXCEPTION_TYPE_SHIFT"]], "xs2a.xs1_exception_type_size (c macro)": [[62, "c.xs2a.XS1_EXCEPTION_TYPE_SIZE"]], "xs2a.xs1_global_debug_enable_global_debug_req (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ"]], "xs2a.xs1_global_debug_enable_global_debug_req_mask (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK"]], "xs2a.xs1_global_debug_enable_global_debug_req_set (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET"]], "xs2a.xs1_global_debug_enable_global_debug_req_shift (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT"]], "xs2a.xs1_global_debug_enable_global_debug_req_size (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE"]], "xs2a.xs1_global_debug_enable_indebug (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG"]], "xs2a.xs1_global_debug_enable_indebug_mask (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK"]], "xs2a.xs1_global_debug_enable_indebug_set (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SET"]], "xs2a.xs1_global_debug_enable_indebug_shift (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT"]], "xs2a.xs1_global_debug_enable_indebug_size (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE"]], "xs2a.xs1_global_debug_source_external_pad_indebug (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG"]], "xs2a.xs1_global_debug_source_external_pad_indebug_mask (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK"]], "xs2a.xs1_global_debug_source_external_pad_indebug_set (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET"]], "xs2a.xs1_global_debug_source_external_pad_indebug_shift (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT"]], "xs2a.xs1_global_debug_source_external_pad_indebug_size (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE"]], "xs2a.xs1_global_debug_source_xcore0_indebug (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG"]], "xs2a.xs1_global_debug_source_xcore0_indebug_mask (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK"]], "xs2a.xs1_global_debug_source_xcore0_indebug_set (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET"]], "xs2a.xs1_global_debug_source_xcore0_indebug_shift (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT"]], "xs2a.xs1_global_debug_source_xcore0_indebug_size (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE"]], "xs2a.xs1_global_debug_source_xcore1_indebug (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG"]], "xs2a.xs1_global_debug_source_xcore1_indebug_mask (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_MASK"]], "xs2a.xs1_global_debug_source_xcore1_indebug_set (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SET"]], "xs2a.xs1_global_debug_source_xcore1_indebug_shift (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SHIFT"]], "xs2a.xs1_global_debug_source_xcore1_indebug_size (c macro)": [[62, "c.xs2a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SIZE"]], "xs2a.xs1_header_1byte_channum (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM"]], "xs2a.xs1_header_1byte_channum_mask (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM_MASK"]], "xs2a.xs1_header_1byte_channum_set (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM_SET"]], "xs2a.xs1_header_1byte_channum_shift (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM_SHIFT"]], "xs2a.xs1_header_1byte_channum_size (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_CHANNUM_SIZE"]], "xs2a.xs1_header_1byte_node (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_NODE"]], "xs2a.xs1_header_1byte_node_mask (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_NODE_MASK"]], "xs2a.xs1_header_1byte_node_set (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_NODE_SET"]], "xs2a.xs1_header_1byte_node_shift (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_NODE_SHIFT"]], "xs2a.xs1_header_1byte_node_size (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_NODE_SIZE"]], "xs2a.xs1_header_1byte_processor (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR"]], "xs2a.xs1_header_1byte_processor_mask (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR_MASK"]], "xs2a.xs1_header_1byte_processor_set (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR_SET"]], "xs2a.xs1_header_1byte_processor_shift (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR_SHIFT"]], "xs2a.xs1_header_1byte_processor_size (c macro)": [[62, "c.xs2a.XS1_HEADER_1BYTE_PROCESSOR_SIZE"]], "xs2a.xs1_header_3byte_channum (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM"]], "xs2a.xs1_header_3byte_channum_mask (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM_MASK"]], "xs2a.xs1_header_3byte_channum_set (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM_SET"]], "xs2a.xs1_header_3byte_channum_shift (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM_SHIFT"]], "xs2a.xs1_header_3byte_channum_size (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_CHANNUM_SIZE"]], "xs2a.xs1_header_3byte_node (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_NODE"]], "xs2a.xs1_header_3byte_node_mask (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_NODE_MASK"]], "xs2a.xs1_header_3byte_node_set (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_NODE_SET"]], "xs2a.xs1_header_3byte_node_shift (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_NODE_SHIFT"]], "xs2a.xs1_header_3byte_node_size (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_NODE_SIZE"]], "xs2a.xs1_header_3byte_processor (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR"]], "xs2a.xs1_header_3byte_processor_mask (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR_MASK"]], "xs2a.xs1_header_3byte_processor_set (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR_SET"]], "xs2a.xs1_header_3byte_processor_shift (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR_SHIFT"]], "xs2a.xs1_header_3byte_processor_size (c macro)": [[62, "c.xs2a.XS1_HEADER_3BYTE_PROCESSOR_SIZE"]], "xs2a.xs1_ibrk_condition (c macro)": [[62, "c.xs2a.XS1_IBRK_CONDITION"]], "xs2a.xs1_ibrk_condition_mask (c macro)": [[62, "c.xs2a.XS1_IBRK_CONDITION_MASK"]], "xs2a.xs1_ibrk_condition_set (c macro)": [[62, "c.xs2a.XS1_IBRK_CONDITION_SET"]], "xs2a.xs1_ibrk_condition_shift (c macro)": [[62, "c.xs2a.XS1_IBRK_CONDITION_SHIFT"]], "xs2a.xs1_ibrk_condition_size (c macro)": [[62, "c.xs2a.XS1_IBRK_CONDITION_SIZE"]], "xs2a.xs1_id_id (c macro)": [[62, "c.xs2a.XS1_ID_ID"]], "xs2a.xs1_id_id_mask (c macro)": [[62, "c.xs2a.XS1_ID_ID_MASK"]], "xs2a.xs1_id_id_set (c macro)": [[62, "c.xs2a.XS1_ID_ID_SET"]], "xs2a.xs1_id_id_shift (c macro)": [[62, "c.xs2a.XS1_ID_ID_SHIFT"]], "xs2a.xs1_id_id_size (c macro)": [[62, "c.xs2a.XS1_ID_ID_SIZE"]], "xs2a.xs1_junk (c macro)": [[62, "c.xs2a.XS1_JUNK"]], "xs2a.xs1_junk_mask (c macro)": [[62, "c.xs2a.XS1_JUNK_MASK"]], "xs2a.xs1_junk_set (c macro)": [[62, "c.xs2a.XS1_JUNK_SET"]], "xs2a.xs1_junk_shift (c macro)": [[62, "c.xs2a.XS1_JUNK_SHIFT"]], "xs2a.xs1_junk_size (c macro)": [[62, "c.xs2a.XS1_JUNK_SIZE"]], "xs2a.xs1_kcall_alignment (c macro)": [[62, "c.xs2a.XS1_KCALL_ALIGNMENT"]], "xs2a.xs1_kep_address_bits (c macro)": [[62, "c.xs2a.XS1_KEP_ADDRESS_BITS"]], "xs2a.xs1_kep_address_bits_mask (c macro)": [[62, "c.xs2a.XS1_KEP_ADDRESS_BITS_MASK"]], "xs2a.xs1_kep_address_bits_set (c macro)": [[62, "c.xs2a.XS1_KEP_ADDRESS_BITS_SET"]], "xs2a.xs1_kep_address_bits_shift (c macro)": [[62, "c.xs2a.XS1_KEP_ADDRESS_BITS_SHIFT"]], "xs2a.xs1_kep_address_bits_size (c macro)": [[62, "c.xs2a.XS1_KEP_ADDRESS_BITS_SIZE"]], "xs2a.xs1_kep_alignment (c macro)": [[62, "c.xs2a.XS1_KEP_ALIGNMENT"]], "xs2a.xs1_link_direction (c macro)": [[62, "c.xs2a.XS1_LINK_DIRECTION"]], "xs2a.xs1_link_direction_mask (c macro)": [[62, "c.xs2a.XS1_LINK_DIRECTION_MASK"]], "xs2a.xs1_link_direction_set (c macro)": [[62, "c.xs2a.XS1_LINK_DIRECTION_SET"]], "xs2a.xs1_link_direction_shift (c macro)": [[62, "c.xs2a.XS1_LINK_DIRECTION_SHIFT"]], "xs2a.xs1_link_direction_size (c macro)": [[62, "c.xs2a.XS1_LINK_DIRECTION_SIZE"]], "xs2a.xs1_link_dst_inuse (c macro)": [[62, "c.xs2a.XS1_LINK_DST_INUSE"]], "xs2a.xs1_link_dst_inuse_mask (c macro)": [[62, "c.xs2a.XS1_LINK_DST_INUSE_MASK"]], "xs2a.xs1_link_dst_inuse_set (c macro)": [[62, "c.xs2a.XS1_LINK_DST_INUSE_SET"]], "xs2a.xs1_link_dst_inuse_shift (c macro)": [[62, "c.xs2a.XS1_LINK_DST_INUSE_SHIFT"]], "xs2a.xs1_link_dst_inuse_size (c macro)": [[62, "c.xs2a.XS1_LINK_DST_INUSE_SIZE"]], "xs2a.xs1_link_junk (c macro)": [[62, "c.xs2a.XS1_LINK_JUNK"]], "xs2a.xs1_link_junk_mask (c macro)": [[62, "c.xs2a.XS1_LINK_JUNK_MASK"]], "xs2a.xs1_link_junk_set (c macro)": [[62, "c.xs2a.XS1_LINK_JUNK_SET"]], "xs2a.xs1_link_junk_shift (c macro)": [[62, "c.xs2a.XS1_LINK_JUNK_SHIFT"]], "xs2a.xs1_link_junk_size (c macro)": [[62, "c.xs2a.XS1_LINK_JUNK_SIZE"]], "xs2a.xs1_link_network (c macro)": [[62, "c.xs2a.XS1_LINK_NETWORK"]], "xs2a.xs1_link_network_mask (c macro)": [[62, "c.xs2a.XS1_LINK_NETWORK_MASK"]], "xs2a.xs1_link_network_set (c macro)": [[62, "c.xs2a.XS1_LINK_NETWORK_SET"]], "xs2a.xs1_link_network_shift (c macro)": [[62, "c.xs2a.XS1_LINK_NETWORK_SHIFT"]], "xs2a.xs1_link_network_size (c macro)": [[62, "c.xs2a.XS1_LINK_NETWORK_SIZE"]], "xs2a.xs1_link_src_inuse (c macro)": [[62, "c.xs2a.XS1_LINK_SRC_INUSE"]], "xs2a.xs1_link_src_inuse_mask (c macro)": [[62, "c.xs2a.XS1_LINK_SRC_INUSE_MASK"]], "xs2a.xs1_link_src_inuse_set (c macro)": [[62, "c.xs2a.XS1_LINK_SRC_INUSE_SET"]], "xs2a.xs1_link_src_inuse_shift (c macro)": [[62, "c.xs2a.XS1_LINK_SRC_INUSE_SHIFT"]], "xs2a.xs1_link_src_inuse_size (c macro)": [[62, "c.xs2a.XS1_LINK_SRC_INUSE_SIZE"]], "xs2a.xs1_lock_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_INUSE"]], "xs2a.xs1_lock_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_INUSE_MASK"]], "xs2a.xs1_lock_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_INUSE_SET"]], "xs2a.xs1_lock_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_lock_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_INUSE_SIZE"]], "xs2a.xs1_lock_ctrl0_ownt (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT"]], "xs2a.xs1_lock_ctrl0_ownt_mask (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_MASK"]], "xs2a.xs1_lock_ctrl0_ownt_set (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_SET"]], "xs2a.xs1_lock_ctrl0_ownt_shift (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_SHIFT"]], "xs2a.xs1_lock_ctrl0_ownt_size (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_SIZE"]], "xs2a.xs1_lock_ctrl0_ownt_v (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V"]], "xs2a.xs1_lock_ctrl0_ownt_v_mask (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V_MASK"]], "xs2a.xs1_lock_ctrl0_ownt_v_set (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V_SET"]], "xs2a.xs1_lock_ctrl0_ownt_v_shift (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V_SHIFT"]], "xs2a.xs1_lock_ctrl0_ownt_v_size (c macro)": [[62, "c.xs2a.XS1_LOCK_CTRL0_OWNT_V_SIZE"]], "xs2a.xs1_lock_tbv0_waiting (c macro)": [[62, "c.xs2a.XS1_LOCK_TBV0_WAITING"]], "xs2a.xs1_lock_tbv0_waiting_mask (c macro)": [[62, "c.xs2a.XS1_LOCK_TBV0_WAITING_MASK"]], "xs2a.xs1_lock_tbv0_waiting_set (c macro)": [[62, "c.xs2a.XS1_LOCK_TBV0_WAITING_SET"]], "xs2a.xs1_lock_tbv0_waiting_shift (c macro)": [[62, "c.xs2a.XS1_LOCK_TBV0_WAITING_SHIFT"]], "xs2a.xs1_lock_tbv0_waiting_size (c macro)": [[62, "c.xs2a.XS1_LOCK_TBV0_WAITING_SIZE"]], "xs2a.xs1_log2_num_dbg_scratch_regs (c macro)": [[62, "c.xs2a.XS1_LOG2_NUM_DBG_SCRATCH_REGS"]], "xs2a.xs1_mmap_ctrl0_asid (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_ASID"]], "xs2a.xs1_mmap_ctrl0_asid_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_ASID_MASK"]], "xs2a.xs1_mmap_ctrl0_asid_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_ASID_SET"]], "xs2a.xs1_mmap_ctrl0_asid_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_ASID_SHIFT"]], "xs2a.xs1_mmap_ctrl0_asid_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_ASID_SIZE"]], "xs2a.xs1_mmap_ctrl0_global (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL"]], "xs2a.xs1_mmap_ctrl0_global_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL_MASK"]], "xs2a.xs1_mmap_ctrl0_global_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL_SET"]], "xs2a.xs1_mmap_ctrl0_global_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL_SHIFT"]], "xs2a.xs1_mmap_ctrl0_global_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_GLOBAL_SIZE"]], "xs2a.xs1_mmap_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_INUSE"]], "xs2a.xs1_mmap_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_INUSE_MASK"]], "xs2a.xs1_mmap_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_INUSE_SET"]], "xs2a.xs1_mmap_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_mmap_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_INUSE_SIZE"]], "xs2a.xs1_mmap_ctrl0_length (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LENGTH"]], "xs2a.xs1_mmap_ctrl0_length_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LENGTH_MASK"]], "xs2a.xs1_mmap_ctrl0_length_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LENGTH_SET"]], "xs2a.xs1_mmap_ctrl0_length_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LENGTH_SHIFT"]], "xs2a.xs1_mmap_ctrl0_length_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LENGTH_SIZE"]], "xs2a.xs1_mmap_ctrl0_lock (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LOCK"]], "xs2a.xs1_mmap_ctrl0_lock_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LOCK_MASK"]], "xs2a.xs1_mmap_ctrl0_lock_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LOCK_SET"]], "xs2a.xs1_mmap_ctrl0_lock_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LOCK_SHIFT"]], "xs2a.xs1_mmap_ctrl0_lock_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_LOCK_SIZE"]], "xs2a.xs1_mmap_ctrl0_phy_addr (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR"]], "xs2a.xs1_mmap_ctrl0_phy_addr_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR_MASK"]], "xs2a.xs1_mmap_ctrl0_phy_addr_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR_SET"]], "xs2a.xs1_mmap_ctrl0_phy_addr_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR_SHIFT"]], "xs2a.xs1_mmap_ctrl0_phy_addr_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_PHY_ADDR_SIZE"]], "xs2a.xs1_mmap_ctrl0_ro (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_RO"]], "xs2a.xs1_mmap_ctrl0_ro_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_RO_MASK"]], "xs2a.xs1_mmap_ctrl0_ro_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_RO_SET"]], "xs2a.xs1_mmap_ctrl0_ro_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_RO_SHIFT"]], "xs2a.xs1_mmap_ctrl0_ro_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL0_RO_SIZE"]], "xs2a.xs1_mmap_ctrl1_threads_en (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN"]], "xs2a.xs1_mmap_ctrl1_threads_en_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN_MASK"]], "xs2a.xs1_mmap_ctrl1_threads_en_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN_SET"]], "xs2a.xs1_mmap_ctrl1_threads_en_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN_SHIFT"]], "xs2a.xs1_mmap_ctrl1_threads_en_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_THREADS_EN_SIZE"]], "xs2a.xs1_mmap_ctrl1_virt_addr (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR"]], "xs2a.xs1_mmap_ctrl1_virt_addr_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR_MASK"]], "xs2a.xs1_mmap_ctrl1_virt_addr_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR_SET"]], "xs2a.xs1_mmap_ctrl1_virt_addr_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR_SHIFT"]], "xs2a.xs1_mmap_ctrl1_virt_addr_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL1_VIRT_ADDR_SIZE"]], "xs2a.xs1_mmap_ctrl2_age (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_AGE"]], "xs2a.xs1_mmap_ctrl2_age_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_AGE_MASK"]], "xs2a.xs1_mmap_ctrl2_age_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_AGE_SET"]], "xs2a.xs1_mmap_ctrl2_age_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_AGE_SHIFT"]], "xs2a.xs1_mmap_ctrl2_age_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_AGE_SIZE"]], "xs2a.xs1_mmap_ctrl2_owner (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_OWNER"]], "xs2a.xs1_mmap_ctrl2_owner_mask (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_OWNER_MASK"]], "xs2a.xs1_mmap_ctrl2_owner_set (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_OWNER_SET"]], "xs2a.xs1_mmap_ctrl2_owner_shift (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_OWNER_SHIFT"]], "xs2a.xs1_mmap_ctrl2_owner_size (c macro)": [[62, "c.xs2a.XS1_MMAP_CTRL2_OWNER_SIZE"]], "xs2a.xs1_nack_token (c macro)": [[62, "c.xs2a.XS1_NACK_TOKEN"]], "xs2a.xs1_network (c macro)": [[62, "c.xs2a.XS1_NETWORK"]], "xs2a.xs1_network_mask (c macro)": [[62, "c.xs2a.XS1_NETWORK_MASK"]], "xs2a.xs1_network_set (c macro)": [[62, "c.xs2a.XS1_NETWORK_SET"]], "xs2a.xs1_network_shift (c macro)": [[62, "c.xs2a.XS1_NETWORK_SHIFT"]], "xs2a.xs1_network_size (c macro)": [[62, "c.xs2a.XS1_NETWORK_SIZE"]], "xs2a.xs1_num_16bit_gpio_ports (c macro)": [[62, "c.xs2a.XS1_NUM_16BIT_GPIO_PORTS"]], "xs2a.xs1_num_16bit_periph_ports (c macro)": [[62, "c.xs2a.XS1_NUM_16BIT_PERIPH_PORTS"]], "xs2a.xs1_num_16bit_ports (c macro)": [[62, "c.xs2a.XS1_NUM_16BIT_PORTS"]], "xs2a.xs1_num_1bit_gpio_ports (c macro)": [[62, "c.xs2a.XS1_NUM_1BIT_GPIO_PORTS"]], "xs2a.xs1_num_1bit_ports (c macro)": [[62, "c.xs2a.XS1_NUM_1BIT_PORTS"]], "xs2a.xs1_num_32bit_gpio_ports (c macro)": [[62, "c.xs2a.XS1_NUM_32BIT_GPIO_PORTS"]], "xs2a.xs1_num_32bit_periph_ports (c macro)": [[62, "c.xs2a.XS1_NUM_32BIT_PERIPH_PORTS"]], "xs2a.xs1_num_32bit_ports (c macro)": [[62, "c.xs2a.XS1_NUM_32BIT_PORTS"]], "xs2a.xs1_num_4bit_gpio_ports (c macro)": [[62, "c.xs2a.XS1_NUM_4BIT_GPIO_PORTS"]], "xs2a.xs1_num_4bit_ports (c macro)": [[62, "c.xs2a.XS1_NUM_4BIT_PORTS"]], "xs2a.xs1_num_8bit_gpio_ports (c macro)": [[62, "c.xs2a.XS1_NUM_8BIT_GPIO_PORTS"]], "xs2a.xs1_num_8bit_ports (c macro)": [[62, "c.xs2a.XS1_NUM_8BIT_PORTS"]], "xs2a.xs1_num_chanends (c macro)": [[62, "c.xs2a.XS1_NUM_CHANENDS"]], "xs2a.xs1_num_clkblks (c macro)": [[62, "c.xs2a.XS1_NUM_CLKBLKS"]], "xs2a.xs1_num_dbg_dwatch (c macro)": [[62, "c.xs2a.XS1_NUM_DBG_DWATCH"]], "xs2a.xs1_num_dbg_ibreak (c macro)": [[62, "c.xs2a.XS1_NUM_DBG_IBREAK"]], "xs2a.xs1_num_dbg_rwatch (c macro)": [[62, "c.xs2a.XS1_NUM_DBG_RWATCH"]], "xs2a.xs1_num_dbg_scratch_regs (c macro)": [[62, "c.xs2a.XS1_NUM_DBG_SCRATCH_REGS"]], "xs2a.xs1_num_locks (c macro)": [[62, "c.xs2a.XS1_NUM_LOCKS"]], "xs2a.xs1_num_mmaps (c macro)": [[62, "c.xs2a.XS1_NUM_MMAPS"]], "xs2a.xs1_num_networks (c macro)": [[62, "c.xs2a.XS1_NUM_NETWORKS"]], "xs2a.xs1_num_pswitch_dbg_scratch (c macro)": [[62, "c.xs2a.XS1_NUM_PSWITCH_DBG_SCRATCH"]], "xs2a.xs1_num_ps_dbg_dwatch_addr1 (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_DWATCH_ADDR1"]], "xs2a.xs1_num_ps_dbg_dwatch_addr2 (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_DWATCH_ADDR2"]], "xs2a.xs1_num_ps_dbg_dwatch_ctrl (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_DWATCH_CTRL"]], "xs2a.xs1_num_ps_dbg_ibreak_addr (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_IBREAK_ADDR"]], "xs2a.xs1_num_ps_dbg_ibreak_ctrl (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_IBREAK_CTRL"]], "xs2a.xs1_num_ps_dbg_rwatch_addr1 (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_RWATCH_ADDR1"]], "xs2a.xs1_num_ps_dbg_rwatch_addr2 (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_RWATCH_ADDR2"]], "xs2a.xs1_num_ps_dbg_rwatch_ctrl (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_RWATCH_CTRL"]], "xs2a.xs1_num_ps_dbg_scratch (c macro)": [[62, "c.xs2a.XS1_NUM_PS_DBG_SCRATCH"]], "xs2a.xs1_num_res_types (c macro)": [[62, "c.xs2a.XS1_NUM_RES_TYPES"]], "xs2a.xs1_num_sswitch_plink (c macro)": [[62, "c.xs2a.XS1_NUM_SSWITCH_PLINK"]], "xs2a.xs1_num_sswitch_slink (c macro)": [[62, "c.xs2a.XS1_NUM_SSWITCH_SLINK"]], "xs2a.xs1_num_sswitch_xlink (c macro)": [[62, "c.xs2a.XS1_NUM_SSWITCH_XLINK"]], "xs2a.xs1_num_sswitch_xstatic (c macro)": [[62, "c.xs2a.XS1_NUM_SSWITCH_XSTATIC"]], "xs2a.xs1_num_syncs (c macro)": [[62, "c.xs2a.XS1_NUM_SYNCS"]], "xs2a.xs1_num_threads (c macro)": [[62, "c.xs2a.XS1_NUM_THREADS"]], "xs2a.xs1_num_timers (c macro)": [[62, "c.xs2a.XS1_NUM_TIMERS"]], "xs2a.xs1_pause_token (c macro)": [[62, "c.xs2a.XS1_PAUSE_TOKEN"]], "xs2a.xs1_plink_src_target_id (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_ID"]], "xs2a.xs1_plink_src_target_id_mask (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_ID_MASK"]], "xs2a.xs1_plink_src_target_id_set (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_ID_SET"]], "xs2a.xs1_plink_src_target_id_shift (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_ID_SHIFT"]], "xs2a.xs1_plink_src_target_id_size (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_ID_SIZE"]], "xs2a.xs1_plink_src_target_type (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE"]], "xs2a.xs1_plink_src_target_type_mask (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE_MASK"]], "xs2a.xs1_plink_src_target_type_set (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE_SET"]], "xs2a.xs1_plink_src_target_type_shift (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE_SHIFT"]], "xs2a.xs1_plink_src_target_type_size (c macro)": [[62, "c.xs2a.XS1_PLINK_SRC_TARGET_TYPE_SIZE"]], "xs2a.xs1_pll_clk_disable (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DISABLE"]], "xs2a.xs1_pll_clk_disable_mask (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DISABLE_MASK"]], "xs2a.xs1_pll_clk_disable_set (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DISABLE_SET"]], "xs2a.xs1_pll_clk_disable_shift (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DISABLE_SHIFT"]], "xs2a.xs1_pll_clk_disable_size (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DISABLE_SIZE"]], "xs2a.xs1_pll_clk_divider (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DIVIDER"]], "xs2a.xs1_pll_clk_divider_mask (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DIVIDER_MASK"]], "xs2a.xs1_pll_clk_divider_set (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DIVIDER_SET"]], "xs2a.xs1_pll_clk_divider_shift (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DIVIDER_SHIFT"]], "xs2a.xs1_pll_clk_divider_size (c macro)": [[62, "c.xs2a.XS1_PLL_CLK_DIVIDER_SIZE"]], "xs2a.xs1_port_ctrl0_buffers (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_BUFFERS"]], "xs2a.xs1_port_ctrl0_buffers_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_BUFFERS_MASK"]], "xs2a.xs1_port_ctrl0_buffers_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_BUFFERS_SET"]], "xs2a.xs1_port_ctrl0_buffers_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_BUFFERS_SHIFT"]], "xs2a.xs1_port_ctrl0_buffers_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_BUFFERS_SIZE"]], "xs2a.xs1_port_ctrl0_cond (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_COND"]], "xs2a.xs1_port_ctrl0_cond_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_COND_MASK"]], "xs2a.xs1_port_ctrl0_cond_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_COND_SET"]], "xs2a.xs1_port_ctrl0_cond_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_COND_SHIFT"]], "xs2a.xs1_port_ctrl0_cond_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_COND_SIZE"]], "xs2a.xs1_port_ctrl0_direction (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_DIRECTION"]], "xs2a.xs1_port_ctrl0_direction_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_DIRECTION_MASK"]], "xs2a.xs1_port_ctrl0_direction_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_DIRECTION_SET"]], "xs2a.xs1_port_ctrl0_direction_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_DIRECTION_SHIFT"]], "xs2a.xs1_port_ctrl0_direction_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_DIRECTION_SIZE"]], "xs2a.xs1_port_ctrl0_ev_valid (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_EV_VALID"]], "xs2a.xs1_port_ctrl0_ev_valid_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_EV_VALID_MASK"]], "xs2a.xs1_port_ctrl0_ev_valid_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_EV_VALID_SET"]], "xs2a.xs1_port_ctrl0_ev_valid_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_EV_VALID_SHIFT"]], "xs2a.xs1_port_ctrl0_ev_valid_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_EV_VALID_SIZE"]], "xs2a.xs1_port_ctrl0_ie_enabled (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED"]], "xs2a.xs1_port_ctrl0_ie_enabled_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED_MASK"]], "xs2a.xs1_port_ctrl0_ie_enabled_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED_SET"]], "xs2a.xs1_port_ctrl0_ie_enabled_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED_SHIFT"]], "xs2a.xs1_port_ctrl0_ie_enabled_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_ENABLED_SIZE"]], "xs2a.xs1_port_ctrl0_ie_mode (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_MODE"]], "xs2a.xs1_port_ctrl0_ie_mode_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_MODE_MASK"]], "xs2a.xs1_port_ctrl0_ie_mode_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_MODE_SET"]], "xs2a.xs1_port_ctrl0_ie_mode_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_MODE_SHIFT"]], "xs2a.xs1_port_ctrl0_ie_mode_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_IE_MODE_SIZE"]], "xs2a.xs1_port_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INUSE"]], "xs2a.xs1_port_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INUSE_MASK"]], "xs2a.xs1_port_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INUSE_SET"]], "xs2a.xs1_port_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_port_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INUSE_SIZE"]], "xs2a.xs1_port_ctrl0_invert (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INVERT"]], "xs2a.xs1_port_ctrl0_invert_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INVERT_MASK"]], "xs2a.xs1_port_ctrl0_invert_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INVERT_SET"]], "xs2a.xs1_port_ctrl0_invert_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INVERT_SHIFT"]], "xs2a.xs1_port_ctrl0_invert_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_INVERT_SIZE"]], "xs2a.xs1_port_ctrl0_master_slave (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE"]], "xs2a.xs1_port_ctrl0_master_slave_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE_MASK"]], "xs2a.xs1_port_ctrl0_master_slave_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE_SET"]], "xs2a.xs1_port_ctrl0_master_slave_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE_SHIFT"]], "xs2a.xs1_port_ctrl0_master_slave_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_MASTER_SLAVE_SIZE"]], "xs2a.xs1_port_ctrl0_port_type (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE"]], "xs2a.xs1_port_ctrl0_port_type_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE_MASK"]], "xs2a.xs1_port_ctrl0_port_type_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE_SET"]], "xs2a.xs1_port_ctrl0_port_type_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE_SHIFT"]], "xs2a.xs1_port_ctrl0_port_type_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_PORT_TYPE_SIZE"]], "xs2a.xs1_port_ctrl0_ready_mode (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_READY_MODE"]], "xs2a.xs1_port_ctrl0_ready_mode_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_READY_MODE_MASK"]], "xs2a.xs1_port_ctrl0_ready_mode_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_READY_MODE_SET"]], "xs2a.xs1_port_ctrl0_ready_mode_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_READY_MODE_SHIFT"]], "xs2a.xs1_port_ctrl0_ready_mode_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_READY_MODE_SIZE"]], "xs2a.xs1_port_ctrl0_sdelay (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_SDELAY"]], "xs2a.xs1_port_ctrl0_sdelay_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_SDELAY_MASK"]], "xs2a.xs1_port_ctrl0_sdelay_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_SDELAY_SET"]], "xs2a.xs1_port_ctrl0_sdelay_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_SDELAY_SHIFT"]], "xs2a.xs1_port_ctrl0_sdelay_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_SDELAY_SIZE"]], "xs2a.xs1_port_ctrl0_t_num (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_NUM"]], "xs2a.xs1_port_ctrl0_t_num_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_NUM_MASK"]], "xs2a.xs1_port_ctrl0_t_num_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_NUM_SET"]], "xs2a.xs1_port_ctrl0_t_num_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_NUM_SHIFT"]], "xs2a.xs1_port_ctrl0_t_num_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_NUM_SIZE"]], "xs2a.xs1_port_ctrl0_t_waiting (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_WAITING"]], "xs2a.xs1_port_ctrl0_t_waiting_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_WAITING_MASK"]], "xs2a.xs1_port_ctrl0_t_waiting_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_WAITING_SET"]], "xs2a.xs1_port_ctrl0_t_waiting_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_WAITING_SHIFT"]], "xs2a.xs1_port_ctrl0_t_waiting_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL0_T_WAITING_SIZE"]], "xs2a.xs1_port_ctrl1_change_dir (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR"]], "xs2a.xs1_port_ctrl1_change_dir_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR_MASK"]], "xs2a.xs1_port_ctrl1_change_dir_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR_SET"]], "xs2a.xs1_port_ctrl1_change_dir_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR_SHIFT"]], "xs2a.xs1_port_ctrl1_change_dir_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_CHANGE_DIR_SIZE"]], "xs2a.xs1_port_ctrl1_drive (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_DRIVE"]], "xs2a.xs1_port_ctrl1_drive_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_DRIVE_MASK"]], "xs2a.xs1_port_ctrl1_drive_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_DRIVE_SET"]], "xs2a.xs1_port_ctrl1_drive_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_DRIVE_SHIFT"]], "xs2a.xs1_port_ctrl1_drive_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_DRIVE_SIZE"]], "xs2a.xs1_port_ctrl1_endin (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_ENDIN"]], "xs2a.xs1_port_ctrl1_endin_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_ENDIN_MASK"]], "xs2a.xs1_port_ctrl1_endin_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_ENDIN_SET"]], "xs2a.xs1_port_ctrl1_endin_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_ENDIN_SHIFT"]], "xs2a.xs1_port_ctrl1_endin_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_ENDIN_SIZE"]], "xs2a.xs1_port_ctrl1_hold_data (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA"]], "xs2a.xs1_port_ctrl1_hold_data_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA_MASK"]], "xs2a.xs1_port_ctrl1_hold_data_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA_SET"]], "xs2a.xs1_port_ctrl1_hold_data_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA_SHIFT"]], "xs2a.xs1_port_ctrl1_hold_data_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_HOLD_DATA_SIZE"]], "xs2a.xs1_port_ctrl1_inst_committed (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED"]], "xs2a.xs1_port_ctrl1_inst_committed_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED_MASK"]], "xs2a.xs1_port_ctrl1_inst_committed_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED_SET"]], "xs2a.xs1_port_ctrl1_inst_committed_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED_SHIFT"]], "xs2a.xs1_port_ctrl1_inst_committed_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_INST_COMMITTED_SIZE"]], "xs2a.xs1_port_ctrl1_sreg_count (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT"]], "xs2a.xs1_port_ctrl1_sreg_count_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT_MASK"]], "xs2a.xs1_port_ctrl1_sreg_count_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT_SET"]], "xs2a.xs1_port_ctrl1_sreg_count_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT_SHIFT"]], "xs2a.xs1_port_ctrl1_sreg_count_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SREG_COUNT_SIZE"]], "xs2a.xs1_port_ctrl1_syncr (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SYNCR"]], "xs2a.xs1_port_ctrl1_syncr_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SYNCR_MASK"]], "xs2a.xs1_port_ctrl1_syncr_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SYNCR_SET"]], "xs2a.xs1_port_ctrl1_syncr_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SYNCR_SHIFT"]], "xs2a.xs1_port_ctrl1_syncr_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_SYNCR_SIZE"]], "xs2a.xs1_port_ctrl1_timemet (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TIMEMET"]], "xs2a.xs1_port_ctrl1_timemet_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TIMEMET_MASK"]], "xs2a.xs1_port_ctrl1_timemet_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TIMEMET_SET"]], "xs2a.xs1_port_ctrl1_timemet_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TIMEMET_SHIFT"]], "xs2a.xs1_port_ctrl1_timemet_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TIMEMET_SIZE"]], "xs2a.xs1_port_ctrl1_treg_full (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL"]], "xs2a.xs1_port_ctrl1_treg_full_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL_MASK"]], "xs2a.xs1_port_ctrl1_treg_full_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL_SET"]], "xs2a.xs1_port_ctrl1_treg_full_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL_SHIFT"]], "xs2a.xs1_port_ctrl1_treg_full_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TREG_FULL_SIZE"]], "xs2a.xs1_port_ctrl1_twidth (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TWIDTH"]], "xs2a.xs1_port_ctrl1_twidth_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TWIDTH_MASK"]], "xs2a.xs1_port_ctrl1_twidth_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TWIDTH_SET"]], "xs2a.xs1_port_ctrl1_twidth_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TWIDTH_SHIFT"]], "xs2a.xs1_port_ctrl1_twidth_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_TWIDTH_SIZE"]], "xs2a.xs1_port_ctrl1_wait_for_time (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME"]], "xs2a.xs1_port_ctrl1_wait_for_time_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME_MASK"]], "xs2a.xs1_port_ctrl1_wait_for_time_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SET"]], "xs2a.xs1_port_ctrl1_wait_for_time_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SHIFT"]], "xs2a.xs1_port_ctrl1_wait_for_time_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SIZE"]], "xs2a.xs1_port_ctrl2_pin_delay (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY"]], "xs2a.xs1_port_ctrl2_pin_delay_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY_MASK"]], "xs2a.xs1_port_ctrl2_pin_delay_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY_SET"]], "xs2a.xs1_port_ctrl2_pin_delay_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY_SHIFT"]], "xs2a.xs1_port_ctrl2_pin_delay_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_PIN_DELAY_SIZE"]], "xs2a.xs1_port_ctrl2_time (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_TIME"]], "xs2a.xs1_port_ctrl2_time_mask (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_TIME_MASK"]], "xs2a.xs1_port_ctrl2_time_set (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_TIME_SET"]], "xs2a.xs1_port_ctrl2_time_shift (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_TIME_SHIFT"]], "xs2a.xs1_port_ctrl2_time_size (c macro)": [[62, "c.xs2a.XS1_PORT_CTRL2_TIME_SIZE"]], "xs2a.xs1_pswitch_dbg_arg0_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_ARG0_NUM"]], "xs2a.xs1_pswitch_dbg_arg1_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_ARG1_NUM"]], "xs2a.xs1_pswitch_dbg_arg2_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_ARG2_NUM"]], "xs2a.xs1_pswitch_dbg_arg3_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_ARG3_NUM"]], "xs2a.xs1_pswitch_dbg_arg4_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_ARG4_NUM"]], "xs2a.xs1_pswitch_dbg_arg5_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_ARG5_NUM"]], "xs2a.xs1_pswitch_dbg_command_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_COMMAND_NUM"]], "xs2a.xs1_pswitch_dbg_ctrl_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_CTRL_NUM"]], "xs2a.xs1_pswitch_dbg_handler_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_HANDLER_NUM"]], "xs2a.xs1_pswitch_dbg_int_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_INT_NUM"]], "xs2a.xs1_pswitch_dbg_scratch_0_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_0_NUM"]], "xs2a.xs1_pswitch_dbg_scratch_1_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_1_NUM"]], "xs2a.xs1_pswitch_dbg_scratch_2_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_2_NUM"]], "xs2a.xs1_pswitch_dbg_scratch_3_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_3_NUM"]], "xs2a.xs1_pswitch_dbg_scratch_4_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_4_NUM"]], "xs2a.xs1_pswitch_dbg_scratch_5_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_5_NUM"]], "xs2a.xs1_pswitch_dbg_scratch_6_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_6_NUM"]], "xs2a.xs1_pswitch_dbg_scratch_7_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DBG_SCRATCH_7_NUM"]], "xs2a.xs1_pswitch_device_id0_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DEVICE_ID0_NUM"]], "xs2a.xs1_pswitch_device_id1_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DEVICE_ID1_NUM"]], "xs2a.xs1_pswitch_device_id2_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DEVICE_ID2_NUM"]], "xs2a.xs1_pswitch_device_id3_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_DEVICE_ID3_NUM"]], "xs2a.xs1_pswitch_pll_clk_divider_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_PLL_CLK_DIVIDER_NUM"]], "xs2a.xs1_pswitch_secu_config_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_SECU_CONFIG_NUM"]], "xs2a.xs1_pswitch_t0_pc_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T0_PC_NUM"]], "xs2a.xs1_pswitch_t0_sr_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T0_SR_NUM"]], "xs2a.xs1_pswitch_t1_pc_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T1_PC_NUM"]], "xs2a.xs1_pswitch_t1_sr_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T1_SR_NUM"]], "xs2a.xs1_pswitch_t2_pc_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T2_PC_NUM"]], "xs2a.xs1_pswitch_t2_sr_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T2_SR_NUM"]], "xs2a.xs1_pswitch_t3_pc_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T3_PC_NUM"]], "xs2a.xs1_pswitch_t3_sr_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T3_SR_NUM"]], "xs2a.xs1_pswitch_t4_pc_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T4_PC_NUM"]], "xs2a.xs1_pswitch_t4_sr_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T4_SR_NUM"]], "xs2a.xs1_pswitch_t5_pc_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T5_PC_NUM"]], "xs2a.xs1_pswitch_t5_sr_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T5_SR_NUM"]], "xs2a.xs1_pswitch_t6_pc_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T6_PC_NUM"]], "xs2a.xs1_pswitch_t6_sr_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T6_SR_NUM"]], "xs2a.xs1_pswitch_t7_pc_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T7_PC_NUM"]], "xs2a.xs1_pswitch_t7_sr_num (c macro)": [[62, "c.xs2a.XS1_PSWITCH_T7_SR_NUM"]], "xs2a.xs1_ps_boot_config (c macro)": [[62, "c.xs2a.XS1_PS_BOOT_CONFIG"]], "xs2a.xs1_ps_boot_status (c macro)": [[62, "c.xs2a.XS1_PS_BOOT_STATUS"]], "xs2a.xs1_ps_dbg_arg0_reg (c macro)": [[62, "c.xs2a.XS1_PS_DBG_ARG0_REG"]], "xs2a.xs1_ps_dbg_arg1_reg (c macro)": [[62, "c.xs2a.XS1_PS_DBG_ARG1_REG"]], "xs2a.xs1_ps_dbg_arg2_reg (c macro)": [[62, "c.xs2a.XS1_PS_DBG_ARG2_REG"]], "xs2a.xs1_ps_dbg_arg3_reg (c macro)": [[62, "c.xs2a.XS1_PS_DBG_ARG3_REG"]], "xs2a.xs1_ps_dbg_arg4_reg (c macro)": [[62, "c.xs2a.XS1_PS_DBG_ARG4_REG"]], "xs2a.xs1_ps_dbg_arg5_reg (c macro)": [[62, "c.xs2a.XS1_PS_DBG_ARG5_REG"]], "xs2a.xs1_ps_dbg_command (c macro)": [[62, "c.xs2a.XS1_PS_DBG_COMMAND"]], "xs2a.xs1_ps_dbg_data (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DATA"]], "xs2a.xs1_ps_dbg_dwatch_addr1_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR1_0"]], "xs2a.xs1_ps_dbg_dwatch_addr1_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR1_1"]], "xs2a.xs1_ps_dbg_dwatch_addr1_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR1_2"]], "xs2a.xs1_ps_dbg_dwatch_addr1_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR1_3"]], "xs2a.xs1_ps_dbg_dwatch_addr2_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR2_0"]], "xs2a.xs1_ps_dbg_dwatch_addr2_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR2_1"]], "xs2a.xs1_ps_dbg_dwatch_addr2_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR2_2"]], "xs2a.xs1_ps_dbg_dwatch_addr2_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_ADDR2_3"]], "xs2a.xs1_ps_dbg_dwatch_ctrl_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_CTRL_0"]], "xs2a.xs1_ps_dbg_dwatch_ctrl_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_CTRL_1"]], "xs2a.xs1_ps_dbg_dwatch_ctrl_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_CTRL_2"]], "xs2a.xs1_ps_dbg_dwatch_ctrl_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_DWATCH_CTRL_3"]], "xs2a.xs1_ps_dbg_handler (c macro)": [[62, "c.xs2a.XS1_PS_DBG_HANDLER"]], "xs2a.xs1_ps_dbg_ibreak_addr_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_IBREAK_ADDR_0"]], "xs2a.xs1_ps_dbg_ibreak_addr_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_IBREAK_ADDR_1"]], "xs2a.xs1_ps_dbg_ibreak_addr_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_IBREAK_ADDR_2"]], "xs2a.xs1_ps_dbg_ibreak_addr_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_IBREAK_ADDR_3"]], "xs2a.xs1_ps_dbg_ibreak_ctrl_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_IBREAK_CTRL_0"]], "xs2a.xs1_ps_dbg_ibreak_ctrl_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_IBREAK_CTRL_1"]], "xs2a.xs1_ps_dbg_ibreak_ctrl_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_IBREAK_CTRL_2"]], "xs2a.xs1_ps_dbg_ibreak_ctrl_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_IBREAK_CTRL_3"]], "xs2a.xs1_ps_dbg_run_ctrl (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RUN_CTRL"]], "xs2a.xs1_ps_dbg_rwatch_addr1_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR1_0"]], "xs2a.xs1_ps_dbg_rwatch_addr1_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR1_1"]], "xs2a.xs1_ps_dbg_rwatch_addr1_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR1_2"]], "xs2a.xs1_ps_dbg_rwatch_addr1_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR1_3"]], "xs2a.xs1_ps_dbg_rwatch_addr2_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR2_0"]], "xs2a.xs1_ps_dbg_rwatch_addr2_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR2_1"]], "xs2a.xs1_ps_dbg_rwatch_addr2_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR2_2"]], "xs2a.xs1_ps_dbg_rwatch_addr2_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_ADDR2_3"]], "xs2a.xs1_ps_dbg_rwatch_ctrl_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_CTRL_0"]], "xs2a.xs1_ps_dbg_rwatch_ctrl_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_CTRL_1"]], "xs2a.xs1_ps_dbg_rwatch_ctrl_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_CTRL_2"]], "xs2a.xs1_ps_dbg_rwatch_ctrl_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_RWATCH_CTRL_3"]], "xs2a.xs1_ps_dbg_scratch_0 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SCRATCH_0"]], "xs2a.xs1_ps_dbg_scratch_1 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SCRATCH_1"]], "xs2a.xs1_ps_dbg_scratch_2 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SCRATCH_2"]], "xs2a.xs1_ps_dbg_scratch_3 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SCRATCH_3"]], "xs2a.xs1_ps_dbg_scratch_4 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SCRATCH_4"]], "xs2a.xs1_ps_dbg_scratch_5 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SCRATCH_5"]], "xs2a.xs1_ps_dbg_scratch_6 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SCRATCH_6"]], "xs2a.xs1_ps_dbg_scratch_7 (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SCRATCH_7"]], "xs2a.xs1_ps_dbg_spc (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SPC"]], "xs2a.xs1_ps_dbg_ssp (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SSP"]], "xs2a.xs1_ps_dbg_ssr (c macro)": [[62, "c.xs2a.XS1_PS_DBG_SSR"]], "xs2a.xs1_ps_dbg_type (c macro)": [[62, "c.xs2a.XS1_PS_DBG_TYPE"]], "xs2a.xs1_ps_dbg_t_num (c macro)": [[62, "c.xs2a.XS1_PS_DBG_T_NUM"]], "xs2a.xs1_ps_dbg_t_reg (c macro)": [[62, "c.xs2a.XS1_PS_DBG_T_REG"]], "xs2a.xs1_ps_ram_base (c macro)": [[62, "c.xs2a.XS1_PS_RAM_BASE"]], "xs2a.xs1_ps_ram_rma (c macro)": [[62, "c.xs2a.XS1_PS_RAM_RMA"]], "xs2a.xs1_ps_ram_size (c macro)": [[62, "c.xs2a.XS1_PS_RAM_SIZE"]], "xs2a.xs1_ps_ring_osc_ctrl (c macro)": [[62, "c.xs2a.XS1_PS_RING_OSC_CTRL"]], "xs2a.xs1_ps_ring_osc_data0 (c macro)": [[62, "c.xs2a.XS1_PS_RING_OSC_DATA0"]], "xs2a.xs1_ps_ring_osc_data1 (c macro)": [[62, "c.xs2a.XS1_PS_RING_OSC_DATA1"]], "xs2a.xs1_ps_ring_osc_data2 (c macro)": [[62, "c.xs2a.XS1_PS_RING_OSC_DATA2"]], "xs2a.xs1_ps_ring_osc_data3 (c macro)": [[62, "c.xs2a.XS1_PS_RING_OSC_DATA3"]], "xs2a.xs1_ps_rom_rma (c macro)": [[62, "c.xs2a.XS1_PS_ROM_RMA"]], "xs2a.xs1_ps_security_config (c macro)": [[62, "c.xs2a.XS1_PS_SECURITY_CONFIG"]], "xs2a.xs1_ps_unavailable_resource (c macro)": [[62, "c.xs2a.XS1_PS_UNAVAILABLE_RESOURCE"]], "xs2a.xs1_ps_vector_base (c macro)": [[62, "c.xs2a.XS1_PS_VECTOR_BASE"]], "xs2a.xs1_ps_xcore_ctrl0 (c macro)": [[62, "c.xs2a.XS1_PS_XCORE_CTRL0"]], "xs2a.xs1_ram_addr_width (c macro)": [[62, "c.xs2a.XS1_RAM_ADDR_WIDTH"]], "xs2a.xs1_ram_base (c macro)": [[62, "c.xs2a.XS1_RAM_BASE"]], "xs2a.xs1_ram_mask (c macro)": [[62, "c.xs2a.XS1_RAM_MASK"]], "xs2a.xs1_ram_mask_mask (c macro)": [[62, "c.xs2a.XS1_RAM_MASK_MASK"]], "xs2a.xs1_ram_mask_set (c macro)": [[62, "c.xs2a.XS1_RAM_MASK_SET"]], "xs2a.xs1_ram_mask_shift (c macro)": [[62, "c.xs2a.XS1_RAM_MASK_SHIFT"]], "xs2a.xs1_ram_mask_size (c macro)": [[62, "c.xs2a.XS1_RAM_MASK_SIZE"]], "xs2a.xs1_ram_size (c macro)": [[62, "c.xs2a.XS1_RAM_SIZE"]], "xs2a.xs1_rbrk_condition (c macro)": [[62, "c.xs2a.XS1_RBRK_CONDITION"]], "xs2a.xs1_rbrk_condition_mask (c macro)": [[62, "c.xs2a.XS1_RBRK_CONDITION_MASK"]], "xs2a.xs1_rbrk_condition_set (c macro)": [[62, "c.xs2a.XS1_RBRK_CONDITION_SET"]], "xs2a.xs1_rbrk_condition_shift (c macro)": [[62, "c.xs2a.XS1_RBRK_CONDITION_SHIFT"]], "xs2a.xs1_rbrk_condition_size (c macro)": [[62, "c.xs2a.XS1_RBRK_CONDITION_SIZE"]], "xs2a.xs1_res_id_invalid (c macro)": [[62, "c.xs2a.XS1_RES_ID_INVALID"]], "xs2a.xs1_res_id_portwidth (c macro)": [[62, "c.xs2a.XS1_RES_ID_PORTWIDTH"]], "xs2a.xs1_res_id_portwidth_mask (c macro)": [[62, "c.xs2a.XS1_RES_ID_PORTWIDTH_MASK"]], "xs2a.xs1_res_id_portwidth_set (c macro)": [[62, "c.xs2a.XS1_RES_ID_PORTWIDTH_SET"]], "xs2a.xs1_res_id_portwidth_shift (c macro)": [[62, "c.xs2a.XS1_RES_ID_PORTWIDTH_SHIFT"]], "xs2a.xs1_res_id_portwidth_size (c macro)": [[62, "c.xs2a.XS1_RES_ID_PORTWIDTH_SIZE"]], "xs2a.xs1_res_id_regid (c macro)": [[62, "c.xs2a.XS1_RES_ID_REGID"]], "xs2a.xs1_res_id_regid_mask (c macro)": [[62, "c.xs2a.XS1_RES_ID_REGID_MASK"]], "xs2a.xs1_res_id_regid_set (c macro)": [[62, "c.xs2a.XS1_RES_ID_REGID_SET"]], "xs2a.xs1_res_id_regid_shift (c macro)": [[62, "c.xs2a.XS1_RES_ID_REGID_SHIFT"]], "xs2a.xs1_res_id_regid_size (c macro)": [[62, "c.xs2a.XS1_RES_ID_REGID_SIZE"]], "xs2a.xs1_res_id_resnum (c macro)": [[62, "c.xs2a.XS1_RES_ID_RESNUM"]], "xs2a.xs1_res_id_resnum_mask (c macro)": [[62, "c.xs2a.XS1_RES_ID_RESNUM_MASK"]], "xs2a.xs1_res_id_resnum_set (c macro)": [[62, "c.xs2a.XS1_RES_ID_RESNUM_SET"]], "xs2a.xs1_res_id_resnum_shift (c macro)": [[62, "c.xs2a.XS1_RES_ID_RESNUM_SHIFT"]], "xs2a.xs1_res_id_resnum_size (c macro)": [[62, "c.xs2a.XS1_RES_ID_RESNUM_SIZE"]], "xs2a.xs1_res_id_type (c macro)": [[62, "c.xs2a.XS1_RES_ID_TYPE"]], "xs2a.xs1_res_id_type_mask (c macro)": [[62, "c.xs2a.XS1_RES_ID_TYPE_MASK"]], "xs2a.xs1_res_id_type_set (c macro)": [[62, "c.xs2a.XS1_RES_ID_TYPE_SET"]], "xs2a.xs1_res_id_type_shift (c macro)": [[62, "c.xs2a.XS1_RES_ID_TYPE_SHIFT"]], "xs2a.xs1_res_id_type_size (c macro)": [[62, "c.xs2a.XS1_RES_ID_TYPE_SIZE"]], "xs2a.xs1_res_ps_clksrc (c macro)": [[62, "c.xs2a.XS1_RES_PS_CLKSRC"]], "xs2a.xs1_res_ps_ctrl0 (c macro)": [[62, "c.xs2a.XS1_RES_PS_CTRL0"]], "xs2a.xs1_res_ps_ctrl1 (c macro)": [[62, "c.xs2a.XS1_RES_PS_CTRL1"]], "xs2a.xs1_res_ps_ctrl2 (c macro)": [[62, "c.xs2a.XS1_RES_PS_CTRL2"]], "xs2a.xs1_res_ps_data (c macro)": [[62, "c.xs2a.XS1_RES_PS_DATA"]], "xs2a.xs1_res_ps_ev (c macro)": [[62, "c.xs2a.XS1_RES_PS_EV"]], "xs2a.xs1_res_ps_rdysrc (c macro)": [[62, "c.xs2a.XS1_RES_PS_RDYSRC"]], "xs2a.xs1_res_ps_tbv0 (c macro)": [[62, "c.xs2a.XS1_RES_PS_TBV0"]], "xs2a.xs1_res_ps_vector (c macro)": [[62, "c.xs2a.XS1_RES_PS_VECTOR"]], "xs2a.xs1_res_type_chanend (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_CHANEND"]], "xs2a.xs1_res_type_clkblk (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_CLKBLK"]], "xs2a.xs1_res_type_config (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_CONFIG"]], "xs2a.xs1_res_type_coproc (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_COPROC"]], "xs2a.xs1_res_type_instruction (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_INSTRUCTION"]], "xs2a.xs1_res_type_lock (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_LOCK"]], "xs2a.xs1_res_type_port (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_PORT"]], "xs2a.xs1_res_type_ps (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_PS"]], "xs2a.xs1_res_type_sync (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_SYNC"]], "xs2a.xs1_res_type_thread (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_THREAD"]], "xs2a.xs1_res_type_timer (c macro)": [[62, "c.xs2a.XS1_RES_TYPE_TIMER"]], "xs2a.xs1_ret0_reg (c macro)": [[62, "c.xs2a.XS1_RET0_REG"]], "xs2a.xs1_ret1_reg (c macro)": [[62, "c.xs2a.XS1_RET1_REG"]], "xs2a.xs1_ret2_reg (c macro)": [[62, "c.xs2a.XS1_RET2_REG"]], "xs2a.xs1_ret3_reg (c macro)": [[62, "c.xs2a.XS1_RET3_REG"]], "xs2a.xs1_rgmii_disable (c macro)": [[62, "c.xs2a.XS1_RGMII_DISABLE"]], "xs2a.xs1_rgmii_disable_mask (c macro)": [[62, "c.xs2a.XS1_RGMII_DISABLE_MASK"]], "xs2a.xs1_rgmii_disable_set (c macro)": [[62, "c.xs2a.XS1_RGMII_DISABLE_SET"]], "xs2a.xs1_rgmii_disable_shift (c macro)": [[62, "c.xs2a.XS1_RGMII_DISABLE_SHIFT"]], "xs2a.xs1_rgmii_disable_size (c macro)": [[62, "c.xs2a.XS1_RGMII_DISABLE_SIZE"]], "xs2a.xs1_ring_osc_core_enable (c macro)": [[62, "c.xs2a.XS1_RING_OSC_CORE_ENABLE"]], "xs2a.xs1_ring_osc_core_enable_mask (c macro)": [[62, "c.xs2a.XS1_RING_OSC_CORE_ENABLE_MASK"]], "xs2a.xs1_ring_osc_core_enable_set (c macro)": [[62, "c.xs2a.XS1_RING_OSC_CORE_ENABLE_SET"]], "xs2a.xs1_ring_osc_core_enable_shift (c macro)": [[62, "c.xs2a.XS1_RING_OSC_CORE_ENABLE_SHIFT"]], "xs2a.xs1_ring_osc_core_enable_size (c macro)": [[62, "c.xs2a.XS1_RING_OSC_CORE_ENABLE_SIZE"]], "xs2a.xs1_ring_osc_data (c macro)": [[62, "c.xs2a.XS1_RING_OSC_DATA"]], "xs2a.xs1_ring_osc_data_mask (c macro)": [[62, "c.xs2a.XS1_RING_OSC_DATA_MASK"]], "xs2a.xs1_ring_osc_data_set (c macro)": [[62, "c.xs2a.XS1_RING_OSC_DATA_SET"]], "xs2a.xs1_ring_osc_data_shift (c macro)": [[62, "c.xs2a.XS1_RING_OSC_DATA_SHIFT"]], "xs2a.xs1_ring_osc_data_size (c macro)": [[62, "c.xs2a.XS1_RING_OSC_DATA_SIZE"]], "xs2a.xs1_ring_osc_perph_enable (c macro)": [[62, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE"]], "xs2a.xs1_ring_osc_perph_enable_mask (c macro)": [[62, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE_MASK"]], "xs2a.xs1_ring_osc_perph_enable_set (c macro)": [[62, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE_SET"]], "xs2a.xs1_ring_osc_perph_enable_shift (c macro)": [[62, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE_SHIFT"]], "xs2a.xs1_ring_osc_perph_enable_size (c macro)": [[62, "c.xs2a.XS1_RING_OSC_PERPH_ENABLE_SIZE"]], "xs2a.xs1_rma0 (c macro)": [[62, "c.xs2a.XS1_RMA0"]], "xs2a.xs1_rma0_mask (c macro)": [[62, "c.xs2a.XS1_RMA0_MASK"]], "xs2a.xs1_rma0_set (c macro)": [[62, "c.xs2a.XS1_RMA0_SET"]], "xs2a.xs1_rma0_shift (c macro)": [[62, "c.xs2a.XS1_RMA0_SHIFT"]], "xs2a.xs1_rma0_size (c macro)": [[62, "c.xs2a.XS1_RMA0_SIZE"]], "xs2a.xs1_rma1 (c macro)": [[62, "c.xs2a.XS1_RMA1"]], "xs2a.xs1_rma1_mask (c macro)": [[62, "c.xs2a.XS1_RMA1_MASK"]], "xs2a.xs1_rma1_set (c macro)": [[62, "c.xs2a.XS1_RMA1_SET"]], "xs2a.xs1_rma1_shift (c macro)": [[62, "c.xs2a.XS1_RMA1_SHIFT"]], "xs2a.xs1_rma1_size (c macro)": [[62, "c.xs2a.XS1_RMA1_SIZE"]], "xs2a.xs1_rma2 (c macro)": [[62, "c.xs2a.XS1_RMA2"]], "xs2a.xs1_rma2_mask (c macro)": [[62, "c.xs2a.XS1_RMA2_MASK"]], "xs2a.xs1_rma2_set (c macro)": [[62, "c.xs2a.XS1_RMA2_SET"]], "xs2a.xs1_rma2_shift (c macro)": [[62, "c.xs2a.XS1_RMA2_SHIFT"]], "xs2a.xs1_rma2_size (c macro)": [[62, "c.xs2a.XS1_RMA2_SIZE"]], "xs2a.xs1_rma3 (c macro)": [[62, "c.xs2a.XS1_RMA3"]], "xs2a.xs1_rma3_mask (c macro)": [[62, "c.xs2a.XS1_RMA3_MASK"]], "xs2a.xs1_rma3_set (c macro)": [[62, "c.xs2a.XS1_RMA3_SET"]], "xs2a.xs1_rma3_shift (c macro)": [[62, "c.xs2a.XS1_RMA3_SHIFT"]], "xs2a.xs1_rma3_size (c macro)": [[62, "c.xs2a.XS1_RMA3_SIZE"]], "xs2a.xs1_rom_addr_width (c macro)": [[62, "c.xs2a.XS1_ROM_ADDR_WIDTH"]], "xs2a.xs1_rom_base (c macro)": [[62, "c.xs2a.XS1_ROM_BASE"]], "xs2a.xs1_rom_base_width (c macro)": [[62, "c.xs2a.XS1_ROM_BASE_WIDTH"]], "xs2a.xs1_rom_size (c macro)": [[62, "c.xs2a.XS1_ROM_SIZE"]], "xs2a.xs1_rx_credit (c macro)": [[62, "c.xs2a.XS1_RX_CREDIT"]], "xs2a.xs1_rx_credit_mask (c macro)": [[62, "c.xs2a.XS1_RX_CREDIT_MASK"]], "xs2a.xs1_rx_credit_set (c macro)": [[62, "c.xs2a.XS1_RX_CREDIT_SET"]], "xs2a.xs1_rx_credit_shift (c macro)": [[62, "c.xs2a.XS1_RX_CREDIT_SHIFT"]], "xs2a.xs1_rx_credit_size (c macro)": [[62, "c.xs2a.XS1_RX_CREDIT_SIZE"]], "xs2a.xs1_secur_cfg_disable_access (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS"]], "xs2a.xs1_secur_cfg_disable_access_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS_MASK"]], "xs2a.xs1_secur_cfg_disable_access_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS_SET"]], "xs2a.xs1_secur_cfg_disable_access_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS_SHIFT"]], "xs2a.xs1_secur_cfg_disable_access_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_ACCESS_SIZE"]], "xs2a.xs1_secur_cfg_disable_global_debug (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG"]], "xs2a.xs1_secur_cfg_disable_global_debug_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_MASK"]], "xs2a.xs1_secur_cfg_disable_global_debug_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SET"]], "xs2a.xs1_secur_cfg_disable_global_debug_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SHIFT"]], "xs2a.xs1_secur_cfg_disable_global_debug_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SIZE"]], "xs2a.xs1_secur_cfg_disable_pll_jtag (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG"]], "xs2a.xs1_secur_cfg_disable_pll_jtag_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_MASK"]], "xs2a.xs1_secur_cfg_disable_pll_jtag_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SET"]], "xs2a.xs1_secur_cfg_disable_pll_jtag_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SHIFT"]], "xs2a.xs1_secur_cfg_disable_pll_jtag_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SIZE"]], "xs2a.xs1_secur_cfg_disable_xcore_jtag (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG"]], "xs2a.xs1_secur_cfg_disable_xcore_jtag_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_MASK"]], "xs2a.xs1_secur_cfg_disable_xcore_jtag_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SET"]], "xs2a.xs1_secur_cfg_disable_xcore_jtag_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SHIFT"]], "xs2a.xs1_secur_cfg_disable_xcore_jtag_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SIZE"]], "xs2a.xs1_secur_cfg_disable_xcore_plink (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK"]], "xs2a.xs1_secur_cfg_disable_xcore_plink_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_MASK"]], "xs2a.xs1_secur_cfg_disable_xcore_plink_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SET"]], "xs2a.xs1_secur_cfg_disable_xcore_plink_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SHIFT"]], "xs2a.xs1_secur_cfg_disable_xcore_plink_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SIZE"]], "xs2a.xs1_secur_cfg_otp_master_lock (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK"]], "xs2a.xs1_secur_cfg_otp_master_lock_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK_MASK"]], "xs2a.xs1_secur_cfg_otp_master_lock_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK_SET"]], "xs2a.xs1_secur_cfg_otp_master_lock_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK_SHIFT"]], "xs2a.xs1_secur_cfg_otp_master_lock_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_MASTER_LOCK_SIZE"]], "xs2a.xs1_secur_cfg_otp_reduanacy_enable (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE"]], "xs2a.xs1_secur_cfg_otp_reduanacy_enable_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_MASK"]], "xs2a.xs1_secur_cfg_otp_reduanacy_enable_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SET"]], "xs2a.xs1_secur_cfg_otp_reduanacy_enable_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SHIFT"]], "xs2a.xs1_secur_cfg_otp_reduanacy_enable_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_REDUANACY_ENABLE_SIZE"]], "xs2a.xs1_secur_cfg_otp_sector_lock (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK"]], "xs2a.xs1_secur_cfg_otp_sector_lock_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK_MASK"]], "xs2a.xs1_secur_cfg_otp_sector_lock_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK_SET"]], "xs2a.xs1_secur_cfg_otp_sector_lock_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK_SHIFT"]], "xs2a.xs1_secur_cfg_otp_sector_lock_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_OTP_SECTOR_LOCK_SIZE"]], "xs2a.xs1_secur_cfg_secure_boot (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT"]], "xs2a.xs1_secur_cfg_secure_boot_mask (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT_MASK"]], "xs2a.xs1_secur_cfg_secure_boot_set (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT_SET"]], "xs2a.xs1_secur_cfg_secure_boot_shift (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT_SHIFT"]], "xs2a.xs1_secur_cfg_secure_boot_size (c macro)": [[62, "c.xs2a.XS1_SECUR_CFG_SECURE_BOOT_SIZE"]], "xs2a.xs1_setc_buf_buffers (c macro)": [[62, "c.xs2a.XS1_SETC_BUF_BUFFERS"]], "xs2a.xs1_setc_buf_nobuffers (c macro)": [[62, "c.xs2a.XS1_SETC_BUF_NOBUFFERS"]], "xs2a.xs1_setc_cond_after (c macro)": [[62, "c.xs2a.XS1_SETC_COND_AFTER"]], "xs2a.xs1_setc_cond_eq (c macro)": [[62, "c.xs2a.XS1_SETC_COND_EQ"]], "xs2a.xs1_setc_cond_full (c macro)": [[62, "c.xs2a.XS1_SETC_COND_FULL"]], "xs2a.xs1_setc_cond_greater (c macro)": [[62, "c.xs2a.XS1_SETC_COND_GREATER"]], "xs2a.xs1_setc_cond_less (c macro)": [[62, "c.xs2a.XS1_SETC_COND_LESS"]], "xs2a.xs1_setc_cond_neq (c macro)": [[62, "c.xs2a.XS1_SETC_COND_NEQ"]], "xs2a.xs1_setc_cond_none (c macro)": [[62, "c.xs2a.XS1_SETC_COND_NONE"]], "xs2a.xs1_setc_drive_drive (c macro)": [[62, "c.xs2a.XS1_SETC_DRIVE_DRIVE"]], "xs2a.xs1_setc_drive_pull_down (c macro)": [[62, "c.xs2a.XS1_SETC_DRIVE_PULL_DOWN"]], "xs2a.xs1_setc_drive_pull_up (c macro)": [[62, "c.xs2a.XS1_SETC_DRIVE_PULL_UP"]], "xs2a.xs1_setc_ie_mode_event (c macro)": [[62, "c.xs2a.XS1_SETC_IE_MODE_EVENT"]], "xs2a.xs1_setc_ie_mode_interrupt (c macro)": [[62, "c.xs2a.XS1_SETC_IE_MODE_INTERRUPT"]], "xs2a.xs1_setc_inuse_off (c macro)": [[62, "c.xs2a.XS1_SETC_INUSE_OFF"]], "xs2a.xs1_setc_inuse_on (c macro)": [[62, "c.xs2a.XS1_SETC_INUSE_ON"]], "xs2a.xs1_setc_inv_invert (c macro)": [[62, "c.xs2a.XS1_SETC_INV_INVERT"]], "xs2a.xs1_setc_inv_noinvert (c macro)": [[62, "c.xs2a.XS1_SETC_INV_NOINVERT"]], "xs2a.xs1_setc_lmode (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE"]], "xs2a.xs1_setc_lmode_buf (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_BUF"]], "xs2a.xs1_setc_lmode_fall_delay (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_FALL_DELAY"]], "xs2a.xs1_setc_lmode_inv (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_INV"]], "xs2a.xs1_setc_lmode_mask (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_MASK"]], "xs2a.xs1_setc_lmode_ms (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_MS"]], "xs2a.xs1_setc_lmode_pin_delay (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_PIN_DELAY"]], "xs2a.xs1_setc_lmode_port (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_PORT"]], "xs2a.xs1_setc_lmode_rdy (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_RDY"]], "xs2a.xs1_setc_lmode_rise_delay (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_RISE_DELAY"]], "xs2a.xs1_setc_lmode_run (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_RUN"]], "xs2a.xs1_setc_lmode_sdelay (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_SDELAY"]], "xs2a.xs1_setc_lmode_set (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_SET"]], "xs2a.xs1_setc_lmode_shift (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_SHIFT"]], "xs2a.xs1_setc_lmode_size (c macro)": [[62, "c.xs2a.XS1_SETC_LMODE_SIZE"]], "xs2a.xs1_setc_mmap_mode (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_MODE"]], "xs2a.xs1_setc_mmap_mode_mask (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_MODE_MASK"]], "xs2a.xs1_setc_mmap_mode_set (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_MODE_SET"]], "xs2a.xs1_setc_mmap_mode_shift (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_MODE_SHIFT"]], "xs2a.xs1_setc_mmap_mode_size (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_MODE_SIZE"]], "xs2a.xs1_setc_mmap_value (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_VALUE"]], "xs2a.xs1_setc_mmap_value_mask (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_VALUE_MASK"]], "xs2a.xs1_setc_mmap_value_set (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_VALUE_SET"]], "xs2a.xs1_setc_mmap_value_shift (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_VALUE_SHIFT"]], "xs2a.xs1_setc_mmap_value_size (c macro)": [[62, "c.xs2a.XS1_SETC_MMAP_VALUE_SIZE"]], "xs2a.xs1_setc_mode (c macro)": [[62, "c.xs2a.XS1_SETC_MODE"]], "xs2a.xs1_setc_mode_cond (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_COND"]], "xs2a.xs1_setc_mode_drive (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_DRIVE"]], "xs2a.xs1_setc_mode_ie_mode (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_IE_MODE"]], "xs2a.xs1_setc_mode_inuse (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_INUSE"]], "xs2a.xs1_setc_mode_long (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_LONG"]], "xs2a.xs1_setc_mode_mask (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_MASK"]], "xs2a.xs1_setc_mode_set (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_SET"]], "xs2a.xs1_setc_mode_shift (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_SHIFT"]], "xs2a.xs1_setc_mode_size (c macro)": [[62, "c.xs2a.XS1_SETC_MODE_SIZE"]], "xs2a.xs1_setc_ms_master (c macro)": [[62, "c.xs2a.XS1_SETC_MS_MASTER"]], "xs2a.xs1_setc_ms_slave (c macro)": [[62, "c.xs2a.XS1_SETC_MS_SLAVE"]], "xs2a.xs1_setc_port_clockport (c macro)": [[62, "c.xs2a.XS1_SETC_PORT_CLOCKPORT"]], "xs2a.xs1_setc_port_dataport (c macro)": [[62, "c.xs2a.XS1_SETC_PORT_DATAPORT"]], "xs2a.xs1_setc_port_readyport (c macro)": [[62, "c.xs2a.XS1_SETC_PORT_READYPORT"]], "xs2a.xs1_setc_rdy_handshake (c macro)": [[62, "c.xs2a.XS1_SETC_RDY_HANDSHAKE"]], "xs2a.xs1_setc_rdy_noready (c macro)": [[62, "c.xs2a.XS1_SETC_RDY_NOREADY"]], "xs2a.xs1_setc_rdy_strobed (c macro)": [[62, "c.xs2a.XS1_SETC_RDY_STROBED"]], "xs2a.xs1_setc_run_clrbuf (c macro)": [[62, "c.xs2a.XS1_SETC_RUN_CLRBUF"]], "xs2a.xs1_setc_run_startr (c macro)": [[62, "c.xs2a.XS1_SETC_RUN_STARTR"]], "xs2a.xs1_setc_run_stopr (c macro)": [[62, "c.xs2a.XS1_SETC_RUN_STOPR"]], "xs2a.xs1_setc_sdelay_nosdelay (c macro)": [[62, "c.xs2a.XS1_SETC_SDELAY_NOSDELAY"]], "xs2a.xs1_setc_sdelay_sdelay (c macro)": [[62, "c.xs2a.XS1_SETC_SDELAY_SDELAY"]], "xs2a.xs1_setc_value (c macro)": [[62, "c.xs2a.XS1_SETC_VALUE"]], "xs2a.xs1_setc_value_mask (c macro)": [[62, "c.xs2a.XS1_SETC_VALUE_MASK"]], "xs2a.xs1_setc_value_set (c macro)": [[62, "c.xs2a.XS1_SETC_VALUE_SET"]], "xs2a.xs1_setc_value_shift (c macro)": [[62, "c.xs2a.XS1_SETC_VALUE_SHIFT"]], "xs2a.xs1_setc_value_size (c macro)": [[62, "c.xs2a.XS1_SETC_VALUE_SIZE"]], "xs2a.xs1_slink_src_target_id (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_ID"]], "xs2a.xs1_slink_src_target_id_mask (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_ID_MASK"]], "xs2a.xs1_slink_src_target_id_set (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_ID_SET"]], "xs2a.xs1_slink_src_target_id_shift (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_ID_SHIFT"]], "xs2a.xs1_slink_src_target_id_size (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_ID_SIZE"]], "xs2a.xs1_slink_src_target_type (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE"]], "xs2a.xs1_slink_src_target_type_mask (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE_MASK"]], "xs2a.xs1_slink_src_target_type_set (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE_SET"]], "xs2a.xs1_slink_src_target_type_shift (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE_SHIFT"]], "xs2a.xs1_slink_src_target_type_size (c macro)": [[62, "c.xs2a.XS1_SLINK_SRC_TARGET_TYPE_SIZE"]], "xs2a.xs1_src_target_id (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_ID"]], "xs2a.xs1_src_target_id_mask (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_ID_MASK"]], "xs2a.xs1_src_target_id_set (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_ID_SET"]], "xs2a.xs1_src_target_id_shift (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_ID_SHIFT"]], "xs2a.xs1_src_target_id_size (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_ID_SIZE"]], "xs2a.xs1_src_target_type (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_TYPE"]], "xs2a.xs1_src_target_type_mask (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_TYPE_MASK"]], "xs2a.xs1_src_target_type_set (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_TYPE_SET"]], "xs2a.xs1_src_target_type_shift (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_TYPE_SHIFT"]], "xs2a.xs1_src_target_type_size (c macro)": [[62, "c.xs2a.XS1_SRC_TARGET_TYPE_SIZE"]], "xs2a.xs1_sr_di (c macro)": [[62, "c.xs2a.XS1_SR_DI"]], "xs2a.xs1_sr_di_mask (c macro)": [[62, "c.xs2a.XS1_SR_DI_MASK"]], "xs2a.xs1_sr_di_set (c macro)": [[62, "c.xs2a.XS1_SR_DI_SET"]], "xs2a.xs1_sr_di_shift (c macro)": [[62, "c.xs2a.XS1_SR_DI_SHIFT"]], "xs2a.xs1_sr_di_size (c macro)": [[62, "c.xs2a.XS1_SR_DI_SIZE"]], "xs2a.xs1_sr_eeble (c macro)": [[62, "c.xs2a.XS1_SR_EEBLE"]], "xs2a.xs1_sr_eeble_mask (c macro)": [[62, "c.xs2a.XS1_SR_EEBLE_MASK"]], "xs2a.xs1_sr_eeble_set (c macro)": [[62, "c.xs2a.XS1_SR_EEBLE_SET"]], "xs2a.xs1_sr_eeble_shift (c macro)": [[62, "c.xs2a.XS1_SR_EEBLE_SHIFT"]], "xs2a.xs1_sr_eeble_size (c macro)": [[62, "c.xs2a.XS1_SR_EEBLE_SIZE"]], "xs2a.xs1_sr_fast (c macro)": [[62, "c.xs2a.XS1_SR_FAST"]], "xs2a.xs1_sr_fast_mask (c macro)": [[62, "c.xs2a.XS1_SR_FAST_MASK"]], "xs2a.xs1_sr_fast_set (c macro)": [[62, "c.xs2a.XS1_SR_FAST_SET"]], "xs2a.xs1_sr_fast_shift (c macro)": [[62, "c.xs2a.XS1_SR_FAST_SHIFT"]], "xs2a.xs1_sr_fast_size (c macro)": [[62, "c.xs2a.XS1_SR_FAST_SIZE"]], "xs2a.xs1_sr_ieble (c macro)": [[62, "c.xs2a.XS1_SR_IEBLE"]], "xs2a.xs1_sr_ieble_mask (c macro)": [[62, "c.xs2a.XS1_SR_IEBLE_MASK"]], "xs2a.xs1_sr_ieble_set (c macro)": [[62, "c.xs2a.XS1_SR_IEBLE_SET"]], "xs2a.xs1_sr_ieble_shift (c macro)": [[62, "c.xs2a.XS1_SR_IEBLE_SHIFT"]], "xs2a.xs1_sr_ieble_size (c macro)": [[62, "c.xs2a.XS1_SR_IEBLE_SIZE"]], "xs2a.xs1_sr_inenb (c macro)": [[62, "c.xs2a.XS1_SR_INENB"]], "xs2a.xs1_sr_inenb_mask (c macro)": [[62, "c.xs2a.XS1_SR_INENB_MASK"]], "xs2a.xs1_sr_inenb_set (c macro)": [[62, "c.xs2a.XS1_SR_INENB_SET"]], "xs2a.xs1_sr_inenb_shift (c macro)": [[62, "c.xs2a.XS1_SR_INENB_SHIFT"]], "xs2a.xs1_sr_inenb_size (c macro)": [[62, "c.xs2a.XS1_SR_INENB_SIZE"]], "xs2a.xs1_sr_inint (c macro)": [[62, "c.xs2a.XS1_SR_ININT"]], "xs2a.xs1_sr_inint_mask (c macro)": [[62, "c.xs2a.XS1_SR_ININT_MASK"]], "xs2a.xs1_sr_inint_set (c macro)": [[62, "c.xs2a.XS1_SR_ININT_SET"]], "xs2a.xs1_sr_inint_shift (c macro)": [[62, "c.xs2a.XS1_SR_ININT_SHIFT"]], "xs2a.xs1_sr_inint_size (c macro)": [[62, "c.xs2a.XS1_SR_ININT_SIZE"]], "xs2a.xs1_sr_ink (c macro)": [[62, "c.xs2a.XS1_SR_INK"]], "xs2a.xs1_sr_ink_mask (c macro)": [[62, "c.xs2a.XS1_SR_INK_MASK"]], "xs2a.xs1_sr_ink_set (c macro)": [[62, "c.xs2a.XS1_SR_INK_SET"]], "xs2a.xs1_sr_ink_shift (c macro)": [[62, "c.xs2a.XS1_SR_INK_SHIFT"]], "xs2a.xs1_sr_ink_size (c macro)": [[62, "c.xs2a.XS1_SR_INK_SIZE"]], "xs2a.xs1_sr_kedi (c macro)": [[62, "c.xs2a.XS1_SR_KEDI"]], "xs2a.xs1_sr_kedi_mask (c macro)": [[62, "c.xs2a.XS1_SR_KEDI_MASK"]], "xs2a.xs1_sr_kedi_set (c macro)": [[62, "c.xs2a.XS1_SR_KEDI_SET"]], "xs2a.xs1_sr_kedi_shift (c macro)": [[62, "c.xs2a.XS1_SR_KEDI_SHIFT"]], "xs2a.xs1_sr_kedi_size (c macro)": [[62, "c.xs2a.XS1_SR_KEDI_SIZE"]], "xs2a.xs1_sr_queue (c macro)": [[62, "c.xs2a.XS1_SR_QUEUE"]], "xs2a.xs1_sr_queue_mask (c macro)": [[62, "c.xs2a.XS1_SR_QUEUE_MASK"]], "xs2a.xs1_sr_queue_set (c macro)": [[62, "c.xs2a.XS1_SR_QUEUE_SET"]], "xs2a.xs1_sr_queue_shift (c macro)": [[62, "c.xs2a.XS1_SR_QUEUE_SHIFT"]], "xs2a.xs1_sr_queue_size (c macro)": [[62, "c.xs2a.XS1_SR_QUEUE_SIZE"]], "xs2a.xs1_sr_sink (c macro)": [[62, "c.xs2a.XS1_SR_SINK"]], "xs2a.xs1_sr_sink_mask (c macro)": [[62, "c.xs2a.XS1_SR_SINK_MASK"]], "xs2a.xs1_sr_sink_set (c macro)": [[62, "c.xs2a.XS1_SR_SINK_SET"]], "xs2a.xs1_sr_sink_shift (c macro)": [[62, "c.xs2a.XS1_SR_SINK_SHIFT"]], "xs2a.xs1_sr_sink_size (c macro)": [[62, "c.xs2a.XS1_SR_SINK_SIZE"]], "xs2a.xs1_sr_waiting (c macro)": [[62, "c.xs2a.XS1_SR_WAITING"]], "xs2a.xs1_sr_waiting_mask (c macro)": [[62, "c.xs2a.XS1_SR_WAITING_MASK"]], "xs2a.xs1_sr_waiting_set (c macro)": [[62, "c.xs2a.XS1_SR_WAITING_SET"]], "xs2a.xs1_sr_waiting_shift (c macro)": [[62, "c.xs2a.XS1_SR_WAITING_SHIFT"]], "xs2a.xs1_sr_waiting_size (c macro)": [[62, "c.xs2a.XS1_SR_WAITING_SIZE"]], "xs2a.xs1_ssctrl_psctrl_core_num (c macro)": [[62, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM"]], "xs2a.xs1_ssctrl_psctrl_core_num_mask (c macro)": [[62, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM_MASK"]], "xs2a.xs1_ssctrl_psctrl_core_num_set (c macro)": [[62, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM_SET"]], "xs2a.xs1_ssctrl_psctrl_core_num_shift (c macro)": [[62, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM_SHIFT"]], "xs2a.xs1_ssctrl_psctrl_core_num_size (c macro)": [[62, "c.xs2a.XS1_SSCTRL_PSCTRL_CORE_NUM_SIZE"]], "xs2a.xs1_sswitch_clk_divider_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_CLK_DIVIDER_NUM"]], "xs2a.xs1_sswitch_device_id0_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_DEVICE_ID0_NUM"]], "xs2a.xs1_sswitch_device_id1_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_DEVICE_ID1_NUM"]], "xs2a.xs1_sswitch_device_id2_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_DEVICE_ID2_NUM"]], "xs2a.xs1_sswitch_device_id3_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_DEVICE_ID3_NUM"]], "xs2a.xs1_sswitch_dimension_direction0_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_DIMENSION_DIRECTION0_NUM"]], "xs2a.xs1_sswitch_dimension_direction1_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_DIMENSION_DIRECTION1_NUM"]], "xs2a.xs1_sswitch_global_debug_source_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM"]], "xs2a.xs1_sswitch_jtag_device_id_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_JTAG_DEVICE_ID_NUM"]], "xs2a.xs1_sswitch_jtag_usercode_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_JTAG_USERCODE_NUM"]], "xs2a.xs1_sswitch_node_config_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_NODE_CONFIG_NUM"]], "xs2a.xs1_sswitch_node_id_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_NODE_ID_NUM"]], "xs2a.xs1_sswitch_plink_0_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLINK_0_NUM"]], "xs2a.xs1_sswitch_plink_1_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLINK_1_NUM"]], "xs2a.xs1_sswitch_plink_2_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLINK_2_NUM"]], "xs2a.xs1_sswitch_plink_3_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLINK_3_NUM"]], "xs2a.xs1_sswitch_plink_4_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLINK_4_NUM"]], "xs2a.xs1_sswitch_plink_5_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLINK_5_NUM"]], "xs2a.xs1_sswitch_plink_6_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLINK_6_NUM"]], "xs2a.xs1_sswitch_plink_7_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLINK_7_NUM"]], "xs2a.xs1_sswitch_pll_ctl_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_PLL_CTL_NUM"]], "xs2a.xs1_sswitch_ref_clk_divider_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_REF_CLK_DIVIDER_NUM"]], "xs2a.xs1_sswitch_slink_0_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_0_NUM"]], "xs2a.xs1_sswitch_slink_1_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_1_NUM"]], "xs2a.xs1_sswitch_slink_2_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_2_NUM"]], "xs2a.xs1_sswitch_slink_3_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_3_NUM"]], "xs2a.xs1_sswitch_slink_4_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_4_NUM"]], "xs2a.xs1_sswitch_slink_5_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_5_NUM"]], "xs2a.xs1_sswitch_slink_6_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_6_NUM"]], "xs2a.xs1_sswitch_slink_7_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_7_NUM"]], "xs2a.xs1_sswitch_slink_8_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_SLINK_8_NUM"]], "xs2a.xs1_sswitch_xcore0_global_debug_config_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM"]], "xs2a.xs1_sswitch_xcore1_global_debug_config_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XCORE1_GLOBAL_DEBUG_CONFIG_NUM"]], "xs2a.xs1_sswitch_xlink_0_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_0_NUM"]], "xs2a.xs1_sswitch_xlink_1_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_1_NUM"]], "xs2a.xs1_sswitch_xlink_2_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_2_NUM"]], "xs2a.xs1_sswitch_xlink_3_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_3_NUM"]], "xs2a.xs1_sswitch_xlink_4_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_4_NUM"]], "xs2a.xs1_sswitch_xlink_5_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_5_NUM"]], "xs2a.xs1_sswitch_xlink_6_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_6_NUM"]], "xs2a.xs1_sswitch_xlink_7_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_7_NUM"]], "xs2a.xs1_sswitch_xlink_8_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XLINK_8_NUM"]], "xs2a.xs1_sswitch_xstatic_0_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XSTATIC_0_NUM"]], "xs2a.xs1_sswitch_xstatic_1_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XSTATIC_1_NUM"]], "xs2a.xs1_sswitch_xstatic_2_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XSTATIC_2_NUM"]], "xs2a.xs1_sswitch_xstatic_3_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XSTATIC_3_NUM"]], "xs2a.xs1_sswitch_xstatic_4_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XSTATIC_4_NUM"]], "xs2a.xs1_sswitch_xstatic_5_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XSTATIC_5_NUM"]], "xs2a.xs1_sswitch_xstatic_6_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XSTATIC_6_NUM"]], "xs2a.xs1_sswitch_xstatic_7_num (c macro)": [[62, "c.xs2a.XS1_SSWITCH_XSTATIC_7_NUM"]], "xs2a.xs1_ss_clk_divider_clk_div (c macro)": [[62, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV"]], "xs2a.xs1_ss_clk_divider_clk_div_mask (c macro)": [[62, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV_MASK"]], "xs2a.xs1_ss_clk_divider_clk_div_set (c macro)": [[62, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV_SET"]], "xs2a.xs1_ss_clk_divider_clk_div_shift (c macro)": [[62, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV_SHIFT"]], "xs2a.xs1_ss_clk_divider_clk_div_size (c macro)": [[62, "c.xs2a.XS1_SS_CLK_DIVIDER_CLK_DIV_SIZE"]], "xs2a.xs1_ss_device_id0_boot_ctrl (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL"]], "xs2a.xs1_ss_device_id0_boot_ctrl_mask (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL_MASK"]], "xs2a.xs1_ss_device_id0_boot_ctrl_set (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SET"]], "xs2a.xs1_ss_device_id0_boot_ctrl_shift (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SHIFT"]], "xs2a.xs1_ss_device_id0_boot_ctrl_size (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SIZE"]], "xs2a.xs1_ss_device_id0_revision (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION"]], "xs2a.xs1_ss_device_id0_revision_mask (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION_MASK"]], "xs2a.xs1_ss_device_id0_revision_set (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION_SET"]], "xs2a.xs1_ss_device_id0_revision_shift (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION_SHIFT"]], "xs2a.xs1_ss_device_id0_revision_size (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_REVISION_SIZE"]], "xs2a.xs1_ss_device_id0_version (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION"]], "xs2a.xs1_ss_device_id0_version_mask (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION_MASK"]], "xs2a.xs1_ss_device_id0_version_set (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION_SET"]], "xs2a.xs1_ss_device_id0_version_shift (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION_SHIFT"]], "xs2a.xs1_ss_device_id0_version_size (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID0_VERSION_SIZE"]], "xs2a.xs1_ss_device_id1_num_plinks_per_proc (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC"]], "xs2a.xs1_ss_device_id1_num_plinks_per_proc_mask (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK"]], "xs2a.xs1_ss_device_id1_num_plinks_per_proc_set (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET"]], "xs2a.xs1_ss_device_id1_num_plinks_per_proc_shift (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT"]], "xs2a.xs1_ss_device_id1_num_plinks_per_proc_size (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE"]], "xs2a.xs1_ss_device_id1_num_processors (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS"]], "xs2a.xs1_ss_device_id1_num_processors_mask (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_MASK"]], "xs2a.xs1_ss_device_id1_num_processors_set (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SET"]], "xs2a.xs1_ss_device_id1_num_processors_shift (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT"]], "xs2a.xs1_ss_device_id1_num_processors_size (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE"]], "xs2a.xs1_ss_device_id1_num_slinks (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS"]], "xs2a.xs1_ss_device_id1_num_slinks_mask (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS_MASK"]], "xs2a.xs1_ss_device_id1_num_slinks_set (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SET"]], "xs2a.xs1_ss_device_id1_num_slinks_shift (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SHIFT"]], "xs2a.xs1_ss_device_id1_num_slinks_size (c macro)": [[62, "c.xs2a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SIZE"]], "xs2a.xs1_ss_jtag_device_id_const_val (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL"]], "xs2a.xs1_ss_jtag_device_id_const_val_mask (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_MASK"]], "xs2a.xs1_ss_jtag_device_id_const_val_set (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SET"]], "xs2a.xs1_ss_jtag_device_id_const_val_shift (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SHIFT"]], "xs2a.xs1_ss_jtag_device_id_const_val_size (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SIZE"]], "xs2a.xs1_ss_jtag_device_id_manu_id (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID"]], "xs2a.xs1_ss_jtag_device_id_manu_id_mask (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_MASK"]], "xs2a.xs1_ss_jtag_device_id_manu_id_set (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SET"]], "xs2a.xs1_ss_jtag_device_id_manu_id_shift (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SHIFT"]], "xs2a.xs1_ss_jtag_device_id_manu_id_size (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SIZE"]], "xs2a.xs1_ss_jtag_device_id_part_num (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM"]], "xs2a.xs1_ss_jtag_device_id_part_num_mask (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_MASK"]], "xs2a.xs1_ss_jtag_device_id_part_num_set (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SET"]], "xs2a.xs1_ss_jtag_device_id_part_num_shift (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SHIFT"]], "xs2a.xs1_ss_jtag_device_id_part_num_size (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SIZE"]], "xs2a.xs1_ss_jtag_device_id_version (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION"]], "xs2a.xs1_ss_jtag_device_id_version_mask (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION_MASK"]], "xs2a.xs1_ss_jtag_device_id_version_set (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION_SET"]], "xs2a.xs1_ss_jtag_device_id_version_shift (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION_SHIFT"]], "xs2a.xs1_ss_jtag_device_id_version_size (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_DEVICE_ID_VERSION_SIZE"]], "xs2a.xs1_ss_jtag_usercode_maskid (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID"]], "xs2a.xs1_ss_jtag_usercode_maskid_mask (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID_MASK"]], "xs2a.xs1_ss_jtag_usercode_maskid_set (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID_SET"]], "xs2a.xs1_ss_jtag_usercode_maskid_shift (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID_SHIFT"]], "xs2a.xs1_ss_jtag_usercode_maskid_size (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_MASKID_SIZE"]], "xs2a.xs1_ss_jtag_usercode_otp (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP"]], "xs2a.xs1_ss_jtag_usercode_otp_mask (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP_MASK"]], "xs2a.xs1_ss_jtag_usercode_otp_set (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP_SET"]], "xs2a.xs1_ss_jtag_usercode_otp_shift (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP_SHIFT"]], "xs2a.xs1_ss_jtag_usercode_otp_size (c macro)": [[62, "c.xs2a.XS1_SS_JTAG_USERCODE_OTP_SIZE"]], "xs2a.xs1_ss_node_config_disable_pll_ctl_reg (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG"]], "xs2a.xs1_ss_node_config_disable_pll_ctl_reg_mask (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK"]], "xs2a.xs1_ss_node_config_disable_pll_ctl_reg_set (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET"]], "xs2a.xs1_ss_node_config_disable_pll_ctl_reg_shift (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT"]], "xs2a.xs1_ss_node_config_disable_pll_ctl_reg_size (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE"]], "xs2a.xs1_ss_node_config_disable_ssctl_update (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE"]], "xs2a.xs1_ss_node_config_disable_ssctl_update_mask (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK"]], "xs2a.xs1_ss_node_config_disable_ssctl_update_set (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET"]], "xs2a.xs1_ss_node_config_disable_ssctl_update_shift (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT"]], "xs2a.xs1_ss_node_config_disable_ssctl_update_size (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE"]], "xs2a.xs1_ss_node_config_headers (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS"]], "xs2a.xs1_ss_node_config_headers_mask (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS_MASK"]], "xs2a.xs1_ss_node_config_headers_set (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS_SET"]], "xs2a.xs1_ss_node_config_headers_shift (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS_SHIFT"]], "xs2a.xs1_ss_node_config_headers_size (c macro)": [[62, "c.xs2a.XS1_SS_NODE_CONFIG_HEADERS_SIZE"]], "xs2a.xs1_ss_node_id_id (c macro)": [[62, "c.xs2a.XS1_SS_NODE_ID_ID"]], "xs2a.xs1_ss_node_id_id_mask (c macro)": [[62, "c.xs2a.XS1_SS_NODE_ID_ID_MASK"]], "xs2a.xs1_ss_node_id_id_set (c macro)": [[62, "c.xs2a.XS1_SS_NODE_ID_ID_SET"]], "xs2a.xs1_ss_node_id_id_shift (c macro)": [[62, "c.xs2a.XS1_SS_NODE_ID_ID_SHIFT"]], "xs2a.xs1_ss_node_id_id_size (c macro)": [[62, "c.xs2a.XS1_SS_NODE_ID_ID_SIZE"]], "xs2a.xs1_ss_pll_ctl_feedback_mul (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL"]], "xs2a.xs1_ss_pll_ctl_feedback_mul_mask (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL_MASK"]], "xs2a.xs1_ss_pll_ctl_feedback_mul_set (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SET"]], "xs2a.xs1_ss_pll_ctl_feedback_mul_shift (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SHIFT"]], "xs2a.xs1_ss_pll_ctl_feedback_mul_size (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SIZE"]], "xs2a.xs1_ss_pll_ctl_input_divisor (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR"]], "xs2a.xs1_ss_pll_ctl_input_divisor_mask (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR_MASK"]], "xs2a.xs1_ss_pll_ctl_input_divisor_set (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SET"]], "xs2a.xs1_ss_pll_ctl_input_divisor_shift (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SHIFT"]], "xs2a.xs1_ss_pll_ctl_input_divisor_size (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SIZE"]], "xs2a.xs1_ss_pll_ctl_nlock (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NLOCK"]], "xs2a.xs1_ss_pll_ctl_nlock_mask (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NLOCK_MASK"]], "xs2a.xs1_ss_pll_ctl_nlock_set (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NLOCK_SET"]], "xs2a.xs1_ss_pll_ctl_nlock_shift (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NLOCK_SHIFT"]], "xs2a.xs1_ss_pll_ctl_nlock_size (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NLOCK_SIZE"]], "xs2a.xs1_ss_pll_ctl_nreset (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NRESET"]], "xs2a.xs1_ss_pll_ctl_nreset_mask (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NRESET_MASK"]], "xs2a.xs1_ss_pll_ctl_nreset_set (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NRESET_SET"]], "xs2a.xs1_ss_pll_ctl_nreset_shift (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NRESET_SHIFT"]], "xs2a.xs1_ss_pll_ctl_nreset_size (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_NRESET_SIZE"]], "xs2a.xs1_ss_pll_ctl_post_divisor (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR"]], "xs2a.xs1_ss_pll_ctl_post_divisor_mask (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR_MASK"]], "xs2a.xs1_ss_pll_ctl_post_divisor_set (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR_SET"]], "xs2a.xs1_ss_pll_ctl_post_divisor_shift (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR_SHIFT"]], "xs2a.xs1_ss_pll_ctl_post_divisor_size (c macro)": [[62, "c.xs2a.XS1_SS_PLL_CTL_POST_DIVISOR_SIZE"]], "xs2a.xs1_ss_sswitch_ref_clk_div (c macro)": [[62, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV"]], "xs2a.xs1_ss_sswitch_ref_clk_div_mask (c macro)": [[62, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV_MASK"]], "xs2a.xs1_ss_sswitch_ref_clk_div_set (c macro)": [[62, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV_SET"]], "xs2a.xs1_ss_sswitch_ref_clk_div_shift (c macro)": [[62, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV_SHIFT"]], "xs2a.xs1_ss_sswitch_ref_clk_div_size (c macro)": [[62, "c.xs2a.XS1_SS_SSWITCH_REF_CLK_DIV_SIZE"]], "xs2a.xs1_ss_test_mode_boot_jtag (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG"]], "xs2a.xs1_ss_test_mode_boot_jtag_mask (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG_MASK"]], "xs2a.xs1_ss_test_mode_boot_jtag_set (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG_SET"]], "xs2a.xs1_ss_test_mode_boot_jtag_shift (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG_SHIFT"]], "xs2a.xs1_ss_test_mode_boot_jtag_size (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_JTAG_SIZE"]], "xs2a.xs1_ss_test_mode_boot_ram (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM"]], "xs2a.xs1_ss_test_mode_boot_ram_mask (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM_MASK"]], "xs2a.xs1_ss_test_mode_boot_ram_set (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM_SET"]], "xs2a.xs1_ss_test_mode_boot_ram_shift (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM_SHIFT"]], "xs2a.xs1_ss_test_mode_boot_ram_size (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_BOOT_RAM_SIZE"]], "xs2a.xs1_ss_test_mode_pll_bypass (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS"]], "xs2a.xs1_ss_test_mode_pll_bypass_mask (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS_MASK"]], "xs2a.xs1_ss_test_mode_pll_bypass_set (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS_SET"]], "xs2a.xs1_ss_test_mode_pll_bypass_shift (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS_SHIFT"]], "xs2a.xs1_ss_test_mode_pll_bypass_size (c macro)": [[62, "c.xs2a.XS1_SS_TEST_MODE_PLL_BYPASS_SIZE"]], "xs2a.xs1_stack_offset_et (c macro)": [[62, "c.xs2a.XS1_STACK_OFFSET_ET"]], "xs2a.xs1_stack_offset_sed (c macro)": [[62, "c.xs2a.XS1_STACK_OFFSET_SED"]], "xs2a.xs1_stack_offset_spc (c macro)": [[62, "c.xs2a.XS1_STACK_OFFSET_SPC"]], "xs2a.xs1_stack_offset_ssr (c macro)": [[62, "c.xs2a.XS1_STACK_OFFSET_SSR"]], "xs2a.xs1_sync_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_INUSE"]], "xs2a.xs1_sync_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_INUSE_MASK"]], "xs2a.xs1_sync_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_INUSE_SET"]], "xs2a.xs1_sync_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_sync_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_INUSE_SIZE"]], "xs2a.xs1_sync_ctrl0_join (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_JOIN"]], "xs2a.xs1_sync_ctrl0_join_mask (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_JOIN_MASK"]], "xs2a.xs1_sync_ctrl0_join_set (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_JOIN_SET"]], "xs2a.xs1_sync_ctrl0_join_shift (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_JOIN_SHIFT"]], "xs2a.xs1_sync_ctrl0_join_size (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_JOIN_SIZE"]], "xs2a.xs1_sync_ctrl0_master (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MASTER"]], "xs2a.xs1_sync_ctrl0_master_mask (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MASTER_MASK"]], "xs2a.xs1_sync_ctrl0_master_set (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MASTER_SET"]], "xs2a.xs1_sync_ctrl0_master_shift (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MASTER_SHIFT"]], "xs2a.xs1_sync_ctrl0_master_size (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MASTER_SIZE"]], "xs2a.xs1_sync_ctrl0_msynced (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED"]], "xs2a.xs1_sync_ctrl0_msynced_mask (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED_MASK"]], "xs2a.xs1_sync_ctrl0_msynced_set (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED_SET"]], "xs2a.xs1_sync_ctrl0_msynced_shift (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED_SHIFT"]], "xs2a.xs1_sync_ctrl0_msynced_size (c macro)": [[62, "c.xs2a.XS1_SYNC_CTRL0_MSYNCED_SIZE"]], "xs2a.xs1_sync_tbv0_slaves (c macro)": [[62, "c.xs2a.XS1_SYNC_TBV0_SLAVES"]], "xs2a.xs1_sync_tbv0_slaves_mask (c macro)": [[62, "c.xs2a.XS1_SYNC_TBV0_SLAVES_MASK"]], "xs2a.xs1_sync_tbv0_slaves_set (c macro)": [[62, "c.xs2a.XS1_SYNC_TBV0_SLAVES_SET"]], "xs2a.xs1_sync_tbv0_slaves_shift (c macro)": [[62, "c.xs2a.XS1_SYNC_TBV0_SLAVES_SHIFT"]], "xs2a.xs1_sync_tbv0_slaves_size (c macro)": [[62, "c.xs2a.XS1_SYNC_TBV0_SLAVES_SIZE"]], "xs2a.xs1_thread_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_INUSE"]], "xs2a.xs1_thread_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_INUSE_MASK"]], "xs2a.xs1_thread_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_INUSE_SET"]], "xs2a.xs1_thread_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_thread_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_INUSE_SIZE"]], "xs2a.xs1_thread_ctrl0_master (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MASTER"]], "xs2a.xs1_thread_ctrl0_master_mask (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MASTER_MASK"]], "xs2a.xs1_thread_ctrl0_master_set (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MASTER_SET"]], "xs2a.xs1_thread_ctrl0_master_shift (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MASTER_SHIFT"]], "xs2a.xs1_thread_ctrl0_master_size (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MASTER_SIZE"]], "xs2a.xs1_thread_ctrl0_msync (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MSYNC"]], "xs2a.xs1_thread_ctrl0_msync_mask (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MSYNC_MASK"]], "xs2a.xs1_thread_ctrl0_msync_set (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MSYNC_SET"]], "xs2a.xs1_thread_ctrl0_msync_shift (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MSYNC_SHIFT"]], "xs2a.xs1_thread_ctrl0_msync_size (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_MSYNC_SIZE"]], "xs2a.xs1_thread_ctrl0_ssync (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_SSYNC"]], "xs2a.xs1_thread_ctrl0_ssync_mask (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_SSYNC_MASK"]], "xs2a.xs1_thread_ctrl0_ssync_set (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_SSYNC_SET"]], "xs2a.xs1_thread_ctrl0_ssync_shift (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_SSYNC_SHIFT"]], "xs2a.xs1_thread_ctrl0_ssync_size (c macro)": [[62, "c.xs2a.XS1_THREAD_CTRL0_SSYNC_SIZE"]], "xs2a.xs1_thread_mask (c macro)": [[62, "c.xs2a.XS1_THREAD_MASK"]], "xs2a.xs1_thread_mask_mask (c macro)": [[62, "c.xs2a.XS1_THREAD_MASK_MASK"]], "xs2a.xs1_thread_mask_set (c macro)": [[62, "c.xs2a.XS1_THREAD_MASK_SET"]], "xs2a.xs1_thread_mask_shift (c macro)": [[62, "c.xs2a.XS1_THREAD_MASK_SHIFT"]], "xs2a.xs1_thread_mask_size (c macro)": [[62, "c.xs2a.XS1_THREAD_MASK_SIZE"]], "xs2a.xs1_timer_ctrl0_cond (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_COND"]], "xs2a.xs1_timer_ctrl0_cond_mask (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_COND_MASK"]], "xs2a.xs1_timer_ctrl0_cond_set (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_COND_SET"]], "xs2a.xs1_timer_ctrl0_cond_shift (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_COND_SHIFT"]], "xs2a.xs1_timer_ctrl0_cond_size (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_COND_SIZE"]], "xs2a.xs1_timer_ctrl0_ev_valid (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID"]], "xs2a.xs1_timer_ctrl0_ev_valid_mask (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID_MASK"]], "xs2a.xs1_timer_ctrl0_ev_valid_set (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID_SET"]], "xs2a.xs1_timer_ctrl0_ev_valid_shift (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID_SHIFT"]], "xs2a.xs1_timer_ctrl0_ev_valid_size (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_EV_VALID_SIZE"]], "xs2a.xs1_timer_ctrl0_ie_enabled (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED"]], "xs2a.xs1_timer_ctrl0_ie_enabled_mask (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED_MASK"]], "xs2a.xs1_timer_ctrl0_ie_enabled_set (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED_SET"]], "xs2a.xs1_timer_ctrl0_ie_enabled_shift (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED_SHIFT"]], "xs2a.xs1_timer_ctrl0_ie_enabled_size (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_ENABLED_SIZE"]], "xs2a.xs1_timer_ctrl0_ie_mode (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE"]], "xs2a.xs1_timer_ctrl0_ie_mode_mask (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE_MASK"]], "xs2a.xs1_timer_ctrl0_ie_mode_set (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE_SET"]], "xs2a.xs1_timer_ctrl0_ie_mode_shift (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE_SHIFT"]], "xs2a.xs1_timer_ctrl0_ie_mode_size (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_IE_MODE_SIZE"]], "xs2a.xs1_timer_ctrl0_inuse (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_INUSE"]], "xs2a.xs1_timer_ctrl0_inuse_mask (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_INUSE_MASK"]], "xs2a.xs1_timer_ctrl0_inuse_set (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_INUSE_SET"]], "xs2a.xs1_timer_ctrl0_inuse_shift (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_INUSE_SHIFT"]], "xs2a.xs1_timer_ctrl0_inuse_size (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_INUSE_SIZE"]], "xs2a.xs1_timer_ctrl0_ready (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_READY"]], "xs2a.xs1_timer_ctrl0_ready_mask (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_READY_MASK"]], "xs2a.xs1_timer_ctrl0_ready_set (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_READY_SET"]], "xs2a.xs1_timer_ctrl0_ready_shift (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_READY_SHIFT"]], "xs2a.xs1_timer_ctrl0_ready_size (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_READY_SIZE"]], "xs2a.xs1_timer_ctrl0_t_num (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_NUM"]], "xs2a.xs1_timer_ctrl0_t_num_mask (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_NUM_MASK"]], "xs2a.xs1_timer_ctrl0_t_num_set (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_NUM_SET"]], "xs2a.xs1_timer_ctrl0_t_num_shift (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_NUM_SHIFT"]], "xs2a.xs1_timer_ctrl0_t_num_size (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_NUM_SIZE"]], "xs2a.xs1_timer_ctrl0_t_waiting (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING"]], "xs2a.xs1_timer_ctrl0_t_waiting_mask (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING_MASK"]], "xs2a.xs1_timer_ctrl0_t_waiting_set (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING_SET"]], "xs2a.xs1_timer_ctrl0_t_waiting_shift (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING_SHIFT"]], "xs2a.xs1_timer_ctrl0_t_waiting_size (c macro)": [[62, "c.xs2a.XS1_TIMER_CTRL0_T_WAITING_SIZE"]], "xs2a.xs1_trap_kcall_offset (c macro)": [[62, "c.xs2a.XS1_TRAP_KCALL_OFFSET"]], "xs2a.xs1_tx_credit (c macro)": [[62, "c.xs2a.XS1_TX_CREDIT"]], "xs2a.xs1_tx_credit_mask (c macro)": [[62, "c.xs2a.XS1_TX_CREDIT_MASK"]], "xs2a.xs1_tx_credit_set (c macro)": [[62, "c.xs2a.XS1_TX_CREDIT_SET"]], "xs2a.xs1_tx_credit_shift (c macro)": [[62, "c.xs2a.XS1_TX_CREDIT_SHIFT"]], "xs2a.xs1_tx_credit_size (c macro)": [[62, "c.xs2a.XS1_TX_CREDIT_SIZE"]], "xs2a.xs1_vector_base (c macro)": [[62, "c.xs2a.XS1_VECTOR_BASE"]], "xs2a.xs1_vector_base_mask (c macro)": [[62, "c.xs2a.XS1_VECTOR_BASE_MASK"]], "xs2a.xs1_vector_base_set (c macro)": [[62, "c.xs2a.XS1_VECTOR_BASE_SET"]], "xs2a.xs1_vector_base_shift (c macro)": [[62, "c.xs2a.XS1_VECTOR_BASE_SHIFT"]], "xs2a.xs1_vector_base_size (c macro)": [[62, "c.xs2a.XS1_VECTOR_BASE_SIZE"]], "xs2a.xs1_word_address_bits (c macro)": [[62, "c.xs2a.XS1_WORD_ADDRESS_BITS"]], "xs2a.xs1_word_address_bits_mask (c macro)": [[62, "c.xs2a.XS1_WORD_ADDRESS_BITS_MASK"]], "xs2a.xs1_word_address_bits_set (c macro)": [[62, "c.xs2a.XS1_WORD_ADDRESS_BITS_SET"]], "xs2a.xs1_word_address_bits_shift (c macro)": [[62, "c.xs2a.XS1_WORD_ADDRESS_BITS_SHIFT"]], "xs2a.xs1_word_address_bits_size (c macro)": [[62, "c.xs2a.XS1_WORD_ADDRESS_BITS_SIZE"]], "xs2a.xs1_xcore_ctrl0_clk_divider_dyn (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN"]], "xs2a.xs1_xcore_ctrl0_clk_divider_dyn_mask (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK"]], "xs2a.xs1_xcore_ctrl0_clk_divider_dyn_set (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SET"]], "xs2a.xs1_xcore_ctrl0_clk_divider_dyn_shift (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT"]], "xs2a.xs1_xcore_ctrl0_clk_divider_dyn_size (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE"]], "xs2a.xs1_xcore_ctrl0_clk_divider_en (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN"]], "xs2a.xs1_xcore_ctrl0_clk_divider_en_mask (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_MASK"]], "xs2a.xs1_xcore_ctrl0_clk_divider_en_set (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SET"]], "xs2a.xs1_xcore_ctrl0_clk_divider_en_shift (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT"]], "xs2a.xs1_xcore_ctrl0_clk_divider_en_size (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE"]], "xs2a.xs1_xcore_ctrl0_rgmii_delay (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY"]], "xs2a.xs1_xcore_ctrl0_rgmii_delay_mask (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY_MASK"]], "xs2a.xs1_xcore_ctrl0_rgmii_delay_set (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY_SET"]], "xs2a.xs1_xcore_ctrl0_rgmii_delay_shift (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY_SHIFT"]], "xs2a.xs1_xcore_ctrl0_rgmii_delay_size (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DELAY_SIZE"]], "xs2a.xs1_xcore_ctrl0_rgmii_divide (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE"]], "xs2a.xs1_xcore_ctrl0_rgmii_divide_mask (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE_MASK"]], "xs2a.xs1_xcore_ctrl0_rgmii_divide_set (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE_SET"]], "xs2a.xs1_xcore_ctrl0_rgmii_divide_shift (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE_SHIFT"]], "xs2a.xs1_xcore_ctrl0_rgmii_divide_size (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_DIVIDE_SIZE"]], "xs2a.xs1_xcore_ctrl0_rgmii_enable (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE"]], "xs2a.xs1_xcore_ctrl0_rgmii_enable_mask (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE_MASK"]], "xs2a.xs1_xcore_ctrl0_rgmii_enable_set (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE_SET"]], "xs2a.xs1_xcore_ctrl0_rgmii_enable_shift (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE_SHIFT"]], "xs2a.xs1_xcore_ctrl0_rgmii_enable_size (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_RGMII_ENABLE_SIZE"]], "xs2a.xs1_xcore_ctrl0_usb_enable (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE"]], "xs2a.xs1_xcore_ctrl0_usb_enable_mask (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE_MASK"]], "xs2a.xs1_xcore_ctrl0_usb_enable_set (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE_SET"]], "xs2a.xs1_xcore_ctrl0_usb_enable_shift (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE_SHIFT"]], "xs2a.xs1_xcore_ctrl0_usb_enable_size (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_ENABLE_SIZE"]], "xs2a.xs1_xcore_ctrl0_usb_mode (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE"]], "xs2a.xs1_xcore_ctrl0_usb_mode_mask (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE_MASK"]], "xs2a.xs1_xcore_ctrl0_usb_mode_set (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE_SET"]], "xs2a.xs1_xcore_ctrl0_usb_mode_shift (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE_SHIFT"]], "xs2a.xs1_xcore_ctrl0_usb_mode_size (c macro)": [[62, "c.xs2a.XS1_XCORE_CTRL0_USB_MODE_SIZE"]], "xs2a.xs1_xlink_enable (c macro)": [[62, "c.xs2a.XS1_XLINK_ENABLE"]], "xs2a.xs1_xlink_enable_mask (c macro)": [[62, "c.xs2a.XS1_XLINK_ENABLE_MASK"]], "xs2a.xs1_xlink_enable_set (c macro)": [[62, "c.xs2a.XS1_XLINK_ENABLE_SET"]], "xs2a.xs1_xlink_enable_shift (c macro)": [[62, "c.xs2a.XS1_XLINK_ENABLE_SHIFT"]], "xs2a.xs1_xlink_enable_size (c macro)": [[62, "c.xs2a.XS1_XLINK_ENABLE_SIZE"]], "xs2a.xs1_xlink_hello (c macro)": [[62, "c.xs2a.XS1_XLINK_HELLO"]], "xs2a.xs1_xlink_hello_mask (c macro)": [[62, "c.xs2a.XS1_XLINK_HELLO_MASK"]], "xs2a.xs1_xlink_hello_set (c macro)": [[62, "c.xs2a.XS1_XLINK_HELLO_SET"]], "xs2a.xs1_xlink_hello_shift (c macro)": [[62, "c.xs2a.XS1_XLINK_HELLO_SHIFT"]], "xs2a.xs1_xlink_hello_size (c macro)": [[62, "c.xs2a.XS1_XLINK_HELLO_SIZE"]], "xs2a.xs1_xlink_inter_token_delay (c macro)": [[62, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY"]], "xs2a.xs1_xlink_inter_token_delay_mask (c macro)": [[62, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY_MASK"]], "xs2a.xs1_xlink_inter_token_delay_set (c macro)": [[62, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY_SET"]], "xs2a.xs1_xlink_inter_token_delay_shift (c macro)": [[62, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY_SHIFT"]], "xs2a.xs1_xlink_inter_token_delay_size (c macro)": [[62, "c.xs2a.XS1_XLINK_INTER_TOKEN_DELAY_SIZE"]], "xs2a.xs1_xlink_intra_token_delay (c macro)": [[62, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY"]], "xs2a.xs1_xlink_intra_token_delay_mask (c macro)": [[62, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY_MASK"]], "xs2a.xs1_xlink_intra_token_delay_set (c macro)": [[62, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY_SET"]], "xs2a.xs1_xlink_intra_token_delay_shift (c macro)": [[62, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY_SHIFT"]], "xs2a.xs1_xlink_intra_token_delay_size (c macro)": [[62, "c.xs2a.XS1_XLINK_INTRA_TOKEN_DELAY_SIZE"]], "xs2a.xs1_xlink_rx_error (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_ERROR"]], "xs2a.xs1_xlink_rx_error_mask (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_ERROR_MASK"]], "xs2a.xs1_xlink_rx_error_set (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_ERROR_SET"]], "xs2a.xs1_xlink_rx_error_shift (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_ERROR_SHIFT"]], "xs2a.xs1_xlink_rx_error_size (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_ERROR_SIZE"]], "xs2a.xs1_xlink_rx_reset (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_RESET"]], "xs2a.xs1_xlink_rx_reset_mask (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_RESET_MASK"]], "xs2a.xs1_xlink_rx_reset_set (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_RESET_SET"]], "xs2a.xs1_xlink_rx_reset_shift (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_RESET_SHIFT"]], "xs2a.xs1_xlink_rx_reset_size (c macro)": [[62, "c.xs2a.XS1_XLINK_RX_RESET_SIZE"]], "xs2a.xs1_xlink_wide (c macro)": [[62, "c.xs2a.XS1_XLINK_WIDE"]], "xs2a.xs1_xlink_wide_mask (c macro)": [[62, "c.xs2a.XS1_XLINK_WIDE_MASK"]], "xs2a.xs1_xlink_wide_set (c macro)": [[62, "c.xs2a.XS1_XLINK_WIDE_SET"]], "xs2a.xs1_xlink_wide_shift (c macro)": [[62, "c.xs2a.XS1_XLINK_WIDE_SHIFT"]], "xs2a.xs1_xlink_wide_size (c macro)": [[62, "c.xs2a.XS1_XLINK_WIDE_SIZE"]], "xs2a.xs1_xstatic_dest_chan_end (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END"]], "xs2a.xs1_xstatic_dest_chan_end_mask (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END_MASK"]], "xs2a.xs1_xstatic_dest_chan_end_set (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END_SET"]], "xs2a.xs1_xstatic_dest_chan_end_shift (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END_SHIFT"]], "xs2a.xs1_xstatic_dest_chan_end_size (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_CHAN_END_SIZE"]], "xs2a.xs1_xstatic_dest_proc (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_PROC"]], "xs2a.xs1_xstatic_dest_proc_mask (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_PROC_MASK"]], "xs2a.xs1_xstatic_dest_proc_set (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_PROC_SET"]], "xs2a.xs1_xstatic_dest_proc_shift (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_PROC_SHIFT"]], "xs2a.xs1_xstatic_dest_proc_size (c macro)": [[62, "c.xs2a.XS1_XSTATIC_DEST_PROC_SIZE"]], "xs2a.xs1_xstatic_enable (c macro)": [[62, "c.xs2a.XS1_XSTATIC_ENABLE"]], "xs2a.xs1_xstatic_enable_mask (c macro)": [[62, "c.xs2a.XS1_XSTATIC_ENABLE_MASK"]], "xs2a.xs1_xstatic_enable_set (c macro)": [[62, "c.xs2a.XS1_XSTATIC_ENABLE_SET"]], "xs2a.xs1_xstatic_enable_shift (c macro)": [[62, "c.xs2a.XS1_XSTATIC_ENABLE_SHIFT"]], "xs2a.xs1_xstatic_enable_size (c macro)": [[62, "c.xs2a.XS1_XSTATIC_ENABLE_SIZE"]], "xs3a.xs1_ack_token (c macro)": [[63, "c.xs3a.XS1_ACK_TOKEN"]], "xs3a.xs1_all_bits (c macro)": [[63, "c.xs3a.XS1_ALL_BITS"]], "xs3a.xs1_all_bits_mask (c macro)": [[63, "c.xs3a.XS1_ALL_BITS_MASK"]], "xs3a.xs1_all_bits_set (c macro)": [[63, "c.xs3a.XS1_ALL_BITS_SET"]], "xs3a.xs1_all_bits_shift (c macro)": [[63, "c.xs3a.XS1_ALL_BITS_SHIFT"]], "xs3a.xs1_all_bits_size (c macro)": [[63, "c.xs3a.XS1_ALL_BITS_SIZE"]], "xs3a.xs1_arg0_reg (c macro)": [[63, "c.xs3a.XS1_ARG0_REG"]], "xs3a.xs1_arg1_reg (c macro)": [[63, "c.xs3a.XS1_ARG1_REG"]], "xs3a.xs1_arg2_reg (c macro)": [[63, "c.xs3a.XS1_ARG2_REG"]], "xs3a.xs1_arg3_reg (c macro)": [[63, "c.xs3a.XS1_ARG3_REG"]], "xs3a.xs1_boot_config_boot_from_jtag (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG"]], "xs3a.xs1_boot_config_boot_from_jtag_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_MASK"]], "xs3a.xs1_boot_config_boot_from_jtag_set (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SET"]], "xs3a.xs1_boot_config_boot_from_jtag_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SHIFT"]], "xs3a.xs1_boot_config_boot_from_jtag_size (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_JTAG_SIZE"]], "xs3a.xs1_boot_config_boot_from_ram (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM"]], "xs3a.xs1_boot_config_boot_from_ram_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_MASK"]], "xs3a.xs1_boot_config_boot_from_ram_set (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SET"]], "xs3a.xs1_boot_config_boot_from_ram_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SHIFT"]], "xs3a.xs1_boot_config_boot_from_ram_size (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_BOOT_FROM_RAM_SIZE"]], "xs3a.xs1_boot_config_core1_power_down_n (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N"]], "xs3a.xs1_boot_config_core1_power_down_n_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_MASK"]], "xs3a.xs1_boot_config_core1_power_down_n_set (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SET"]], "xs3a.xs1_boot_config_core1_power_down_n_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SHIFT"]], "xs3a.xs1_boot_config_core1_power_down_n_size (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_CORE1_POWER_DOWN_N_SIZE"]], "xs3a.xs1_boot_config_disable_otp_poll (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL"]], "xs3a.xs1_boot_config_disable_otp_poll_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_MASK"]], "xs3a.xs1_boot_config_disable_otp_poll_set (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SET"]], "xs3a.xs1_boot_config_disable_otp_poll_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SHIFT"]], "xs3a.xs1_boot_config_disable_otp_poll_size (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_DISABLE_OTP_POLL_SIZE"]], "xs3a.xs1_boot_config_pll_mode_pins (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS"]], "xs3a.xs1_boot_config_pll_mode_pins_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS_MASK"]], "xs3a.xs1_boot_config_pll_mode_pins_set (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SET"]], "xs3a.xs1_boot_config_pll_mode_pins_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SHIFT"]], "xs3a.xs1_boot_config_pll_mode_pins_size (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PLL_MODE_PINS_SIZE"]], "xs3a.xs1_boot_config_processor (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR"]], "xs3a.xs1_boot_config_processor_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR_MASK"]], "xs3a.xs1_boot_config_processor_set (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR_SET"]], "xs3a.xs1_boot_config_processor_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR_SHIFT"]], "xs3a.xs1_boot_config_processor_size (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_PROCESSOR_SIZE"]], "xs3a.xs1_boot_config_secure_boot (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT"]], "xs3a.xs1_boot_config_secure_boot_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT_MASK"]], "xs3a.xs1_boot_config_secure_boot_set (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT_SET"]], "xs3a.xs1_boot_config_secure_boot_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT_SHIFT"]], "xs3a.xs1_boot_config_secure_boot_size (c macro)": [[63, "c.xs3a.XS1_BOOT_CONFIG_SECURE_BOOT_SIZE"]], "xs3a.xs1_boot_status_bits (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_BITS"]], "xs3a.xs1_boot_status_bits_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_BITS_MASK"]], "xs3a.xs1_boot_status_bits_set (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_BITS_SET"]], "xs3a.xs1_boot_status_bits_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_BITS_SHIFT"]], "xs3a.xs1_boot_status_bits_size (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_BITS_SIZE"]], "xs3a.xs1_boot_status_leds (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_LEDS"]], "xs3a.xs1_boot_status_leds_mask (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_LEDS_MASK"]], "xs3a.xs1_boot_status_leds_set (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_LEDS_SET"]], "xs3a.xs1_boot_status_leds_shift (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_LEDS_SHIFT"]], "xs3a.xs1_boot_status_leds_size (c macro)": [[63, "c.xs3a.XS1_BOOT_STATUS_LEDS_SIZE"]], "xs3a.xs1_brk_enable (c macro)": [[63, "c.xs3a.XS1_BRK_ENABLE"]], "xs3a.xs1_brk_enable_mask (c macro)": [[63, "c.xs3a.XS1_BRK_ENABLE_MASK"]], "xs3a.xs1_brk_enable_set (c macro)": [[63, "c.xs3a.XS1_BRK_ENABLE_SET"]], "xs3a.xs1_brk_enable_shift (c macro)": [[63, "c.xs3a.XS1_BRK_ENABLE_SHIFT"]], "xs3a.xs1_brk_enable_size (c macro)": [[63, "c.xs3a.XS1_BRK_ENABLE_SIZE"]], "xs3a.xs1_brk_load (c macro)": [[63, "c.xs3a.XS1_BRK_LOAD"]], "xs3a.xs1_brk_load_mask (c macro)": [[63, "c.xs3a.XS1_BRK_LOAD_MASK"]], "xs3a.xs1_brk_load_set (c macro)": [[63, "c.xs3a.XS1_BRK_LOAD_SET"]], "xs3a.xs1_brk_load_shift (c macro)": [[63, "c.xs3a.XS1_BRK_LOAD_SHIFT"]], "xs3a.xs1_brk_load_size (c macro)": [[63, "c.xs3a.XS1_BRK_LOAD_SIZE"]], "xs3a.xs1_brk_threads (c macro)": [[63, "c.xs3a.XS1_BRK_THREADS"]], "xs3a.xs1_brk_threads_mask (c macro)": [[63, "c.xs3a.XS1_BRK_THREADS_MASK"]], "xs3a.xs1_brk_threads_set (c macro)": [[63, "c.xs3a.XS1_BRK_THREADS_SET"]], "xs3a.xs1_brk_threads_shift (c macro)": [[63, "c.xs3a.XS1_BRK_THREADS_SHIFT"]], "xs3a.xs1_brk_threads_size (c macro)": [[63, "c.xs3a.XS1_BRK_THREADS_SIZE"]], "xs3a.xs1_chanend_ctrl0_ev_valid (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID"]], "xs3a.xs1_chanend_ctrl0_ev_valid_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID_MASK"]], "xs3a.xs1_chanend_ctrl0_ev_valid_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID_SET"]], "xs3a.xs1_chanend_ctrl0_ev_valid_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID_SHIFT"]], "xs3a.xs1_chanend_ctrl0_ev_valid_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_EV_VALID_SIZE"]], "xs3a.xs1_chanend_ctrl0_ie_enabled (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED"]], "xs3a.xs1_chanend_ctrl0_ie_enabled_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED_MASK"]], "xs3a.xs1_chanend_ctrl0_ie_enabled_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED_SET"]], "xs3a.xs1_chanend_ctrl0_ie_enabled_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED_SHIFT"]], "xs3a.xs1_chanend_ctrl0_ie_enabled_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_ENABLED_SIZE"]], "xs3a.xs1_chanend_ctrl0_ie_mode (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE"]], "xs3a.xs1_chanend_ctrl0_ie_mode_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE_MASK"]], "xs3a.xs1_chanend_ctrl0_ie_mode_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE_SET"]], "xs3a.xs1_chanend_ctrl0_ie_mode_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE_SHIFT"]], "xs3a.xs1_chanend_ctrl0_ie_mode_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IE_MODE_SIZE"]], "xs3a.xs1_chanend_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_INUSE"]], "xs3a.xs1_chanend_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_INUSE_MASK"]], "xs3a.xs1_chanend_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_INUSE_SET"]], "xs3a.xs1_chanend_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_chanend_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_INUSE_SIZE"]], "xs3a.xs1_chanend_ctrl0_in_ready (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY"]], "xs3a.xs1_chanend_ctrl0_in_ready_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY_MASK"]], "xs3a.xs1_chanend_ctrl0_in_ready_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY_SET"]], "xs3a.xs1_chanend_ctrl0_in_ready_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY_SHIFT"]], "xs3a.xs1_chanend_ctrl0_in_ready_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_READY_SIZE"]], "xs3a.xs1_chanend_ctrl0_in_t_num (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM"]], "xs3a.xs1_chanend_ctrl0_in_t_num_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM_MASK"]], "xs3a.xs1_chanend_ctrl0_in_t_num_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM_SET"]], "xs3a.xs1_chanend_ctrl0_in_t_num_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM_SHIFT"]], "xs3a.xs1_chanend_ctrl0_in_t_num_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_T_NUM_SIZE"]], "xs3a.xs1_chanend_ctrl0_in_waiting (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING"]], "xs3a.xs1_chanend_ctrl0_in_waiting_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING_MASK"]], "xs3a.xs1_chanend_ctrl0_in_waiting_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING_SET"]], "xs3a.xs1_chanend_ctrl0_in_waiting_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING_SHIFT"]], "xs3a.xs1_chanend_ctrl0_in_waiting_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_IN_WAITING_SIZE"]], "xs3a.xs1_chanend_ctrl0_out_ready (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY"]], "xs3a.xs1_chanend_ctrl0_out_ready_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY_MASK"]], "xs3a.xs1_chanend_ctrl0_out_ready_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY_SET"]], "xs3a.xs1_chanend_ctrl0_out_ready_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY_SHIFT"]], "xs3a.xs1_chanend_ctrl0_out_ready_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_READY_SIZE"]], "xs3a.xs1_chanend_ctrl0_out_t_num (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM"]], "xs3a.xs1_chanend_ctrl0_out_t_num_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM_MASK"]], "xs3a.xs1_chanend_ctrl0_out_t_num_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM_SET"]], "xs3a.xs1_chanend_ctrl0_out_t_num_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM_SHIFT"]], "xs3a.xs1_chanend_ctrl0_out_t_num_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_T_NUM_SIZE"]], "xs3a.xs1_chanend_ctrl0_out_waiting (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING"]], "xs3a.xs1_chanend_ctrl0_out_waiting_mask (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING_MASK"]], "xs3a.xs1_chanend_ctrl0_out_waiting_set (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING_SET"]], "xs3a.xs1_chanend_ctrl0_out_waiting_shift (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING_SHIFT"]], "xs3a.xs1_chanend_ctrl0_out_waiting_size (c macro)": [[63, "c.xs3a.XS1_CHANEND_CTRL0_OUT_WAITING_SIZE"]], "xs3a.xs1_chan_id_channum (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_CHANNUM"]], "xs3a.xs1_chan_id_channum_mask (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_CHANNUM_MASK"]], "xs3a.xs1_chan_id_channum_set (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_CHANNUM_SET"]], "xs3a.xs1_chan_id_channum_shift (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_CHANNUM_SHIFT"]], "xs3a.xs1_chan_id_channum_size (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_CHANNUM_SIZE"]], "xs3a.xs1_chan_id_node (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_NODE"]], "xs3a.xs1_chan_id_node_mask (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_NODE_MASK"]], "xs3a.xs1_chan_id_node_set (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_NODE_SET"]], "xs3a.xs1_chan_id_node_shift (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_NODE_SHIFT"]], "xs3a.xs1_chan_id_node_size (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_NODE_SIZE"]], "xs3a.xs1_chan_id_processor (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_PROCESSOR"]], "xs3a.xs1_chan_id_processor_mask (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_PROCESSOR_MASK"]], "xs3a.xs1_chan_id_processor_set (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_PROCESSOR_SET"]], "xs3a.xs1_chan_id_processor_shift (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_PROCESSOR_SHIFT"]], "xs3a.xs1_chan_id_processor_size (c macro)": [[63, "c.xs3a.XS1_CHAN_ID_PROCESSOR_SIZE"]], "xs3a.xs1_clkblk_1 (c macro)": [[63, "c.xs3a.XS1_CLKBLK_1"]], "xs3a.xs1_clkblk_2 (c macro)": [[63, "c.xs3a.XS1_CLKBLK_2"]], "xs3a.xs1_clkblk_3 (c macro)": [[63, "c.xs3a.XS1_CLKBLK_3"]], "xs3a.xs1_clkblk_4 (c macro)": [[63, "c.xs3a.XS1_CLKBLK_4"]], "xs3a.xs1_clkblk_5 (c macro)": [[63, "c.xs3a.XS1_CLKBLK_5"]], "xs3a.xs1_clkblk_6 (c macro)": [[63, "c.xs3a.XS1_CLKBLK_6"]], "xs3a.xs1_clkblk_7 (c macro)": [[63, "c.xs3a.XS1_CLKBLK_7"]], "xs3a.xs1_clkblk_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE"]], "xs3a.xs1_clkblk_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE_MASK"]], "xs3a.xs1_clkblk_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE_SET"]], "xs3a.xs1_clkblk_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_clkblk_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_INUSE_SIZE"]], "xs3a.xs1_clkblk_ctrl0_started (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED"]], "xs3a.xs1_clkblk_ctrl0_started_mask (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED_MASK"]], "xs3a.xs1_clkblk_ctrl0_started_set (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED_SET"]], "xs3a.xs1_clkblk_ctrl0_started_shift (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED_SHIFT"]], "xs3a.xs1_clkblk_ctrl0_started_size (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STARTED_SIZE"]], "xs3a.xs1_clkblk_ctrl0_stopping (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING"]], "xs3a.xs1_clkblk_ctrl0_stopping_mask (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING_MASK"]], "xs3a.xs1_clkblk_ctrl0_stopping_set (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING_SET"]], "xs3a.xs1_clkblk_ctrl0_stopping_shift (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING_SHIFT"]], "xs3a.xs1_clkblk_ctrl0_stopping_size (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_STOPPING_SIZE"]], "xs3a.xs1_clkblk_ctrl0_t_num (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM"]], "xs3a.xs1_clkblk_ctrl0_t_num_mask (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM_MASK"]], "xs3a.xs1_clkblk_ctrl0_t_num_set (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM_SET"]], "xs3a.xs1_clkblk_ctrl0_t_num_shift (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM_SHIFT"]], "xs3a.xs1_clkblk_ctrl0_t_num_size (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_NUM_SIZE"]], "xs3a.xs1_clkblk_ctrl0_t_waiting (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING"]], "xs3a.xs1_clkblk_ctrl0_t_waiting_mask (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING_MASK"]], "xs3a.xs1_clkblk_ctrl0_t_waiting_set (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING_SET"]], "xs3a.xs1_clkblk_ctrl0_t_waiting_shift (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING_SHIFT"]], "xs3a.xs1_clkblk_ctrl0_t_waiting_size (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL0_T_WAITING_SIZE"]], "xs3a.xs1_clkblk_ctrl1_fall_delay (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY"]], "xs3a.xs1_clkblk_ctrl1_fall_delay_mask (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY_MASK"]], "xs3a.xs1_clkblk_ctrl1_fall_delay_set (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY_SET"]], "xs3a.xs1_clkblk_ctrl1_fall_delay_shift (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY_SHIFT"]], "xs3a.xs1_clkblk_ctrl1_fall_delay_size (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_FALL_DELAY_SIZE"]], "xs3a.xs1_clkblk_ctrl1_rise_delay (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY"]], "xs3a.xs1_clkblk_ctrl1_rise_delay_mask (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY_MASK"]], "xs3a.xs1_clkblk_ctrl1_rise_delay_set (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY_SET"]], "xs3a.xs1_clkblk_ctrl1_rise_delay_shift (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY_SHIFT"]], "xs3a.xs1_clkblk_ctrl1_rise_delay_size (c macro)": [[63, "c.xs3a.XS1_CLKBLK_CTRL1_RISE_DELAY_SIZE"]], "xs3a.xs1_clkblk_ref (c macro)": [[63, "c.xs3a.XS1_CLKBLK_REF"]], "xs3a.xs1_clk_ref (c macro)": [[63, "c.xs3a.XS1_CLK_REF"]], "xs3a.xs1_clk_xcore (c macro)": [[63, "c.xs3a.XS1_CLK_XCORE"]], "xs3a.xs1_coproc_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_INUSE"]], "xs3a.xs1_coproc_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_INUSE_MASK"]], "xs3a.xs1_coproc_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_INUSE_SET"]], "xs3a.xs1_coproc_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_coproc_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_INUSE_SIZE"]], "xs3a.xs1_coproc_ctrl0_ownt (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT"]], "xs3a.xs1_coproc_ctrl0_ownt_mask (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_MASK"]], "xs3a.xs1_coproc_ctrl0_ownt_set (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_SET"]], "xs3a.xs1_coproc_ctrl0_ownt_shift (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_SHIFT"]], "xs3a.xs1_coproc_ctrl0_ownt_size (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_SIZE"]], "xs3a.xs1_coproc_ctrl0_ownt_v (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V"]], "xs3a.xs1_coproc_ctrl0_ownt_v_mask (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V_MASK"]], "xs3a.xs1_coproc_ctrl0_ownt_v_set (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V_SET"]], "xs3a.xs1_coproc_ctrl0_ownt_v_shift (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V_SHIFT"]], "xs3a.xs1_coproc_ctrl0_ownt_v_size (c macro)": [[63, "c.xs3a.XS1_COPROC_CTRL0_OWNT_V_SIZE"]], "xs3a.xs1_coproc_tbv0_waiting (c macro)": [[63, "c.xs3a.XS1_COPROC_TBV0_WAITING"]], "xs3a.xs1_coproc_tbv0_waiting_mask (c macro)": [[63, "c.xs3a.XS1_COPROC_TBV0_WAITING_MASK"]], "xs3a.xs1_coproc_tbv0_waiting_set (c macro)": [[63, "c.xs3a.XS1_COPROC_TBV0_WAITING_SET"]], "xs3a.xs1_coproc_tbv0_waiting_shift (c macro)": [[63, "c.xs3a.XS1_COPROC_TBV0_WAITING_SHIFT"]], "xs3a.xs1_coproc_tbv0_waiting_size (c macro)": [[63, "c.xs3a.XS1_COPROC_TBV0_WAITING_SIZE"]], "xs3a.xs1_core1_disable (c macro)": [[63, "c.xs3a.XS1_CORE1_DISABLE"]], "xs3a.xs1_core1_disable_mask (c macro)": [[63, "c.xs3a.XS1_CORE1_DISABLE_MASK"]], "xs3a.xs1_core1_disable_set (c macro)": [[63, "c.xs3a.XS1_CORE1_DISABLE_SET"]], "xs3a.xs1_core1_disable_shift (c macro)": [[63, "c.xs3a.XS1_CORE1_DISABLE_SHIFT"]], "xs3a.xs1_core1_disable_size (c macro)": [[63, "c.xs3a.XS1_CORE1_DISABLE_SIZE"]], "xs3a.xs1_crc5_result_width (c macro)": [[63, "c.xs3a.XS1_CRC5_RESULT_WIDTH"]], "xs3a.xs1_ct_ack (c macro)": [[63, "c.xs3a.XS1_CT_ACK"]], "xs3a.xs1_ct_call (c macro)": [[63, "c.xs3a.XS1_CT_CALL"]], "xs3a.xs1_ct_end (c macro)": [[63, "c.xs3a.XS1_CT_END"]], "xs3a.xs1_ct_nack (c macro)": [[63, "c.xs3a.XS1_CT_NACK"]], "xs3a.xs1_ct_pause (c macro)": [[63, "c.xs3a.XS1_CT_PAUSE"]], "xs3a.xs1_ct_psctrl (c macro)": [[63, "c.xs3a.XS1_CT_PSCTRL"]], "xs3a.xs1_ct_read1 (c macro)": [[63, "c.xs3a.XS1_CT_READ1"]], "xs3a.xs1_ct_read2 (c macro)": [[63, "c.xs3a.XS1_CT_READ2"]], "xs3a.xs1_ct_read4 (c macro)": [[63, "c.xs3a.XS1_CT_READ4"]], "xs3a.xs1_ct_read8 (c macro)": [[63, "c.xs3a.XS1_CT_READ8"]], "xs3a.xs1_ct_readc (c macro)": [[63, "c.xs3a.XS1_CT_READC"]], "xs3a.xs1_ct_readn (c macro)": [[63, "c.xs3a.XS1_CT_READN"]], "xs3a.xs1_ct_ssctrl (c macro)": [[63, "c.xs3a.XS1_CT_SSCTRL"]], "xs3a.xs1_ct_start_transaction (c macro)": [[63, "c.xs3a.XS1_CT_START_TRANSACTION"]], "xs3a.xs1_ct_write1 (c macro)": [[63, "c.xs3a.XS1_CT_WRITE1"]], "xs3a.xs1_ct_write2 (c macro)": [[63, "c.xs3a.XS1_CT_WRITE2"]], "xs3a.xs1_ct_write4 (c macro)": [[63, "c.xs3a.XS1_CT_WRITE4"]], "xs3a.xs1_ct_write8 (c macro)": [[63, "c.xs3a.XS1_CT_WRITE8"]], "xs3a.xs1_ct_writec (c macro)": [[63, "c.xs3a.XS1_CT_WRITEC"]], "xs3a.xs1_ct_writen (c macro)": [[63, "c.xs3a.XS1_CT_WRITEN"]], "xs3a.xs1_dbg_buffer_words (c macro)": [[63, "c.xs3a.XS1_DBG_BUFFER_WORDS"]], "xs3a.xs1_dbg_cause_dcall (c macro)": [[63, "c.xs3a.XS1_DBG_CAUSE_DCALL"]], "xs3a.xs1_dbg_cause_dwatch (c macro)": [[63, "c.xs3a.XS1_DBG_CAUSE_DWATCH"]], "xs3a.xs1_dbg_cause_host (c macro)": [[63, "c.xs3a.XS1_DBG_CAUSE_HOST"]], "xs3a.xs1_dbg_cause_ibreak (c macro)": [[63, "c.xs3a.XS1_DBG_CAUSE_IBREAK"]], "xs3a.xs1_dbg_cause_none (c macro)": [[63, "c.xs3a.XS1_DBG_CAUSE_NONE"]], "xs3a.xs1_dbg_cause_rwatch (c macro)": [[63, "c.xs3a.XS1_DBG_CAUSE_RWATCH"]], "xs3a.xs1_dbg_cmd_ack (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_ACK"]], "xs3a.xs1_dbg_cmd_call (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_CALL"]], "xs3a.xs1_dbg_cmd_getps (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_GETPS"]], "xs3a.xs1_dbg_cmd_getstate (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_GETSTATE"]], "xs3a.xs1_dbg_cmd_nack (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_NACK"]], "xs3a.xs1_dbg_cmd_read (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_READ"]], "xs3a.xs1_dbg_cmd_read4pi (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_READ4PI"]], "xs3a.xs1_dbg_cmd_readsswitch (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_READSSWITCH"]], "xs3a.xs1_dbg_cmd_readvec (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_READVEC"]], "xs3a.xs1_dbg_cmd_rfdbg (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_RFDBG"]], "xs3a.xs1_dbg_cmd_setps (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_SETPS"]], "xs3a.xs1_dbg_cmd_setstate (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_SETSTATE"]], "xs3a.xs1_dbg_cmd_write (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_WRITE"]], "xs3a.xs1_dbg_cmd_write4pi (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_WRITE4PI"]], "xs3a.xs1_dbg_cmd_writesswitch (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_WRITESSWITCH"]], "xs3a.xs1_dbg_cmd_writevec (c macro)": [[63, "c.xs3a.XS1_DBG_CMD_WRITEVEC"]], "xs3a.xs1_dbg_ctrl_pswitch_ro (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_ext (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_ext_mask (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT_MASK"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_ext_set (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SET"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_ext_shift (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SHIFT"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_ext_size (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_EXT_SIZE"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_mask (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_MASK"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_set (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_SET"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_shift (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_SHIFT"]], "xs3a.xs1_dbg_ctrl_pswitch_ro_size (c macro)": [[63, "c.xs3a.XS1_DBG_CTRL_PSWITCH_RO_SIZE"]], "xs3a.xs1_dbg_int_in_dbg (c macro)": [[63, "c.xs3a.XS1_DBG_INT_IN_DBG"]], "xs3a.xs1_dbg_int_in_dbg_mask (c macro)": [[63, "c.xs3a.XS1_DBG_INT_IN_DBG_MASK"]], "xs3a.xs1_dbg_int_in_dbg_set (c macro)": [[63, "c.xs3a.XS1_DBG_INT_IN_DBG_SET"]], "xs3a.xs1_dbg_int_in_dbg_shift (c macro)": [[63, "c.xs3a.XS1_DBG_INT_IN_DBG_SHIFT"]], "xs3a.xs1_dbg_int_in_dbg_size (c macro)": [[63, "c.xs3a.XS1_DBG_INT_IN_DBG_SIZE"]], "xs3a.xs1_dbg_int_req_dbg (c macro)": [[63, "c.xs3a.XS1_DBG_INT_REQ_DBG"]], "xs3a.xs1_dbg_int_req_dbg_mask (c macro)": [[63, "c.xs3a.XS1_DBG_INT_REQ_DBG_MASK"]], "xs3a.xs1_dbg_int_req_dbg_set (c macro)": [[63, "c.xs3a.XS1_DBG_INT_REQ_DBG_SET"]], "xs3a.xs1_dbg_int_req_dbg_shift (c macro)": [[63, "c.xs3a.XS1_DBG_INT_REQ_DBG_SHIFT"]], "xs3a.xs1_dbg_int_req_dbg_size (c macro)": [[63, "c.xs3a.XS1_DBG_INT_REQ_DBG_SIZE"]], "xs3a.xs1_dbg_run_ctrl_stop (c macro)": [[63, "c.xs3a.XS1_DBG_RUN_CTRL_STOP"]], "xs3a.xs1_dbg_run_ctrl_stop_mask (c macro)": [[63, "c.xs3a.XS1_DBG_RUN_CTRL_STOP_MASK"]], "xs3a.xs1_dbg_run_ctrl_stop_set (c macro)": [[63, "c.xs3a.XS1_DBG_RUN_CTRL_STOP_SET"]], "xs3a.xs1_dbg_run_ctrl_stop_shift (c macro)": [[63, "c.xs3a.XS1_DBG_RUN_CTRL_STOP_SHIFT"]], "xs3a.xs1_dbg_run_ctrl_stop_size (c macro)": [[63, "c.xs3a.XS1_DBG_RUN_CTRL_STOP_SIZE"]], "xs3a.xs1_dbg_type_cause (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_CAUSE"]], "xs3a.xs1_dbg_type_cause_mask (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_CAUSE_MASK"]], "xs3a.xs1_dbg_type_cause_set (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_CAUSE_SET"]], "xs3a.xs1_dbg_type_cause_shift (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_CAUSE_SHIFT"]], "xs3a.xs1_dbg_type_cause_size (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_CAUSE_SIZE"]], "xs3a.xs1_dbg_type_hw_num (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_HW_NUM"]], "xs3a.xs1_dbg_type_hw_num_mask (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_HW_NUM_MASK"]], "xs3a.xs1_dbg_type_hw_num_set (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_HW_NUM_SET"]], "xs3a.xs1_dbg_type_hw_num_shift (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_HW_NUM_SHIFT"]], "xs3a.xs1_dbg_type_hw_num_size (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_HW_NUM_SIZE"]], "xs3a.xs1_dbg_type_t_num (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_T_NUM"]], "xs3a.xs1_dbg_type_t_num_mask (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_T_NUM_MASK"]], "xs3a.xs1_dbg_type_t_num_set (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_T_NUM_SET"]], "xs3a.xs1_dbg_type_t_num_shift (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_T_NUM_SHIFT"]], "xs3a.xs1_dbg_type_t_num_size (c macro)": [[63, "c.xs3a.XS1_DBG_TYPE_T_NUM_SIZE"]], "xs3a.xs1_dbg_t_num_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_NUM_NUM"]], "xs3a.xs1_dbg_t_num_num_mask (c macro)": [[63, "c.xs3a.XS1_DBG_T_NUM_NUM_MASK"]], "xs3a.xs1_dbg_t_num_num_set (c macro)": [[63, "c.xs3a.XS1_DBG_T_NUM_NUM_SET"]], "xs3a.xs1_dbg_t_num_num_shift (c macro)": [[63, "c.xs3a.XS1_DBG_T_NUM_NUM_SHIFT"]], "xs3a.xs1_dbg_t_num_num_size (c macro)": [[63, "c.xs3a.XS1_DBG_T_NUM_NUM_SIZE"]], "xs3a.xs1_dbg_t_reg_cp_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_CP_NUM"]], "xs3a.xs1_dbg_t_reg_dp_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_DP_NUM"]], "xs3a.xs1_dbg_t_reg_ed_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_ED_NUM"]], "xs3a.xs1_dbg_t_reg_et_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_ET_NUM"]], "xs3a.xs1_dbg_t_reg_id_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_ID_NUM"]], "xs3a.xs1_dbg_t_reg_kep_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_KEP_NUM"]], "xs3a.xs1_dbg_t_reg_ksp_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_KSP_NUM"]], "xs3a.xs1_dbg_t_reg_lr_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_LR_NUM"]], "xs3a.xs1_dbg_t_reg_pc_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_PC_NUM"]], "xs3a.xs1_dbg_t_reg_reg (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_REG"]], "xs3a.xs1_dbg_t_reg_reg_mask (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_REG_MASK"]], "xs3a.xs1_dbg_t_reg_reg_set (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_REG_SET"]], "xs3a.xs1_dbg_t_reg_reg_shift (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_REG_SHIFT"]], "xs3a.xs1_dbg_t_reg_reg_size (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_REG_SIZE"]], "xs3a.xs1_dbg_t_reg_sed_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_SED_NUM"]], "xs3a.xs1_dbg_t_reg_spc_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_SPC_NUM"]], "xs3a.xs1_dbg_t_reg_sp_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_SP_NUM"]], "xs3a.xs1_dbg_t_reg_sr_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_SR_NUM"]], "xs3a.xs1_dbg_t_reg_ssr_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_SSR_NUM"]], "xs3a.xs1_dbg_t_reg_vec_num (c macro)": [[63, "c.xs3a.XS1_DBG_T_REG_VEC_NUM"]], "xs3a.xs1_dbrk_condition (c macro)": [[63, "c.xs3a.XS1_DBRK_CONDITION"]], "xs3a.xs1_dbrk_condition_mask (c macro)": [[63, "c.xs3a.XS1_DBRK_CONDITION_MASK"]], "xs3a.xs1_dbrk_condition_set (c macro)": [[63, "c.xs3a.XS1_DBRK_CONDITION_SET"]], "xs3a.xs1_dbrk_condition_shift (c macro)": [[63, "c.xs3a.XS1_DBRK_CONDITION_SHIFT"]], "xs3a.xs1_dbrk_condition_size (c macro)": [[63, "c.xs3a.XS1_DBRK_CONDITION_SIZE"]], "xs3a.xs1_debug_vector (c macro)": [[63, "c.xs3a.XS1_DEBUG_VECTOR"]], "xs3a.xs1_device_id0_node (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_NODE"]], "xs3a.xs1_device_id0_node_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_NODE_MASK"]], "xs3a.xs1_device_id0_node_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_NODE_SET"]], "xs3a.xs1_device_id0_node_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_NODE_SHIFT"]], "xs3a.xs1_device_id0_node_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_NODE_SIZE"]], "xs3a.xs1_device_id0_pid (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_PID"]], "xs3a.xs1_device_id0_pid_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_PID_MASK"]], "xs3a.xs1_device_id0_pid_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_PID_SET"]], "xs3a.xs1_device_id0_pid_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_PID_SHIFT"]], "xs3a.xs1_device_id0_pid_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_PID_SIZE"]], "xs3a.xs1_device_id0_revision (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_REVISION"]], "xs3a.xs1_device_id0_revision_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_REVISION_MASK"]], "xs3a.xs1_device_id0_revision_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_REVISION_SET"]], "xs3a.xs1_device_id0_revision_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_REVISION_SHIFT"]], "xs3a.xs1_device_id0_revision_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_REVISION_SIZE"]], "xs3a.xs1_device_id0_revision_value (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_REVISION_VALUE"]], "xs3a.xs1_device_id0_version (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_VERSION"]], "xs3a.xs1_device_id0_version_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_VERSION_MASK"]], "xs3a.xs1_device_id0_version_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_VERSION_SET"]], "xs3a.xs1_device_id0_version_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_VERSION_SHIFT"]], "xs3a.xs1_device_id0_version_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_VERSION_SIZE"]], "xs3a.xs1_device_id0_version_value (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID0_VERSION_VALUE"]], "xs3a.xs1_device_id1_num_chanends (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS"]], "xs3a.xs1_device_id1_num_chanends_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS_MASK"]], "xs3a.xs1_device_id1_num_chanends_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS_SET"]], "xs3a.xs1_device_id1_num_chanends_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS_SHIFT"]], "xs3a.xs1_device_id1_num_chanends_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_CHANENDS_SIZE"]], "xs3a.xs1_device_id1_num_locks (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS"]], "xs3a.xs1_device_id1_num_locks_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS_MASK"]], "xs3a.xs1_device_id1_num_locks_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS_SET"]], "xs3a.xs1_device_id1_num_locks_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS_SHIFT"]], "xs3a.xs1_device_id1_num_locks_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_LOCKS_SIZE"]], "xs3a.xs1_device_id1_num_syncs (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS"]], "xs3a.xs1_device_id1_num_syncs_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS_MASK"]], "xs3a.xs1_device_id1_num_syncs_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS_SET"]], "xs3a.xs1_device_id1_num_syncs_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS_SHIFT"]], "xs3a.xs1_device_id1_num_syncs_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_SYNCS_SIZE"]], "xs3a.xs1_device_id1_num_threads (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS"]], "xs3a.xs1_device_id1_num_threads_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS_MASK"]], "xs3a.xs1_device_id1_num_threads_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS_SET"]], "xs3a.xs1_device_id1_num_threads_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS_SHIFT"]], "xs3a.xs1_device_id1_num_threads_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID1_NUM_THREADS_SIZE"]], "xs3a.xs1_device_id2_num_clkblks (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS"]], "xs3a.xs1_device_id2_num_clkblks_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS_MASK"]], "xs3a.xs1_device_id2_num_clkblks_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS_SET"]], "xs3a.xs1_device_id2_num_clkblks_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS_SHIFT"]], "xs3a.xs1_device_id2_num_clkblks_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_CLKBLKS_SIZE"]], "xs3a.xs1_device_id2_num_timers (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS"]], "xs3a.xs1_device_id2_num_timers_mask (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS_MASK"]], "xs3a.xs1_device_id2_num_timers_set (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS_SET"]], "xs3a.xs1_device_id2_num_timers_shift (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS_SHIFT"]], "xs3a.xs1_device_id2_num_timers_size (c macro)": [[63, "c.xs3a.XS1_DEVICE_ID2_NUM_TIMERS_SIZE"]], "xs3a.xs1_dim0_dir (c macro)": [[63, "c.xs3a.XS1_DIM0_DIR"]], "xs3a.xs1_dim0_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM0_DIR_MASK"]], "xs3a.xs1_dim0_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM0_DIR_SET"]], "xs3a.xs1_dim0_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM0_DIR_SHIFT"]], "xs3a.xs1_dim0_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM0_DIR_SIZE"]], "xs3a.xs1_dim1_dir (c macro)": [[63, "c.xs3a.XS1_DIM1_DIR"]], "xs3a.xs1_dim1_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM1_DIR_MASK"]], "xs3a.xs1_dim1_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM1_DIR_SET"]], "xs3a.xs1_dim1_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM1_DIR_SHIFT"]], "xs3a.xs1_dim1_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM1_DIR_SIZE"]], "xs3a.xs1_dim2_dir (c macro)": [[63, "c.xs3a.XS1_DIM2_DIR"]], "xs3a.xs1_dim2_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM2_DIR_MASK"]], "xs3a.xs1_dim2_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM2_DIR_SET"]], "xs3a.xs1_dim2_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM2_DIR_SHIFT"]], "xs3a.xs1_dim2_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM2_DIR_SIZE"]], "xs3a.xs1_dim3_dir (c macro)": [[63, "c.xs3a.XS1_DIM3_DIR"]], "xs3a.xs1_dim3_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM3_DIR_MASK"]], "xs3a.xs1_dim3_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM3_DIR_SET"]], "xs3a.xs1_dim3_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM3_DIR_SHIFT"]], "xs3a.xs1_dim3_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM3_DIR_SIZE"]], "xs3a.xs1_dim4_dir (c macro)": [[63, "c.xs3a.XS1_DIM4_DIR"]], "xs3a.xs1_dim4_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM4_DIR_MASK"]], "xs3a.xs1_dim4_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM4_DIR_SET"]], "xs3a.xs1_dim4_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM4_DIR_SHIFT"]], "xs3a.xs1_dim4_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM4_DIR_SIZE"]], "xs3a.xs1_dim5_dir (c macro)": [[63, "c.xs3a.XS1_DIM5_DIR"]], "xs3a.xs1_dim5_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM5_DIR_MASK"]], "xs3a.xs1_dim5_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM5_DIR_SET"]], "xs3a.xs1_dim5_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM5_DIR_SHIFT"]], "xs3a.xs1_dim5_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM5_DIR_SIZE"]], "xs3a.xs1_dim6_dir (c macro)": [[63, "c.xs3a.XS1_DIM6_DIR"]], "xs3a.xs1_dim6_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM6_DIR_MASK"]], "xs3a.xs1_dim6_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM6_DIR_SET"]], "xs3a.xs1_dim6_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM6_DIR_SHIFT"]], "xs3a.xs1_dim6_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM6_DIR_SIZE"]], "xs3a.xs1_dim7_dir (c macro)": [[63, "c.xs3a.XS1_DIM7_DIR"]], "xs3a.xs1_dim7_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM7_DIR_MASK"]], "xs3a.xs1_dim7_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM7_DIR_SET"]], "xs3a.xs1_dim7_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM7_DIR_SHIFT"]], "xs3a.xs1_dim7_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM7_DIR_SIZE"]], "xs3a.xs1_dim8_dir (c macro)": [[63, "c.xs3a.XS1_DIM8_DIR"]], "xs3a.xs1_dim8_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM8_DIR_MASK"]], "xs3a.xs1_dim8_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM8_DIR_SET"]], "xs3a.xs1_dim8_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM8_DIR_SHIFT"]], "xs3a.xs1_dim8_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM8_DIR_SIZE"]], "xs3a.xs1_dim9_dir (c macro)": [[63, "c.xs3a.XS1_DIM9_DIR"]], "xs3a.xs1_dim9_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIM9_DIR_MASK"]], "xs3a.xs1_dim9_dir_set (c macro)": [[63, "c.xs3a.XS1_DIM9_DIR_SET"]], "xs3a.xs1_dim9_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIM9_DIR_SHIFT"]], "xs3a.xs1_dim9_dir_size (c macro)": [[63, "c.xs3a.XS1_DIM9_DIR_SIZE"]], "xs3a.xs1_dima_dir (c macro)": [[63, "c.xs3a.XS1_DIMA_DIR"]], "xs3a.xs1_dima_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIMA_DIR_MASK"]], "xs3a.xs1_dima_dir_set (c macro)": [[63, "c.xs3a.XS1_DIMA_DIR_SET"]], "xs3a.xs1_dima_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIMA_DIR_SHIFT"]], "xs3a.xs1_dima_dir_size (c macro)": [[63, "c.xs3a.XS1_DIMA_DIR_SIZE"]], "xs3a.xs1_dimb_dir (c macro)": [[63, "c.xs3a.XS1_DIMB_DIR"]], "xs3a.xs1_dimb_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIMB_DIR_MASK"]], "xs3a.xs1_dimb_dir_set (c macro)": [[63, "c.xs3a.XS1_DIMB_DIR_SET"]], "xs3a.xs1_dimb_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIMB_DIR_SHIFT"]], "xs3a.xs1_dimb_dir_size (c macro)": [[63, "c.xs3a.XS1_DIMB_DIR_SIZE"]], "xs3a.xs1_dimc_dir (c macro)": [[63, "c.xs3a.XS1_DIMC_DIR"]], "xs3a.xs1_dimc_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIMC_DIR_MASK"]], "xs3a.xs1_dimc_dir_set (c macro)": [[63, "c.xs3a.XS1_DIMC_DIR_SET"]], "xs3a.xs1_dimc_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIMC_DIR_SHIFT"]], "xs3a.xs1_dimc_dir_size (c macro)": [[63, "c.xs3a.XS1_DIMC_DIR_SIZE"]], "xs3a.xs1_dimd_dir (c macro)": [[63, "c.xs3a.XS1_DIMD_DIR"]], "xs3a.xs1_dimd_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIMD_DIR_MASK"]], "xs3a.xs1_dimd_dir_set (c macro)": [[63, "c.xs3a.XS1_DIMD_DIR_SET"]], "xs3a.xs1_dimd_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIMD_DIR_SHIFT"]], "xs3a.xs1_dimd_dir_size (c macro)": [[63, "c.xs3a.XS1_DIMD_DIR_SIZE"]], "xs3a.xs1_dime_dir (c macro)": [[63, "c.xs3a.XS1_DIME_DIR"]], "xs3a.xs1_dime_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIME_DIR_MASK"]], "xs3a.xs1_dime_dir_set (c macro)": [[63, "c.xs3a.XS1_DIME_DIR_SET"]], "xs3a.xs1_dime_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIME_DIR_SHIFT"]], "xs3a.xs1_dime_dir_size (c macro)": [[63, "c.xs3a.XS1_DIME_DIR_SIZE"]], "xs3a.xs1_dimf_dir (c macro)": [[63, "c.xs3a.XS1_DIMF_DIR"]], "xs3a.xs1_dimf_dir_mask (c macro)": [[63, "c.xs3a.XS1_DIMF_DIR_MASK"]], "xs3a.xs1_dimf_dir_set (c macro)": [[63, "c.xs3a.XS1_DIMF_DIR_SET"]], "xs3a.xs1_dimf_dir_shift (c macro)": [[63, "c.xs3a.XS1_DIMF_DIR_SHIFT"]], "xs3a.xs1_dimf_dir_size (c macro)": [[63, "c.xs3a.XS1_DIMF_DIR_SIZE"]], "xs3a.xs1_eom_token (c macro)": [[63, "c.xs3a.XS1_EOM_TOKEN"]], "xs3a.xs1_et_arithmetic (c macro)": [[63, "c.xs3a.XS1_ET_ARITHMETIC"]], "xs3a.xs1_et_ecall (c macro)": [[63, "c.xs3a.XS1_ET_ECALL"]], "xs3a.xs1_et_illegal_instruction (c macro)": [[63, "c.xs3a.XS1_ET_ILLEGAL_INSTRUCTION"]], "xs3a.xs1_et_illegal_pc (c macro)": [[63, "c.xs3a.XS1_ET_ILLEGAL_PC"]], "xs3a.xs1_et_illegal_ps (c macro)": [[63, "c.xs3a.XS1_ET_ILLEGAL_PS"]], "xs3a.xs1_et_illegal_resource (c macro)": [[63, "c.xs3a.XS1_ET_ILLEGAL_RESOURCE"]], "xs3a.xs1_et_iolane (c macro)": [[63, "c.xs3a.XS1_ET_IOLANE"]], "xs3a.xs1_et_kcall (c macro)": [[63, "c.xs3a.XS1_ET_KCALL"]], "xs3a.xs1_et_link_error (c macro)": [[63, "c.xs3a.XS1_ET_LINK_ERROR"]], "xs3a.xs1_et_load_store (c macro)": [[63, "c.xs3a.XS1_ET_LOAD_STORE"]], "xs3a.xs1_et_none (c macro)": [[63, "c.xs3a.XS1_ET_NONE"]], "xs3a.xs1_et_resource_dep (c macro)": [[63, "c.xs3a.XS1_ET_RESOURCE_DEP"]], "xs3a.xs1_exception_type (c macro)": [[63, "c.xs3a.XS1_EXCEPTION_TYPE"]], "xs3a.xs1_exception_type_mask (c macro)": [[63, "c.xs3a.XS1_EXCEPTION_TYPE_MASK"]], "xs3a.xs1_exception_type_set (c macro)": [[63, "c.xs3a.XS1_EXCEPTION_TYPE_SET"]], "xs3a.xs1_exception_type_shift (c macro)": [[63, "c.xs3a.XS1_EXCEPTION_TYPE_SHIFT"]], "xs3a.xs1_exception_type_size (c macro)": [[63, "c.xs3a.XS1_EXCEPTION_TYPE_SIZE"]], "xs3a.xs1_extmem_addr_width (c macro)": [[63, "c.xs3a.XS1_EXTMEM_ADDR_WIDTH"]], "xs3a.xs1_extmem_base (c macro)": [[63, "c.xs3a.XS1_EXTMEM_BASE"]], "xs3a.xs1_extmem_size (c macro)": [[63, "c.xs3a.XS1_EXTMEM_SIZE"]], "xs3a.xs1_global_debug_enable_global_debug_req (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ"]], "xs3a.xs1_global_debug_enable_global_debug_req_mask (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK"]], "xs3a.xs1_global_debug_enable_global_debug_req_set (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET"]], "xs3a.xs1_global_debug_enable_global_debug_req_shift (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT"]], "xs3a.xs1_global_debug_enable_global_debug_req_size (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE"]], "xs3a.xs1_global_debug_enable_indebug (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG"]], "xs3a.xs1_global_debug_enable_indebug_mask (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK"]], "xs3a.xs1_global_debug_enable_indebug_set (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SET"]], "xs3a.xs1_global_debug_enable_indebug_shift (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT"]], "xs3a.xs1_global_debug_enable_indebug_size (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE"]], "xs3a.xs1_global_debug_source_external_pad_indebug (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG"]], "xs3a.xs1_global_debug_source_external_pad_indebug_mask (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK"]], "xs3a.xs1_global_debug_source_external_pad_indebug_set (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET"]], "xs3a.xs1_global_debug_source_external_pad_indebug_shift (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT"]], "xs3a.xs1_global_debug_source_external_pad_indebug_size (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE"]], "xs3a.xs1_global_debug_source_xcore0_indebug (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG"]], "xs3a.xs1_global_debug_source_xcore0_indebug_mask (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK"]], "xs3a.xs1_global_debug_source_xcore0_indebug_set (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET"]], "xs3a.xs1_global_debug_source_xcore0_indebug_shift (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT"]], "xs3a.xs1_global_debug_source_xcore0_indebug_size (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE"]], "xs3a.xs1_global_debug_source_xcore1_indebug (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG"]], "xs3a.xs1_global_debug_source_xcore1_indebug_mask (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_MASK"]], "xs3a.xs1_global_debug_source_xcore1_indebug_set (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SET"]], "xs3a.xs1_global_debug_source_xcore1_indebug_shift (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SHIFT"]], "xs3a.xs1_global_debug_source_xcore1_indebug_size (c macro)": [[63, "c.xs3a.XS1_GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG_SIZE"]], "xs3a.xs1_header_1byte_channum (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM"]], "xs3a.xs1_header_1byte_channum_mask (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM_MASK"]], "xs3a.xs1_header_1byte_channum_set (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM_SET"]], "xs3a.xs1_header_1byte_channum_shift (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM_SHIFT"]], "xs3a.xs1_header_1byte_channum_size (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_CHANNUM_SIZE"]], "xs3a.xs1_header_1byte_node (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_NODE"]], "xs3a.xs1_header_1byte_node_mask (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_NODE_MASK"]], "xs3a.xs1_header_1byte_node_set (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_NODE_SET"]], "xs3a.xs1_header_1byte_node_shift (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_NODE_SHIFT"]], "xs3a.xs1_header_1byte_node_size (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_NODE_SIZE"]], "xs3a.xs1_header_1byte_processor (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR"]], "xs3a.xs1_header_1byte_processor_mask (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR_MASK"]], "xs3a.xs1_header_1byte_processor_set (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR_SET"]], "xs3a.xs1_header_1byte_processor_shift (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR_SHIFT"]], "xs3a.xs1_header_1byte_processor_size (c macro)": [[63, "c.xs3a.XS1_HEADER_1BYTE_PROCESSOR_SIZE"]], "xs3a.xs1_header_3byte_channum (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM"]], "xs3a.xs1_header_3byte_channum_mask (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM_MASK"]], "xs3a.xs1_header_3byte_channum_set (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM_SET"]], "xs3a.xs1_header_3byte_channum_shift (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM_SHIFT"]], "xs3a.xs1_header_3byte_channum_size (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_CHANNUM_SIZE"]], "xs3a.xs1_header_3byte_node (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_NODE"]], "xs3a.xs1_header_3byte_node_mask (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_NODE_MASK"]], "xs3a.xs1_header_3byte_node_set (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_NODE_SET"]], "xs3a.xs1_header_3byte_node_shift (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_NODE_SHIFT"]], "xs3a.xs1_header_3byte_node_size (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_NODE_SIZE"]], "xs3a.xs1_header_3byte_processor (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR"]], "xs3a.xs1_header_3byte_processor_mask (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR_MASK"]], "xs3a.xs1_header_3byte_processor_set (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR_SET"]], "xs3a.xs1_header_3byte_processor_shift (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR_SHIFT"]], "xs3a.xs1_header_3byte_processor_size (c macro)": [[63, "c.xs3a.XS1_HEADER_3BYTE_PROCESSOR_SIZE"]], "xs3a.xs1_ibrk_condition (c macro)": [[63, "c.xs3a.XS1_IBRK_CONDITION"]], "xs3a.xs1_ibrk_condition_mask (c macro)": [[63, "c.xs3a.XS1_IBRK_CONDITION_MASK"]], "xs3a.xs1_ibrk_condition_set (c macro)": [[63, "c.xs3a.XS1_IBRK_CONDITION_SET"]], "xs3a.xs1_ibrk_condition_shift (c macro)": [[63, "c.xs3a.XS1_IBRK_CONDITION_SHIFT"]], "xs3a.xs1_ibrk_condition_size (c macro)": [[63, "c.xs3a.XS1_IBRK_CONDITION_SIZE"]], "xs3a.xs1_id_id (c macro)": [[63, "c.xs3a.XS1_ID_ID"]], "xs3a.xs1_id_id_mask (c macro)": [[63, "c.xs3a.XS1_ID_ID_MASK"]], "xs3a.xs1_id_id_set (c macro)": [[63, "c.xs3a.XS1_ID_ID_SET"]], "xs3a.xs1_id_id_shift (c macro)": [[63, "c.xs3a.XS1_ID_ID_SHIFT"]], "xs3a.xs1_id_id_size (c macro)": [[63, "c.xs3a.XS1_ID_ID_SIZE"]], "xs3a.xs1_junk (c macro)": [[63, "c.xs3a.XS1_JUNK"]], "xs3a.xs1_junk_mask (c macro)": [[63, "c.xs3a.XS1_JUNK_MASK"]], "xs3a.xs1_junk_set (c macro)": [[63, "c.xs3a.XS1_JUNK_SET"]], "xs3a.xs1_junk_shift (c macro)": [[63, "c.xs3a.XS1_JUNK_SHIFT"]], "xs3a.xs1_junk_size (c macro)": [[63, "c.xs3a.XS1_JUNK_SIZE"]], "xs3a.xs1_kcall_alignment (c macro)": [[63, "c.xs3a.XS1_KCALL_ALIGNMENT"]], "xs3a.xs1_kep_address_bits (c macro)": [[63, "c.xs3a.XS1_KEP_ADDRESS_BITS"]], "xs3a.xs1_kep_address_bits_mask (c macro)": [[63, "c.xs3a.XS1_KEP_ADDRESS_BITS_MASK"]], "xs3a.xs1_kep_address_bits_set (c macro)": [[63, "c.xs3a.XS1_KEP_ADDRESS_BITS_SET"]], "xs3a.xs1_kep_address_bits_shift (c macro)": [[63, "c.xs3a.XS1_KEP_ADDRESS_BITS_SHIFT"]], "xs3a.xs1_kep_address_bits_size (c macro)": [[63, "c.xs3a.XS1_KEP_ADDRESS_BITS_SIZE"]], "xs3a.xs1_kep_alignment (c macro)": [[63, "c.xs3a.XS1_KEP_ALIGNMENT"]], "xs3a.xs1_link_direction (c macro)": [[63, "c.xs3a.XS1_LINK_DIRECTION"]], "xs3a.xs1_link_direction_mask (c macro)": [[63, "c.xs3a.XS1_LINK_DIRECTION_MASK"]], "xs3a.xs1_link_direction_set (c macro)": [[63, "c.xs3a.XS1_LINK_DIRECTION_SET"]], "xs3a.xs1_link_direction_shift (c macro)": [[63, "c.xs3a.XS1_LINK_DIRECTION_SHIFT"]], "xs3a.xs1_link_direction_size (c macro)": [[63, "c.xs3a.XS1_LINK_DIRECTION_SIZE"]], "xs3a.xs1_link_dst_inuse (c macro)": [[63, "c.xs3a.XS1_LINK_DST_INUSE"]], "xs3a.xs1_link_dst_inuse_mask (c macro)": [[63, "c.xs3a.XS1_LINK_DST_INUSE_MASK"]], "xs3a.xs1_link_dst_inuse_set (c macro)": [[63, "c.xs3a.XS1_LINK_DST_INUSE_SET"]], "xs3a.xs1_link_dst_inuse_shift (c macro)": [[63, "c.xs3a.XS1_LINK_DST_INUSE_SHIFT"]], "xs3a.xs1_link_dst_inuse_size (c macro)": [[63, "c.xs3a.XS1_LINK_DST_INUSE_SIZE"]], "xs3a.xs1_link_junk (c macro)": [[63, "c.xs3a.XS1_LINK_JUNK"]], "xs3a.xs1_link_junk_mask (c macro)": [[63, "c.xs3a.XS1_LINK_JUNK_MASK"]], "xs3a.xs1_link_junk_set (c macro)": [[63, "c.xs3a.XS1_LINK_JUNK_SET"]], "xs3a.xs1_link_junk_shift (c macro)": [[63, "c.xs3a.XS1_LINK_JUNK_SHIFT"]], "xs3a.xs1_link_junk_size (c macro)": [[63, "c.xs3a.XS1_LINK_JUNK_SIZE"]], "xs3a.xs1_link_network (c macro)": [[63, "c.xs3a.XS1_LINK_NETWORK"]], "xs3a.xs1_link_network_mask (c macro)": [[63, "c.xs3a.XS1_LINK_NETWORK_MASK"]], "xs3a.xs1_link_network_set (c macro)": [[63, "c.xs3a.XS1_LINK_NETWORK_SET"]], "xs3a.xs1_link_network_shift (c macro)": [[63, "c.xs3a.XS1_LINK_NETWORK_SHIFT"]], "xs3a.xs1_link_network_size (c macro)": [[63, "c.xs3a.XS1_LINK_NETWORK_SIZE"]], "xs3a.xs1_link_src_inuse (c macro)": [[63, "c.xs3a.XS1_LINK_SRC_INUSE"]], "xs3a.xs1_link_src_inuse_mask (c macro)": [[63, "c.xs3a.XS1_LINK_SRC_INUSE_MASK"]], "xs3a.xs1_link_src_inuse_set (c macro)": [[63, "c.xs3a.XS1_LINK_SRC_INUSE_SET"]], "xs3a.xs1_link_src_inuse_shift (c macro)": [[63, "c.xs3a.XS1_LINK_SRC_INUSE_SHIFT"]], "xs3a.xs1_link_src_inuse_size (c macro)": [[63, "c.xs3a.XS1_LINK_SRC_INUSE_SIZE"]], "xs3a.xs1_lock_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_INUSE"]], "xs3a.xs1_lock_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_INUSE_MASK"]], "xs3a.xs1_lock_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_INUSE_SET"]], "xs3a.xs1_lock_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_lock_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_INUSE_SIZE"]], "xs3a.xs1_lock_ctrl0_ownt (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT"]], "xs3a.xs1_lock_ctrl0_ownt_mask (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_MASK"]], "xs3a.xs1_lock_ctrl0_ownt_set (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_SET"]], "xs3a.xs1_lock_ctrl0_ownt_shift (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_SHIFT"]], "xs3a.xs1_lock_ctrl0_ownt_size (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_SIZE"]], "xs3a.xs1_lock_ctrl0_ownt_v (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V"]], "xs3a.xs1_lock_ctrl0_ownt_v_mask (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V_MASK"]], "xs3a.xs1_lock_ctrl0_ownt_v_set (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V_SET"]], "xs3a.xs1_lock_ctrl0_ownt_v_shift (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V_SHIFT"]], "xs3a.xs1_lock_ctrl0_ownt_v_size (c macro)": [[63, "c.xs3a.XS1_LOCK_CTRL0_OWNT_V_SIZE"]], "xs3a.xs1_lock_tbv0_waiting (c macro)": [[63, "c.xs3a.XS1_LOCK_TBV0_WAITING"]], "xs3a.xs1_lock_tbv0_waiting_mask (c macro)": [[63, "c.xs3a.XS1_LOCK_TBV0_WAITING_MASK"]], "xs3a.xs1_lock_tbv0_waiting_set (c macro)": [[63, "c.xs3a.XS1_LOCK_TBV0_WAITING_SET"]], "xs3a.xs1_lock_tbv0_waiting_shift (c macro)": [[63, "c.xs3a.XS1_LOCK_TBV0_WAITING_SHIFT"]], "xs3a.xs1_lock_tbv0_waiting_size (c macro)": [[63, "c.xs3a.XS1_LOCK_TBV0_WAITING_SIZE"]], "xs3a.xs1_log2_num_dbg_scratch_regs (c macro)": [[63, "c.xs3a.XS1_LOG2_NUM_DBG_SCRATCH_REGS"]], "xs3a.xs1_lpddr_dll_control (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_CONTROL"]], "xs3a.xs1_lpddr_dll_control_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_CONTROL_MASK"]], "xs3a.xs1_lpddr_dll_control_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_CONTROL_SET"]], "xs3a.xs1_lpddr_dll_control_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_CONTROL_SHIFT"]], "xs3a.xs1_lpddr_dll_control_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_CONTROL_SIZE"]], "xs3a.xs1_lpddr_dll_manual_control (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL"]], "xs3a.xs1_lpddr_dll_manual_control_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL_MASK"]], "xs3a.xs1_lpddr_dll_manual_control_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL_SET"]], "xs3a.xs1_lpddr_dll_manual_control_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL_SHIFT"]], "xs3a.xs1_lpddr_dll_manual_control_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MANUAL_CONTROL_SIZE"]], "xs3a.xs1_lpddr_dll_measurement_status (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS"]], "xs3a.xs1_lpddr_dll_measurement_status_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS_MASK"]], "xs3a.xs1_lpddr_dll_measurement_status_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS_SET"]], "xs3a.xs1_lpddr_dll_measurement_status_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS_SHIFT"]], "xs3a.xs1_lpddr_dll_measurement_status_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_MEASUREMENT_STATUS_SIZE"]], "xs3a.xs1_lpddr_dll_phy_calibration_data (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA"]], "xs3a.xs1_lpddr_dll_phy_calibration_data_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_MASK"]], "xs3a.xs1_lpddr_dll_phy_calibration_data_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SET"]], "xs3a.xs1_lpddr_dll_phy_calibration_data_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SHIFT"]], "xs3a.xs1_lpddr_dll_phy_calibration_data_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_DLL_PHY_CALIBRATION_DATA_SIZE"]], "xs3a.xs1_lpddr_emr_opcode (c macro)": [[63, "c.xs3a.XS1_LPDDR_EMR_OPCODE"]], "xs3a.xs1_lpddr_emr_opcode_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_EMR_OPCODE_MASK"]], "xs3a.xs1_lpddr_emr_opcode_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_EMR_OPCODE_SET"]], "xs3a.xs1_lpddr_emr_opcode_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_EMR_OPCODE_SHIFT"]], "xs3a.xs1_lpddr_emr_opcode_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_EMR_OPCODE_SIZE"]], "xs3a.xs1_lpddr_iid_0_7 (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_0_7"]], "xs3a.xs1_lpddr_iid_0_7_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_0_7_MASK"]], "xs3a.xs1_lpddr_iid_0_7_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_0_7_SET"]], "xs3a.xs1_lpddr_iid_0_7_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_0_7_SHIFT"]], "xs3a.xs1_lpddr_iid_0_7_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_0_7_SIZE"]], "xs3a.xs1_lpddr_iid_8_15 (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_8_15"]], "xs3a.xs1_lpddr_iid_8_15_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_8_15_MASK"]], "xs3a.xs1_lpddr_iid_8_15_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_8_15_SET"]], "xs3a.xs1_lpddr_iid_8_15_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_8_15_SHIFT"]], "xs3a.xs1_lpddr_iid_8_15_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_8_15_SIZE"]], "xs3a.xs1_lpddr_iid_enable (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_ENABLE"]], "xs3a.xs1_lpddr_iid_enable_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_ENABLE_MASK"]], "xs3a.xs1_lpddr_iid_enable_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_ENABLE_SET"]], "xs3a.xs1_lpddr_iid_enable_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_ENABLE_SHIFT"]], "xs3a.xs1_lpddr_iid_enable_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_IID_ENABLE_SIZE"]], "xs3a.xs1_lpddr_lmr_opcode (c macro)": [[63, "c.xs3a.XS1_LPDDR_LMR_OPCODE"]], "xs3a.xs1_lpddr_lmr_opcode_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_LMR_OPCODE_MASK"]], "xs3a.xs1_lpddr_lmr_opcode_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_LMR_OPCODE_SET"]], "xs3a.xs1_lpddr_lmr_opcode_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_LMR_OPCODE_SHIFT"]], "xs3a.xs1_lpddr_lmr_opcode_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_LMR_OPCODE_SIZE"]], "xs3a.xs1_lpddr_mtg_cmd (c macro)": [[63, "c.xs3a.XS1_LPDDR_MTG_CMD"]], "xs3a.xs1_lpddr_mtg_cmd_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_MTG_CMD_MASK"]], "xs3a.xs1_lpddr_mtg_cmd_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_MTG_CMD_SET"]], "xs3a.xs1_lpddr_mtg_cmd_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_MTG_CMD_SHIFT"]], "xs3a.xs1_lpddr_mtg_cmd_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_MTG_CMD_SIZE"]], "xs3a.xs1_lpddr_pe_en_256m_dev_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE"]], "xs3a.xs1_lpddr_pe_en_256m_dev_size_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE_MASK"]], "xs3a.xs1_lpddr_pe_en_256m_dev_size_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE_SET"]], "xs3a.xs1_lpddr_pe_en_256m_dev_size_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE_SHIFT"]], "xs3a.xs1_lpddr_pe_en_256m_dev_size_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_EN_256M_DEV_SIZE_SIZE"]], "xs3a.xs1_lpddr_pe_tras_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT"]], "xs3a.xs1_lpddr_pe_tras_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT_MASK"]], "xs3a.xs1_lpddr_pe_tras_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT_SET"]], "xs3a.xs1_lpddr_pe_tras_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_tras_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRAS_CNT_SIZE"]], "xs3a.xs1_lpddr_pe_trcd_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT"]], "xs3a.xs1_lpddr_pe_trcd_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT_MASK"]], "xs3a.xs1_lpddr_pe_trcd_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT_SET"]], "xs3a.xs1_lpddr_pe_trcd_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_trcd_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRCD_CNT_SIZE"]], "xs3a.xs1_lpddr_pe_trc_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRC_CNT"]], "xs3a.xs1_lpddr_pe_trc_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRC_CNT_MASK"]], "xs3a.xs1_lpddr_pe_trc_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRC_CNT_SET"]], "xs3a.xs1_lpddr_pe_trc_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRC_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_trc_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRC_CNT_SIZE"]], "xs3a.xs1_lpddr_pe_trefi_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT"]], "xs3a.xs1_lpddr_pe_trefi_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT_MASK"]], "xs3a.xs1_lpddr_pe_trefi_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT_SET"]], "xs3a.xs1_lpddr_pe_trefi_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_trefi_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TREFI_CNT_SIZE"]], "xs3a.xs1_lpddr_pe_trfc_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT"]], "xs3a.xs1_lpddr_pe_trfc_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT_MASK"]], "xs3a.xs1_lpddr_pe_trfc_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT_SET"]], "xs3a.xs1_lpddr_pe_trfc_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_trfc_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRFC_CNT_SIZE"]], "xs3a.xs1_lpddr_pe_trp_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRP_CNT"]], "xs3a.xs1_lpddr_pe_trp_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRP_CNT_MASK"]], "xs3a.xs1_lpddr_pe_trp_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRP_CNT_SET"]], "xs3a.xs1_lpddr_pe_trp_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRP_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_trp_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRP_CNT_SIZE"]], "xs3a.xs1_lpddr_pe_trrd_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT"]], "xs3a.xs1_lpddr_pe_trrd_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT_MASK"]], "xs3a.xs1_lpddr_pe_trrd_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT_SET"]], "xs3a.xs1_lpddr_pe_trrd_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_trrd_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TRRD_CNT_SIZE"]], "xs3a.xs1_lpddr_pe_twr_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TWR_CNT"]], "xs3a.xs1_lpddr_pe_twr_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TWR_CNT_MASK"]], "xs3a.xs1_lpddr_pe_twr_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TWR_CNT_SET"]], "xs3a.xs1_lpddr_pe_twr_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TWR_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_twr_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TWR_CNT_SIZE"]], "xs3a.xs1_lpddr_pe_txsr_cnt (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT"]], "xs3a.xs1_lpddr_pe_txsr_cnt_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT_MASK"]], "xs3a.xs1_lpddr_pe_txsr_cnt_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT_SET"]], "xs3a.xs1_lpddr_pe_txsr_cnt_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT_SHIFT"]], "xs3a.xs1_lpddr_pe_txsr_cnt_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PE_TXSR_CNT_SIZE"]], "xs3a.xs1_lpddr_phy_control (c macro)": [[63, "c.xs3a.XS1_LPDDR_PHY_CONTROL"]], "xs3a.xs1_lpddr_phy_control_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_PHY_CONTROL_MASK"]], "xs3a.xs1_lpddr_phy_control_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_PHY_CONTROL_SET"]], "xs3a.xs1_lpddr_phy_control_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_PHY_CONTROL_SHIFT"]], "xs3a.xs1_lpddr_phy_control_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_PHY_CONTROL_SIZE"]], "xs3a.xs1_lpddr_queue_cont (c macro)": [[63, "c.xs3a.XS1_LPDDR_QUEUE_CONT"]], "xs3a.xs1_lpddr_queue_cont_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_QUEUE_CONT_MASK"]], "xs3a.xs1_lpddr_queue_cont_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_QUEUE_CONT_SET"]], "xs3a.xs1_lpddr_queue_cont_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_QUEUE_CONT_SHIFT"]], "xs3a.xs1_lpddr_queue_cont_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_QUEUE_CONT_SIZE"]], "xs3a.xs1_lpddr_ro_pri (c macro)": [[63, "c.xs3a.XS1_LPDDR_RO_PRI"]], "xs3a.xs1_lpddr_ro_pri_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_RO_PRI_MASK"]], "xs3a.xs1_lpddr_ro_pri_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_RO_PRI_SET"]], "xs3a.xs1_lpddr_ro_pri_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_RO_PRI_SHIFT"]], "xs3a.xs1_lpddr_ro_pri_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_RO_PRI_SIZE"]], "xs3a.xs1_lpddr_rw0_pri (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW0_PRI"]], "xs3a.xs1_lpddr_rw0_pri_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW0_PRI_MASK"]], "xs3a.xs1_lpddr_rw0_pri_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW0_PRI_SET"]], "xs3a.xs1_lpddr_rw0_pri_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW0_PRI_SHIFT"]], "xs3a.xs1_lpddr_rw0_pri_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW0_PRI_SIZE"]], "xs3a.xs1_lpddr_rw1_pri (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW1_PRI"]], "xs3a.xs1_lpddr_rw1_pri_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW1_PRI_MASK"]], "xs3a.xs1_lpddr_rw1_pri_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW1_PRI_SET"]], "xs3a.xs1_lpddr_rw1_pri_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW1_PRI_SHIFT"]], "xs3a.xs1_lpddr_rw1_pri_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_RW1_PRI_SIZE"]], "xs3a.xs1_lpddr_tout (c macro)": [[63, "c.xs3a.XS1_LPDDR_TOUT"]], "xs3a.xs1_lpddr_tout_mask (c macro)": [[63, "c.xs3a.XS1_LPDDR_TOUT_MASK"]], "xs3a.xs1_lpddr_tout_set (c macro)": [[63, "c.xs3a.XS1_LPDDR_TOUT_SET"]], "xs3a.xs1_lpddr_tout_shift (c macro)": [[63, "c.xs3a.XS1_LPDDR_TOUT_SHIFT"]], "xs3a.xs1_lpddr_tout_size (c macro)": [[63, "c.xs3a.XS1_LPDDR_TOUT_SIZE"]], "xs3a.xs1_ls_nibble (c macro)": [[63, "c.xs3a.XS1_LS_NIBBLE"]], "xs3a.xs1_mipi_dphy_cfg0_hw_rstn (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN"]], "xs3a.xs1_mipi_dphy_cfg0_hw_rstn_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN_MASK"]], "xs3a.xs1_mipi_dphy_cfg0_hw_rstn_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN_SET"]], "xs3a.xs1_mipi_dphy_cfg0_hw_rstn_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg0_hw_rstn_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_HW_RSTN_SIZE"]], "xs3a.xs1_mipi_dphy_cfg0_rstb09_always_on (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON"]], "xs3a.xs1_mipi_dphy_cfg0_rstb09_always_on_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_MASK"]], "xs3a.xs1_mipi_dphy_cfg0_rstb09_always_on_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SET"]], "xs3a.xs1_mipi_dphy_cfg0_rstb09_always_on_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg0_rstb09_always_on_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG0_RSTB09_ALWAYS_ON_SIZE"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_MASK"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SET"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_en_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SIZE"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_MASK"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SET"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg1_da_cdphy_r100_ctrl0_2d1c_efuse_in_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SIZE"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_en (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_en_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN_MASK"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_en_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SET"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_en_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_en_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_EN_SIZE"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_mode_sel (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_mode_sel_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_MASK"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_mode_sel_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SET"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_mode_sel_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg1_mp_test_mode_sel_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG1_MP_TEST_MODE_SEL_SIZE"]], "xs3a.xs1_mipi_dphy_cfg2_pll_clk_sel (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL"]], "xs3a.xs1_mipi_dphy_cfg2_pll_clk_sel_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_MASK"]], "xs3a.xs1_mipi_dphy_cfg2_pll_clk_sel_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SET"]], "xs3a.xs1_mipi_dphy_cfg2_pll_clk_sel_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg2_pll_clk_sel_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG2_PLL_CLK_SEL_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_clk (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_clk_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_clk_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SET"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_clk_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_clk_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_CLK_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan0 (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan0_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan0_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SET"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan0_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan0_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN0_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan1 (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan1_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan1_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SET"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan1_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_dpdn_swap_lan1_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_DPDN_SWAP_LAN1_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_enable_clk (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK"]], "xs3a.xs1_mipi_dphy_cfg3_enable_clk_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_enable_clk_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SET"]], "xs3a.xs1_mipi_dphy_cfg3_enable_clk_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_enable_clk_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_CLK_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan0 (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan0_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan0_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SET"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan0_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan0_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN0_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan1 (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan1_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan1_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SET"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan1_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_enable_lan1_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_ENABLE_LAN1_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_clk (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_clk_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_clk_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SET"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_clk_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_clk_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_CLK_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan0 (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan0_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan0_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SET"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan0_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan0_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN0_SIZE"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan1 (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan1_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_MASK"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan1_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SET"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan1_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg3_lane_swap_lan1_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG3_LANE_SWAP_LAN1_SIZE"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_clk (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_clk_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_MASK"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_clk_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SET"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_clk_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_clk_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_CLK_SIZE"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan0 (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan0_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_MASK"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan0_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SET"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan0_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan0_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN0_SIZE"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan1 (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan1_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_MASK"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan1_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SET"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan1_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg4_precounter_in_lan1_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG4_PRECOUNTER_IN_LAN1_SIZE"]], "xs3a.xs1_mipi_dphy_cfg5_debug_mode_sel (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL"]], "xs3a.xs1_mipi_dphy_cfg5_debug_mode_sel_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_MASK"]], "xs3a.xs1_mipi_dphy_cfg5_debug_mode_sel_set (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SET"]], "xs3a.xs1_mipi_dphy_cfg5_debug_mode_sel_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SHIFT"]], "xs3a.xs1_mipi_dphy_cfg5_debug_mode_sel_size (c macro)": [[63, "c.xs3a.XS1_MIPI_DPHY_CFG5_DEBUG_MODE_SEL_SIZE"]], "xs3a.xs1_mipi_shim_bias (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_BIAS"]], "xs3a.xs1_mipi_shim_bias_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_BIAS_MASK"]], "xs3a.xs1_mipi_shim_bias_set (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_BIAS_SET"]], "xs3a.xs1_mipi_shim_bias_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_BIAS_SHIFT"]], "xs3a.xs1_mipi_shim_bias_size (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_BIAS_SIZE"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_datatype (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_datatype_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_MASK"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_datatype_set (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SET"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_datatype_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SHIFT"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_datatype_size (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE_SIZE"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_en (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_en_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_MASK"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_en_set (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SET"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_en_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SHIFT"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_en_size (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_EN_SIZE"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_mode (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_mode_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_MASK"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_mode_set (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SET"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_mode_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SHIFT"]], "xs3a.xs1_mipi_shim_cfg0_pixel_demux_mode_size (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE_SIZE"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_MASK"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_out (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_out_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_MASK"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_out_set (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SET"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_out_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SHIFT"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_out_size (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_OUT_SIZE"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_set (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SET"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SHIFT"]], "xs3a.xs1_mipi_shim_cfg0_sel_debug_size (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_CFG0_SEL_DEBUG_SIZE"]], "xs3a.xs1_mipi_shim_demux_stuff (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF"]], "xs3a.xs1_mipi_shim_demux_stuff_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF_MASK"]], "xs3a.xs1_mipi_shim_demux_stuff_set (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF_SET"]], "xs3a.xs1_mipi_shim_demux_stuff_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF_SHIFT"]], "xs3a.xs1_mipi_shim_demux_stuff_size (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_DEMUX_STUFF_SIZE"]], "xs3a.xs1_mipi_shim_status_reg (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG"]], "xs3a.xs1_mipi_shim_status_reg_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG_MASK"]], "xs3a.xs1_mipi_shim_status_reg_set (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG_SET"]], "xs3a.xs1_mipi_shim_status_reg_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG_SHIFT"]], "xs3a.xs1_mipi_shim_status_reg_size (c macro)": [[63, "c.xs3a.XS1_MIPI_SHIM_STATUS_REG_SIZE"]], "xs3a.xs1_mipi_status0_bit_clk_greater_than_2400g (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G"]], "xs3a.xs1_mipi_status0_bit_clk_greater_than_2400g_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_MASK"]], "xs3a.xs1_mipi_status0_bit_clk_greater_than_2400g_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SET"]], "xs3a.xs1_mipi_status0_bit_clk_greater_than_2400g_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SHIFT"]], "xs3a.xs1_mipi_status0_bit_clk_greater_than_2400g_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_BIT_CLK_GREATER_THAN_2400G_SIZE"]], "xs3a.xs1_mipi_status0_data_correct_lan0 (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0"]], "xs3a.xs1_mipi_status0_data_correct_lan0_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_MASK"]], "xs3a.xs1_mipi_status0_data_correct_lan0_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SET"]], "xs3a.xs1_mipi_status0_data_correct_lan0_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SHIFT"]], "xs3a.xs1_mipi_status0_data_correct_lan0_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN0_SIZE"]], "xs3a.xs1_mipi_status0_data_correct_lan1 (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1"]], "xs3a.xs1_mipi_status0_data_correct_lan1_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_MASK"]], "xs3a.xs1_mipi_status0_data_correct_lan1_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SET"]], "xs3a.xs1_mipi_status0_data_correct_lan1_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SHIFT"]], "xs3a.xs1_mipi_status0_data_correct_lan1_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN1_SIZE"]], "xs3a.xs1_mipi_status0_data_correct_lan2 (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2"]], "xs3a.xs1_mipi_status0_data_correct_lan2_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_MASK"]], "xs3a.xs1_mipi_status0_data_correct_lan2_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SET"]], "xs3a.xs1_mipi_status0_data_correct_lan2_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SHIFT"]], "xs3a.xs1_mipi_status0_data_correct_lan2_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DATA_CORRECT_LAN2_SIZE"]], "xs3a.xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C"]], "xs3a.xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_MASK"]], "xs3a.xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SET"]], "xs3a.xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SHIFT"]], "xs3a.xs1_mipi_status0_da_cdphy_r100_ctrl0_2d1c_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_DA_CDPHY_R100_CTRL0_2D1C_SIZE"]], "xs3a.xs1_mipi_status0_osc_clk_act (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT"]], "xs3a.xs1_mipi_status0_osc_clk_act_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT_MASK"]], "xs3a.xs1_mipi_status0_osc_clk_act_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT_SET"]], "xs3a.xs1_mipi_status0_osc_clk_act_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT_SHIFT"]], "xs3a.xs1_mipi_status0_osc_clk_act_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_ACT_SIZE"]], "xs3a.xs1_mipi_status0_osc_clk_ready (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY"]], "xs3a.xs1_mipi_status0_osc_clk_ready_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY_MASK"]], "xs3a.xs1_mipi_status0_osc_clk_ready_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY_SET"]], "xs3a.xs1_mipi_status0_osc_clk_ready_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY_SHIFT"]], "xs3a.xs1_mipi_status0_osc_clk_ready_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_OSC_CLK_READY_SIZE"]], "xs3a.xs1_mipi_status0_stopstate_clk (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK"]], "xs3a.xs1_mipi_status0_stopstate_clk_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK_MASK"]], "xs3a.xs1_mipi_status0_stopstate_clk_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK_SET"]], "xs3a.xs1_mipi_status0_stopstate_clk_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK_SHIFT"]], "xs3a.xs1_mipi_status0_stopstate_clk_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_CLK_SIZE"]], "xs3a.xs1_mipi_status0_stopstate_lan0 (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0"]], "xs3a.xs1_mipi_status0_stopstate_lan0_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0_MASK"]], "xs3a.xs1_mipi_status0_stopstate_lan0_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0_SET"]], "xs3a.xs1_mipi_status0_stopstate_lan0_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0_SHIFT"]], "xs3a.xs1_mipi_status0_stopstate_lan0_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN0_SIZE"]], "xs3a.xs1_mipi_status0_stopstate_lan1 (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1"]], "xs3a.xs1_mipi_status0_stopstate_lan1_mask (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1_MASK"]], "xs3a.xs1_mipi_status0_stopstate_lan1_set (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1_SET"]], "xs3a.xs1_mipi_status0_stopstate_lan1_shift (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1_SHIFT"]], "xs3a.xs1_mipi_status0_stopstate_lan1_size (c macro)": [[63, "c.xs3a.XS1_MIPI_STATUS0_STOPSTATE_LAN1_SIZE"]], "xs3a.xs1_mmap_ctrl0_asid (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_ASID"]], "xs3a.xs1_mmap_ctrl0_asid_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_ASID_MASK"]], "xs3a.xs1_mmap_ctrl0_asid_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_ASID_SET"]], "xs3a.xs1_mmap_ctrl0_asid_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_ASID_SHIFT"]], "xs3a.xs1_mmap_ctrl0_asid_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_ASID_SIZE"]], "xs3a.xs1_mmap_ctrl0_global (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL"]], "xs3a.xs1_mmap_ctrl0_global_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL_MASK"]], "xs3a.xs1_mmap_ctrl0_global_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL_SET"]], "xs3a.xs1_mmap_ctrl0_global_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL_SHIFT"]], "xs3a.xs1_mmap_ctrl0_global_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_GLOBAL_SIZE"]], "xs3a.xs1_mmap_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_INUSE"]], "xs3a.xs1_mmap_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_INUSE_MASK"]], "xs3a.xs1_mmap_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_INUSE_SET"]], "xs3a.xs1_mmap_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_mmap_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_INUSE_SIZE"]], "xs3a.xs1_mmap_ctrl0_length (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LENGTH"]], "xs3a.xs1_mmap_ctrl0_length_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LENGTH_MASK"]], "xs3a.xs1_mmap_ctrl0_length_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LENGTH_SET"]], "xs3a.xs1_mmap_ctrl0_length_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LENGTH_SHIFT"]], "xs3a.xs1_mmap_ctrl0_length_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LENGTH_SIZE"]], "xs3a.xs1_mmap_ctrl0_lock (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LOCK"]], "xs3a.xs1_mmap_ctrl0_lock_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LOCK_MASK"]], "xs3a.xs1_mmap_ctrl0_lock_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LOCK_SET"]], "xs3a.xs1_mmap_ctrl0_lock_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LOCK_SHIFT"]], "xs3a.xs1_mmap_ctrl0_lock_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_LOCK_SIZE"]], "xs3a.xs1_mmap_ctrl0_phy_addr (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR"]], "xs3a.xs1_mmap_ctrl0_phy_addr_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR_MASK"]], "xs3a.xs1_mmap_ctrl0_phy_addr_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR_SET"]], "xs3a.xs1_mmap_ctrl0_phy_addr_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR_SHIFT"]], "xs3a.xs1_mmap_ctrl0_phy_addr_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_PHY_ADDR_SIZE"]], "xs3a.xs1_mmap_ctrl0_ro (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_RO"]], "xs3a.xs1_mmap_ctrl0_ro_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_RO_MASK"]], "xs3a.xs1_mmap_ctrl0_ro_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_RO_SET"]], "xs3a.xs1_mmap_ctrl0_ro_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_RO_SHIFT"]], "xs3a.xs1_mmap_ctrl0_ro_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL0_RO_SIZE"]], "xs3a.xs1_mmap_ctrl1_threads_en (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN"]], "xs3a.xs1_mmap_ctrl1_threads_en_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN_MASK"]], "xs3a.xs1_mmap_ctrl1_threads_en_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN_SET"]], "xs3a.xs1_mmap_ctrl1_threads_en_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN_SHIFT"]], "xs3a.xs1_mmap_ctrl1_threads_en_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_THREADS_EN_SIZE"]], "xs3a.xs1_mmap_ctrl1_virt_addr (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR"]], "xs3a.xs1_mmap_ctrl1_virt_addr_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR_MASK"]], "xs3a.xs1_mmap_ctrl1_virt_addr_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR_SET"]], "xs3a.xs1_mmap_ctrl1_virt_addr_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR_SHIFT"]], "xs3a.xs1_mmap_ctrl1_virt_addr_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL1_VIRT_ADDR_SIZE"]], "xs3a.xs1_mmap_ctrl2_age (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_AGE"]], "xs3a.xs1_mmap_ctrl2_age_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_AGE_MASK"]], "xs3a.xs1_mmap_ctrl2_age_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_AGE_SET"]], "xs3a.xs1_mmap_ctrl2_age_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_AGE_SHIFT"]], "xs3a.xs1_mmap_ctrl2_age_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_AGE_SIZE"]], "xs3a.xs1_mmap_ctrl2_owner (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_OWNER"]], "xs3a.xs1_mmap_ctrl2_owner_mask (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_OWNER_MASK"]], "xs3a.xs1_mmap_ctrl2_owner_set (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_OWNER_SET"]], "xs3a.xs1_mmap_ctrl2_owner_shift (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_OWNER_SHIFT"]], "xs3a.xs1_mmap_ctrl2_owner_size (c macro)": [[63, "c.xs3a.XS1_MMAP_CTRL2_OWNER_SIZE"]], "xs3a.xs1_ms_nibble (c macro)": [[63, "c.xs3a.XS1_MS_NIBBLE"]], "xs3a.xs1_nack_token (c macro)": [[63, "c.xs3a.XS1_NACK_TOKEN"]], "xs3a.xs1_network (c macro)": [[63, "c.xs3a.XS1_NETWORK"]], "xs3a.xs1_network_mask (c macro)": [[63, "c.xs3a.XS1_NETWORK_MASK"]], "xs3a.xs1_network_set (c macro)": [[63, "c.xs3a.XS1_NETWORK_SET"]], "xs3a.xs1_network_shift (c macro)": [[63, "c.xs3a.XS1_NETWORK_SHIFT"]], "xs3a.xs1_network_size (c macro)": [[63, "c.xs3a.XS1_NETWORK_SIZE"]], "xs3a.xs1_num_16bit_gpio_ports (c macro)": [[63, "c.xs3a.XS1_NUM_16BIT_GPIO_PORTS"]], "xs3a.xs1_num_16bit_periph_ports (c macro)": [[63, "c.xs3a.XS1_NUM_16BIT_PERIPH_PORTS"]], "xs3a.xs1_num_16bit_ports (c macro)": [[63, "c.xs3a.XS1_NUM_16BIT_PORTS"]], "xs3a.xs1_num_1bit_gpio_ports (c macro)": [[63, "c.xs3a.XS1_NUM_1BIT_GPIO_PORTS"]], "xs3a.xs1_num_1bit_ports (c macro)": [[63, "c.xs3a.XS1_NUM_1BIT_PORTS"]], "xs3a.xs1_num_32bit_gpio_ports (c macro)": [[63, "c.xs3a.XS1_NUM_32BIT_GPIO_PORTS"]], "xs3a.xs1_num_32bit_periph_ports (c macro)": [[63, "c.xs3a.XS1_NUM_32BIT_PERIPH_PORTS"]], "xs3a.xs1_num_32bit_ports (c macro)": [[63, "c.xs3a.XS1_NUM_32BIT_PORTS"]], "xs3a.xs1_num_4bit_gpio_ports (c macro)": [[63, "c.xs3a.XS1_NUM_4BIT_GPIO_PORTS"]], "xs3a.xs1_num_4bit_ports (c macro)": [[63, "c.xs3a.XS1_NUM_4BIT_PORTS"]], "xs3a.xs1_num_8bit_gpio_ports (c macro)": [[63, "c.xs3a.XS1_NUM_8BIT_GPIO_PORTS"]], "xs3a.xs1_num_8bit_ports (c macro)": [[63, "c.xs3a.XS1_NUM_8BIT_PORTS"]], "xs3a.xs1_num_chanends (c macro)": [[63, "c.xs3a.XS1_NUM_CHANENDS"]], "xs3a.xs1_num_clkblks (c macro)": [[63, "c.xs3a.XS1_NUM_CLKBLKS"]], "xs3a.xs1_num_dbg_dwatch (c macro)": [[63, "c.xs3a.XS1_NUM_DBG_DWATCH"]], "xs3a.xs1_num_dbg_ibreak (c macro)": [[63, "c.xs3a.XS1_NUM_DBG_IBREAK"]], "xs3a.xs1_num_dbg_rwatch (c macro)": [[63, "c.xs3a.XS1_NUM_DBG_RWATCH"]], "xs3a.xs1_num_dbg_scratch_regs (c macro)": [[63, "c.xs3a.XS1_NUM_DBG_SCRATCH_REGS"]], "xs3a.xs1_num_locks (c macro)": [[63, "c.xs3a.XS1_NUM_LOCKS"]], "xs3a.xs1_num_mmaps (c macro)": [[63, "c.xs3a.XS1_NUM_MMAPS"]], "xs3a.xs1_num_networks (c macro)": [[63, "c.xs3a.XS1_NUM_NETWORKS"]], "xs3a.xs1_num_pswitch_dbg_scratch (c macro)": [[63, "c.xs3a.XS1_NUM_PSWITCH_DBG_SCRATCH"]], "xs3a.xs1_num_ps_dbg_dwatch_addr1 (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_DWATCH_ADDR1"]], "xs3a.xs1_num_ps_dbg_dwatch_addr2 (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_DWATCH_ADDR2"]], "xs3a.xs1_num_ps_dbg_dwatch_ctrl (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_DWATCH_CTRL"]], "xs3a.xs1_num_ps_dbg_ibreak_addr (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_IBREAK_ADDR"]], "xs3a.xs1_num_ps_dbg_ibreak_ctrl (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_IBREAK_CTRL"]], "xs3a.xs1_num_ps_dbg_rwatch_addr1 (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_RWATCH_ADDR1"]], "xs3a.xs1_num_ps_dbg_rwatch_addr2 (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_RWATCH_ADDR2"]], "xs3a.xs1_num_ps_dbg_rwatch_ctrl (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_RWATCH_CTRL"]], "xs3a.xs1_num_ps_dbg_scratch (c macro)": [[63, "c.xs3a.XS1_NUM_PS_DBG_SCRATCH"]], "xs3a.xs1_num_res_types (c macro)": [[63, "c.xs3a.XS1_NUM_RES_TYPES"]], "xs3a.xs1_num_sswitch_mipi_xcfgi_reg (c macro)": [[63, "c.xs3a.XS1_NUM_SSWITCH_MIPI_XCFGI_REG"]], "xs3a.xs1_num_sswitch_mipi_xcfgo_reg (c macro)": [[63, "c.xs3a.XS1_NUM_SSWITCH_MIPI_XCFGO_REG"]], "xs3a.xs1_num_sswitch_plink (c macro)": [[63, "c.xs3a.XS1_NUM_SSWITCH_PLINK"]], "xs3a.xs1_num_sswitch_slink (c macro)": [[63, "c.xs3a.XS1_NUM_SSWITCH_SLINK"]], "xs3a.xs1_num_sswitch_xlink (c macro)": [[63, "c.xs3a.XS1_NUM_SSWITCH_XLINK"]], "xs3a.xs1_num_sswitch_xstatic (c macro)": [[63, "c.xs3a.XS1_NUM_SSWITCH_XSTATIC"]], "xs3a.xs1_num_swmems (c macro)": [[63, "c.xs3a.XS1_NUM_SWMEMS"]], "xs3a.xs1_num_syncs (c macro)": [[63, "c.xs3a.XS1_NUM_SYNCS"]], "xs3a.xs1_num_threads (c macro)": [[63, "c.xs3a.XS1_NUM_THREADS"]], "xs3a.xs1_num_timers (c macro)": [[63, "c.xs3a.XS1_NUM_TIMERS"]], "xs3a.xs1_num_words_per_vector (c macro)": [[63, "c.xs3a.XS1_NUM_WORDS_PER_VECTOR"]], "xs3a.xs1_otpa_arb_gnt_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_GNT_IDX"]], "xs3a.xs1_otpa_arb_gnt_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_GNT_IDX_MASK"]], "xs3a.xs1_otpa_arb_gnt_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_GNT_IDX_SET"]], "xs3a.xs1_otpa_arb_gnt_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_GNT_IDX_SHIFT"]], "xs3a.xs1_otpa_arb_gnt_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_GNT_IDX_SIZE"]], "xs3a.xs1_otpa_arb_req_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_REQ_IDX"]], "xs3a.xs1_otpa_arb_req_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_REQ_IDX_MASK"]], "xs3a.xs1_otpa_arb_req_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_REQ_IDX_SET"]], "xs3a.xs1_otpa_arb_req_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_REQ_IDX_SHIFT"]], "xs3a.xs1_otpa_arb_req_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_ARB_REQ_IDX_SIZE"]], "xs3a.xs1_otpa_a_lsb (c macro)": [[63, "c.xs3a.XS1_OTPA_A_LSB"]], "xs3a.xs1_otpa_a_lsb_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_A_LSB_MASK"]], "xs3a.xs1_otpa_a_lsb_set (c macro)": [[63, "c.xs3a.XS1_OTPA_A_LSB_SET"]], "xs3a.xs1_otpa_a_lsb_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_A_LSB_SHIFT"]], "xs3a.xs1_otpa_a_lsb_size (c macro)": [[63, "c.xs3a.XS1_OTPA_A_LSB_SIZE"]], "xs3a.xs1_otpa_a_msb (c macro)": [[63, "c.xs3a.XS1_OTPA_A_MSB"]], "xs3a.xs1_otpa_a_msb_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_A_MSB_MASK"]], "xs3a.xs1_otpa_a_msb_set (c macro)": [[63, "c.xs3a.XS1_OTPA_A_MSB_SET"]], "xs3a.xs1_otpa_a_msb_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_A_MSB_SHIFT"]], "xs3a.xs1_otpa_a_msb_size (c macro)": [[63, "c.xs3a.XS1_OTPA_A_MSB_SIZE"]], "xs3a.xs1_otpa_cke_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_CKE_IDX"]], "xs3a.xs1_otpa_cke_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_CKE_IDX_MASK"]], "xs3a.xs1_otpa_cke_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_CKE_IDX_SET"]], "xs3a.xs1_otpa_cke_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_CKE_IDX_SHIFT"]], "xs3a.xs1_otpa_cke_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_CKE_IDX_SIZE"]], "xs3a.xs1_otpa_ck_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_CK_IDX"]], "xs3a.xs1_otpa_ck_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_CK_IDX_MASK"]], "xs3a.xs1_otpa_ck_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_CK_IDX_SET"]], "xs3a.xs1_otpa_ck_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_CK_IDX_SHIFT"]], "xs3a.xs1_otpa_ck_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_CK_IDX_SIZE"]], "xs3a.xs1_otpa_clk_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_CLK_IDX"]], "xs3a.xs1_otpa_clk_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_CLK_IDX_MASK"]], "xs3a.xs1_otpa_clk_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_CLK_IDX_SET"]], "xs3a.xs1_otpa_clk_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_CLK_IDX_SHIFT"]], "xs3a.xs1_otpa_clk_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_CLK_IDX_SIZE"]], "xs3a.xs1_otpa_cs_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_CS_IDX"]], "xs3a.xs1_otpa_cs_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_CS_IDX_MASK"]], "xs3a.xs1_otpa_cs_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_CS_IDX_SET"]], "xs3a.xs1_otpa_cs_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_CS_IDX_SHIFT"]], "xs3a.xs1_otpa_cs_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_CS_IDX_SIZE"]], "xs3a.xs1_otpa_dctrl_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_DCTRL_IDX"]], "xs3a.xs1_otpa_dctrl_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_DCTRL_IDX_MASK"]], "xs3a.xs1_otpa_dctrl_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_DCTRL_IDX_SET"]], "xs3a.xs1_otpa_dctrl_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_DCTRL_IDX_SHIFT"]], "xs3a.xs1_otpa_dctrl_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_DCTRL_IDX_SIZE"]], "xs3a.xs1_otpa_flag_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_FLAG_IDX"]], "xs3a.xs1_otpa_flag_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_FLAG_IDX_MASK"]], "xs3a.xs1_otpa_flag_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_FLAG_IDX_SET"]], "xs3a.xs1_otpa_flag_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_FLAG_IDX_SHIFT"]], "xs3a.xs1_otpa_flag_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_FLAG_IDX_SIZE"]], "xs3a.xs1_otpa_miso_lsb (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_LSB"]], "xs3a.xs1_otpa_miso_lsb_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_LSB_MASK"]], "xs3a.xs1_otpa_miso_lsb_set (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_LSB_SET"]], "xs3a.xs1_otpa_miso_lsb_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_LSB_SHIFT"]], "xs3a.xs1_otpa_miso_lsb_size (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_LSB_SIZE"]], "xs3a.xs1_otpa_miso_msb (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_MSB"]], "xs3a.xs1_otpa_miso_msb_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_MSB_MASK"]], "xs3a.xs1_otpa_miso_msb_set (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_MSB_SET"]], "xs3a.xs1_otpa_miso_msb_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_MSB_SHIFT"]], "xs3a.xs1_otpa_miso_msb_size (c macro)": [[63, "c.xs3a.XS1_OTPA_MISO_MSB_SIZE"]], "xs3a.xs1_otpa_mosi_lsb (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_LSB"]], "xs3a.xs1_otpa_mosi_lsb_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_LSB_MASK"]], "xs3a.xs1_otpa_mosi_lsb_set (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_LSB_SET"]], "xs3a.xs1_otpa_mosi_lsb_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_LSB_SHIFT"]], "xs3a.xs1_otpa_mosi_lsb_size (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_LSB_SIZE"]], "xs3a.xs1_otpa_mosi_msb (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_MSB"]], "xs3a.xs1_otpa_mosi_msb_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_MSB_MASK"]], "xs3a.xs1_otpa_mosi_msb_set (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_MSB_SET"]], "xs3a.xs1_otpa_mosi_msb_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_MSB_SHIFT"]], "xs3a.xs1_otpa_mosi_msb_size (c macro)": [[63, "c.xs3a.XS1_OTPA_MOSI_MSB_SIZE"]], "xs3a.xs1_otpa_muxsel_lsb (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_LSB"]], "xs3a.xs1_otpa_muxsel_lsb_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_LSB_MASK"]], "xs3a.xs1_otpa_muxsel_lsb_set (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_LSB_SET"]], "xs3a.xs1_otpa_muxsel_lsb_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_LSB_SHIFT"]], "xs3a.xs1_otpa_muxsel_lsb_size (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_LSB_SIZE"]], "xs3a.xs1_otpa_muxsel_msb (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_MSB"]], "xs3a.xs1_otpa_muxsel_msb_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_MSB_MASK"]], "xs3a.xs1_otpa_muxsel_msb_set (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_MSB_SET"]], "xs3a.xs1_otpa_muxsel_msb_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_MSB_SHIFT"]], "xs3a.xs1_otpa_muxsel_msb_size (c macro)": [[63, "c.xs3a.XS1_OTPA_MUXSEL_MSB_SIZE"]], "xs3a.xs1_otpa_pd_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_PD_IDX"]], "xs3a.xs1_otpa_pd_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_PD_IDX_MASK"]], "xs3a.xs1_otpa_pd_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_PD_IDX_SET"]], "xs3a.xs1_otpa_pd_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_PD_IDX_SHIFT"]], "xs3a.xs1_otpa_pd_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_PD_IDX_SIZE"]], "xs3a.xs1_otpa_rst_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_RST_IDX"]], "xs3a.xs1_otpa_rst_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_RST_IDX_MASK"]], "xs3a.xs1_otpa_rst_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_RST_IDX_SET"]], "xs3a.xs1_otpa_rst_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_RST_IDX_SHIFT"]], "xs3a.xs1_otpa_rst_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_RST_IDX_SIZE"]], "xs3a.xs1_otpa_sel_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_IDX"]], "xs3a.xs1_otpa_sel_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_IDX_MASK"]], "xs3a.xs1_otpa_sel_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_IDX_SET"]], "xs3a.xs1_otpa_sel_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_IDX_SHIFT"]], "xs3a.xs1_otpa_sel_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_IDX_SIZE"]], "xs3a.xs1_otpa_sel_q (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_Q"]], "xs3a.xs1_otpa_sel_qrr_lower (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_QRR_LOWER"]], "xs3a.xs1_otpa_sel_qsr_lower (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_QSR_LOWER"]], "xs3a.xs1_otpa_sel_q_mixed (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_Q_MIXED"]], "xs3a.xs1_otpa_sel_sbpi (c macro)": [[63, "c.xs3a.XS1_OTPA_SEL_SBPI"]], "xs3a.xs1_otpa_sp_idx (c macro)": [[63, "c.xs3a.XS1_OTPA_SP_IDX"]], "xs3a.xs1_otpa_sp_idx_mask (c macro)": [[63, "c.xs3a.XS1_OTPA_SP_IDX_MASK"]], "xs3a.xs1_otpa_sp_idx_set (c macro)": [[63, "c.xs3a.XS1_OTPA_SP_IDX_SET"]], "xs3a.xs1_otpa_sp_idx_shift (c macro)": [[63, "c.xs3a.XS1_OTPA_SP_IDX_SHIFT"]], "xs3a.xs1_otpa_sp_idx_size (c macro)": [[63, "c.xs3a.XS1_OTPA_SP_IDX_SIZE"]], "xs3a.xs1_otp_dap_rfmr_0 (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_0"]], "xs3a.xs1_otp_dap_rfmr_1 (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_1"]], "xs3a.xs1_otp_dap_rfmr_addr (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_ADDR"]], "xs3a.xs1_otp_dap_rfmr_mr_4 (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4"]], "xs3a.xs1_otp_dap_rfmr_mr_4_mask (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4_MASK"]], "xs3a.xs1_otp_dap_rfmr_mr_4_set (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4_SET"]], "xs3a.xs1_otp_dap_rfmr_mr_4_shift (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4_SHIFT"]], "xs3a.xs1_otp_dap_rfmr_mr_4_size (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_4_SIZE"]], "xs3a.xs1_otp_dap_rfmr_mr_5 (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5"]], "xs3a.xs1_otp_dap_rfmr_mr_5_mask (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5_MASK"]], "xs3a.xs1_otp_dap_rfmr_mr_5_set (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5_SET"]], "xs3a.xs1_otp_dap_rfmr_mr_5_shift (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5_SHIFT"]], "xs3a.xs1_otp_dap_rfmr_mr_5_size (c macro)": [[63, "c.xs3a.XS1_OTP_DAP_RFMR_MR_5_SIZE"]], "xs3a.xs1_otp_hobbling_config_0 (c macro)": [[63, "c.xs3a.XS1_OTP_HOBBLING_CONFIG_0"]], "xs3a.xs1_otp_hobbling_config_1 (c macro)": [[63, "c.xs3a.XS1_OTP_HOBBLING_CONFIG_1"]], "xs3a.xs1_otp_jtag_user_config_0 (c macro)": [[63, "c.xs3a.XS1_OTP_JTAG_USER_CONFIG_0"]], "xs3a.xs1_otp_jtag_user_config_1 (c macro)": [[63, "c.xs3a.XS1_OTP_JTAG_USER_CONFIG_1"]], "xs3a.xs1_otp_pmc_boot_timing_ctrl_0_addr (c macro)": [[63, "c.xs3a.XS1_OTP_PMC_BOOT_TIMING_CTRL_0_ADDR"]], "xs3a.xs1_otp_pmc_dap_rdf (c macro)": [[63, "c.xs3a.XS1_OTP_PMC_DAP_RDF"]], "xs3a.xs1_otp_pmc_dap_wdf (c macro)": [[63, "c.xs3a.XS1_OTP_PMC_DAP_WDF"]], "xs3a.xs1_otp_pmc_nop_instruction (c macro)": [[63, "c.xs3a.XS1_OTP_PMC_NOP_INSTRUCTION"]], "xs3a.xs1_otp_pmc_start_instruction (c macro)": [[63, "c.xs3a.XS1_OTP_PMC_START_INSTRUCTION"]], "xs3a.xs1_otp_pmc_stop_instruction (c macro)": [[63, "c.xs3a.XS1_OTP_PMC_STOP_INSTRUCTION"]], "xs3a.xs1_otp_sbpi_dap_address (c macro)": [[63, "c.xs3a.XS1_OTP_SBPI_DAP_ADDRESS"]], "xs3a.xs1_otp_sbpi_pmc_address (c macro)": [[63, "c.xs3a.XS1_OTP_SBPI_PMC_ADDRESS"]], "xs3a.xs1_otp_security_config_tile_0_0 (c macro)": [[63, "c.xs3a.XS1_OTP_SECURITY_CONFIG_TILE_0_0"]], "xs3a.xs1_otp_security_config_tile_0_1 (c macro)": [[63, "c.xs3a.XS1_OTP_SECURITY_CONFIG_TILE_0_1"]], "xs3a.xs1_otp_security_config_tile_1_0 (c macro)": [[63, "c.xs3a.XS1_OTP_SECURITY_CONFIG_TILE_1_0"]], "xs3a.xs1_otp_security_config_tile_1_1 (c macro)": [[63, "c.xs3a.XS1_OTP_SECURITY_CONFIG_TILE_1_1"]], "xs3a.xs1_padctrl_drive_strength (c macro)": [[63, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH"]], "xs3a.xs1_padctrl_drive_strength_mask (c macro)": [[63, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH_MASK"]], "xs3a.xs1_padctrl_drive_strength_set (c macro)": [[63, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH_SET"]], "xs3a.xs1_padctrl_drive_strength_shift (c macro)": [[63, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH_SHIFT"]], "xs3a.xs1_padctrl_drive_strength_size (c macro)": [[63, "c.xs3a.XS1_PADCTRL_DRIVE_STRENGTH_SIZE"]], "xs3a.xs1_padctrl_pull (c macro)": [[63, "c.xs3a.XS1_PADCTRL_PULL"]], "xs3a.xs1_padctrl_pull_mask (c macro)": [[63, "c.xs3a.XS1_PADCTRL_PULL_MASK"]], "xs3a.xs1_padctrl_pull_set (c macro)": [[63, "c.xs3a.XS1_PADCTRL_PULL_SET"]], "xs3a.xs1_padctrl_pull_shift (c macro)": [[63, "c.xs3a.XS1_PADCTRL_PULL_SHIFT"]], "xs3a.xs1_padctrl_pull_size (c macro)": [[63, "c.xs3a.XS1_PADCTRL_PULL_SIZE"]], "xs3a.xs1_padctrl_receiver_enable (c macro)": [[63, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE"]], "xs3a.xs1_padctrl_receiver_enable_mask (c macro)": [[63, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE_MASK"]], "xs3a.xs1_padctrl_receiver_enable_set (c macro)": [[63, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE_SET"]], "xs3a.xs1_padctrl_receiver_enable_shift (c macro)": [[63, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE_SHIFT"]], "xs3a.xs1_padctrl_receiver_enable_size (c macro)": [[63, "c.xs3a.XS1_PADCTRL_RECEIVER_ENABLE_SIZE"]], "xs3a.xs1_padctrl_schmitt_trigger_enable (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE"]], "xs3a.xs1_padctrl_schmitt_trigger_enable_mask (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_MASK"]], "xs3a.xs1_padctrl_schmitt_trigger_enable_set (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SET"]], "xs3a.xs1_padctrl_schmitt_trigger_enable_shift (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SHIFT"]], "xs3a.xs1_padctrl_schmitt_trigger_enable_size (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SCHMITT_TRIGGER_ENABLE_SIZE"]], "xs3a.xs1_padctrl_slew_rate_control (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL"]], "xs3a.xs1_padctrl_slew_rate_control_mask (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL_MASK"]], "xs3a.xs1_padctrl_slew_rate_control_set (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL_SET"]], "xs3a.xs1_padctrl_slew_rate_control_shift (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL_SHIFT"]], "xs3a.xs1_padctrl_slew_rate_control_size (c macro)": [[63, "c.xs3a.XS1_PADCTRL_SLEW_RATE_CONTROL_SIZE"]], "xs3a.xs1_pause_token (c macro)": [[63, "c.xs3a.XS1_PAUSE_TOKEN"]], "xs3a.xs1_plink_src_target_id (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_ID"]], "xs3a.xs1_plink_src_target_id_mask (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_ID_MASK"]], "xs3a.xs1_plink_src_target_id_set (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_ID_SET"]], "xs3a.xs1_plink_src_target_id_shift (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_ID_SHIFT"]], "xs3a.xs1_plink_src_target_id_size (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_ID_SIZE"]], "xs3a.xs1_plink_src_target_type (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE"]], "xs3a.xs1_plink_src_target_type_mask (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE_MASK"]], "xs3a.xs1_plink_src_target_type_set (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE_SET"]], "xs3a.xs1_plink_src_target_type_shift (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE_SHIFT"]], "xs3a.xs1_plink_src_target_type_size (c macro)": [[63, "c.xs3a.XS1_PLINK_SRC_TARGET_TYPE_SIZE"]], "xs3a.xs1_pll_clk_disable (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DISABLE"]], "xs3a.xs1_pll_clk_disable_mask (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DISABLE_MASK"]], "xs3a.xs1_pll_clk_disable_set (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DISABLE_SET"]], "xs3a.xs1_pll_clk_disable_shift (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DISABLE_SHIFT"]], "xs3a.xs1_pll_clk_disable_size (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DISABLE_SIZE"]], "xs3a.xs1_pll_clk_divider (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DIVIDER"]], "xs3a.xs1_pll_clk_divider_mask (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DIVIDER_MASK"]], "xs3a.xs1_pll_clk_divider_set (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DIVIDER_SET"]], "xs3a.xs1_pll_clk_divider_shift (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DIVIDER_SHIFT"]], "xs3a.xs1_pll_clk_divider_size (c macro)": [[63, "c.xs3a.XS1_PLL_CLK_DIVIDER_SIZE"]], "xs3a.xs1_port_ctrl0_buffers (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_BUFFERS"]], "xs3a.xs1_port_ctrl0_buffers_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_BUFFERS_MASK"]], "xs3a.xs1_port_ctrl0_buffers_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_BUFFERS_SET"]], "xs3a.xs1_port_ctrl0_buffers_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_BUFFERS_SHIFT"]], "xs3a.xs1_port_ctrl0_buffers_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_BUFFERS_SIZE"]], "xs3a.xs1_port_ctrl0_cond (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_COND"]], "xs3a.xs1_port_ctrl0_cond_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_COND_MASK"]], "xs3a.xs1_port_ctrl0_cond_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_COND_SET"]], "xs3a.xs1_port_ctrl0_cond_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_COND_SHIFT"]], "xs3a.xs1_port_ctrl0_cond_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_COND_SIZE"]], "xs3a.xs1_port_ctrl0_direction (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_DIRECTION"]], "xs3a.xs1_port_ctrl0_direction_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_DIRECTION_MASK"]], "xs3a.xs1_port_ctrl0_direction_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_DIRECTION_SET"]], "xs3a.xs1_port_ctrl0_direction_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_DIRECTION_SHIFT"]], "xs3a.xs1_port_ctrl0_direction_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_DIRECTION_SIZE"]], "xs3a.xs1_port_ctrl0_ev_valid (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_EV_VALID"]], "xs3a.xs1_port_ctrl0_ev_valid_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_EV_VALID_MASK"]], "xs3a.xs1_port_ctrl0_ev_valid_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_EV_VALID_SET"]], "xs3a.xs1_port_ctrl0_ev_valid_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_EV_VALID_SHIFT"]], "xs3a.xs1_port_ctrl0_ev_valid_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_EV_VALID_SIZE"]], "xs3a.xs1_port_ctrl0_ie_enabled (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED"]], "xs3a.xs1_port_ctrl0_ie_enabled_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED_MASK"]], "xs3a.xs1_port_ctrl0_ie_enabled_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED_SET"]], "xs3a.xs1_port_ctrl0_ie_enabled_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED_SHIFT"]], "xs3a.xs1_port_ctrl0_ie_enabled_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_ENABLED_SIZE"]], "xs3a.xs1_port_ctrl0_ie_mode (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_MODE"]], "xs3a.xs1_port_ctrl0_ie_mode_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_MODE_MASK"]], "xs3a.xs1_port_ctrl0_ie_mode_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_MODE_SET"]], "xs3a.xs1_port_ctrl0_ie_mode_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_MODE_SHIFT"]], "xs3a.xs1_port_ctrl0_ie_mode_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_IE_MODE_SIZE"]], "xs3a.xs1_port_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INUSE"]], "xs3a.xs1_port_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INUSE_MASK"]], "xs3a.xs1_port_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INUSE_SET"]], "xs3a.xs1_port_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_port_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INUSE_SIZE"]], "xs3a.xs1_port_ctrl0_invert (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INVERT"]], "xs3a.xs1_port_ctrl0_invert_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INVERT_MASK"]], "xs3a.xs1_port_ctrl0_invert_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INVERT_SET"]], "xs3a.xs1_port_ctrl0_invert_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INVERT_SHIFT"]], "xs3a.xs1_port_ctrl0_invert_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_INVERT_SIZE"]], "xs3a.xs1_port_ctrl0_master_slave (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE"]], "xs3a.xs1_port_ctrl0_master_slave_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE_MASK"]], "xs3a.xs1_port_ctrl0_master_slave_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE_SET"]], "xs3a.xs1_port_ctrl0_master_slave_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE_SHIFT"]], "xs3a.xs1_port_ctrl0_master_slave_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_MASTER_SLAVE_SIZE"]], "xs3a.xs1_port_ctrl0_port_type (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE"]], "xs3a.xs1_port_ctrl0_port_type_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE_MASK"]], "xs3a.xs1_port_ctrl0_port_type_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE_SET"]], "xs3a.xs1_port_ctrl0_port_type_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE_SHIFT"]], "xs3a.xs1_port_ctrl0_port_type_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_PORT_TYPE_SIZE"]], "xs3a.xs1_port_ctrl0_ready_mode (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_READY_MODE"]], "xs3a.xs1_port_ctrl0_ready_mode_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_READY_MODE_MASK"]], "xs3a.xs1_port_ctrl0_ready_mode_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_READY_MODE_SET"]], "xs3a.xs1_port_ctrl0_ready_mode_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_READY_MODE_SHIFT"]], "xs3a.xs1_port_ctrl0_ready_mode_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_READY_MODE_SIZE"]], "xs3a.xs1_port_ctrl0_sdelay (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_SDELAY"]], "xs3a.xs1_port_ctrl0_sdelay_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_SDELAY_MASK"]], "xs3a.xs1_port_ctrl0_sdelay_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_SDELAY_SET"]], "xs3a.xs1_port_ctrl0_sdelay_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_SDELAY_SHIFT"]], "xs3a.xs1_port_ctrl0_sdelay_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_SDELAY_SIZE"]], "xs3a.xs1_port_ctrl0_t_num (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_NUM"]], "xs3a.xs1_port_ctrl0_t_num_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_NUM_MASK"]], "xs3a.xs1_port_ctrl0_t_num_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_NUM_SET"]], "xs3a.xs1_port_ctrl0_t_num_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_NUM_SHIFT"]], "xs3a.xs1_port_ctrl0_t_num_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_NUM_SIZE"]], "xs3a.xs1_port_ctrl0_t_waiting (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_WAITING"]], "xs3a.xs1_port_ctrl0_t_waiting_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_WAITING_MASK"]], "xs3a.xs1_port_ctrl0_t_waiting_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_WAITING_SET"]], "xs3a.xs1_port_ctrl0_t_waiting_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_WAITING_SHIFT"]], "xs3a.xs1_port_ctrl0_t_waiting_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL0_T_WAITING_SIZE"]], "xs3a.xs1_port_ctrl1_change_dir (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR"]], "xs3a.xs1_port_ctrl1_change_dir_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR_MASK"]], "xs3a.xs1_port_ctrl1_change_dir_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR_SET"]], "xs3a.xs1_port_ctrl1_change_dir_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR_SHIFT"]], "xs3a.xs1_port_ctrl1_change_dir_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_CHANGE_DIR_SIZE"]], "xs3a.xs1_port_ctrl1_drive (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_DRIVE"]], "xs3a.xs1_port_ctrl1_drive_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_DRIVE_MASK"]], "xs3a.xs1_port_ctrl1_drive_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_DRIVE_SET"]], "xs3a.xs1_port_ctrl1_drive_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_DRIVE_SHIFT"]], "xs3a.xs1_port_ctrl1_drive_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_DRIVE_SIZE"]], "xs3a.xs1_port_ctrl1_endin (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_ENDIN"]], "xs3a.xs1_port_ctrl1_endin_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_ENDIN_MASK"]], "xs3a.xs1_port_ctrl1_endin_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_ENDIN_SET"]], "xs3a.xs1_port_ctrl1_endin_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_ENDIN_SHIFT"]], "xs3a.xs1_port_ctrl1_endin_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_ENDIN_SIZE"]], "xs3a.xs1_port_ctrl1_hold_data (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA"]], "xs3a.xs1_port_ctrl1_hold_data_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA_MASK"]], "xs3a.xs1_port_ctrl1_hold_data_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA_SET"]], "xs3a.xs1_port_ctrl1_hold_data_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA_SHIFT"]], "xs3a.xs1_port_ctrl1_hold_data_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_HOLD_DATA_SIZE"]], "xs3a.xs1_port_ctrl1_inst_committed (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED"]], "xs3a.xs1_port_ctrl1_inst_committed_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED_MASK"]], "xs3a.xs1_port_ctrl1_inst_committed_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED_SET"]], "xs3a.xs1_port_ctrl1_inst_committed_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED_SHIFT"]], "xs3a.xs1_port_ctrl1_inst_committed_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_INST_COMMITTED_SIZE"]], "xs3a.xs1_port_ctrl1_sreg_count (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT"]], "xs3a.xs1_port_ctrl1_sreg_count_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT_MASK"]], "xs3a.xs1_port_ctrl1_sreg_count_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT_SET"]], "xs3a.xs1_port_ctrl1_sreg_count_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT_SHIFT"]], "xs3a.xs1_port_ctrl1_sreg_count_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SREG_COUNT_SIZE"]], "xs3a.xs1_port_ctrl1_syncr (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SYNCR"]], "xs3a.xs1_port_ctrl1_syncr_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SYNCR_MASK"]], "xs3a.xs1_port_ctrl1_syncr_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SYNCR_SET"]], "xs3a.xs1_port_ctrl1_syncr_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SYNCR_SHIFT"]], "xs3a.xs1_port_ctrl1_syncr_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_SYNCR_SIZE"]], "xs3a.xs1_port_ctrl1_timemet (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TIMEMET"]], "xs3a.xs1_port_ctrl1_timemet_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TIMEMET_MASK"]], "xs3a.xs1_port_ctrl1_timemet_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TIMEMET_SET"]], "xs3a.xs1_port_ctrl1_timemet_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TIMEMET_SHIFT"]], "xs3a.xs1_port_ctrl1_timemet_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TIMEMET_SIZE"]], "xs3a.xs1_port_ctrl1_treg_full (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL"]], "xs3a.xs1_port_ctrl1_treg_full_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL_MASK"]], "xs3a.xs1_port_ctrl1_treg_full_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL_SET"]], "xs3a.xs1_port_ctrl1_treg_full_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL_SHIFT"]], "xs3a.xs1_port_ctrl1_treg_full_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TREG_FULL_SIZE"]], "xs3a.xs1_port_ctrl1_twidth (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TWIDTH"]], "xs3a.xs1_port_ctrl1_twidth_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TWIDTH_MASK"]], "xs3a.xs1_port_ctrl1_twidth_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TWIDTH_SET"]], "xs3a.xs1_port_ctrl1_twidth_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TWIDTH_SHIFT"]], "xs3a.xs1_port_ctrl1_twidth_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_TWIDTH_SIZE"]], "xs3a.xs1_port_ctrl1_wait_for_time (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME"]], "xs3a.xs1_port_ctrl1_wait_for_time_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME_MASK"]], "xs3a.xs1_port_ctrl1_wait_for_time_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SET"]], "xs3a.xs1_port_ctrl1_wait_for_time_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SHIFT"]], "xs3a.xs1_port_ctrl1_wait_for_time_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL1_WAIT_FOR_TIME_SIZE"]], "xs3a.xs1_port_ctrl2_pin_delay (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY"]], "xs3a.xs1_port_ctrl2_pin_delay_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY_MASK"]], "xs3a.xs1_port_ctrl2_pin_delay_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY_SET"]], "xs3a.xs1_port_ctrl2_pin_delay_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY_SHIFT"]], "xs3a.xs1_port_ctrl2_pin_delay_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_PIN_DELAY_SIZE"]], "xs3a.xs1_port_ctrl2_time (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_TIME"]], "xs3a.xs1_port_ctrl2_time_mask (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_TIME_MASK"]], "xs3a.xs1_port_ctrl2_time_set (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_TIME_SET"]], "xs3a.xs1_port_ctrl2_time_shift (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_TIME_SHIFT"]], "xs3a.xs1_port_ctrl2_time_size (c macro)": [[63, "c.xs3a.XS1_PORT_CTRL2_TIME_SIZE"]], "xs3a.xs1_port_pad_ctrl_e (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_E"]], "xs3a.xs1_port_pad_ctrl_e_mask (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_E_MASK"]], "xs3a.xs1_port_pad_ctrl_e_set (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_E_SET"]], "xs3a.xs1_port_pad_ctrl_e_shift (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_E_SHIFT"]], "xs3a.xs1_port_pad_ctrl_e_size (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_E_SIZE"]], "xs3a.xs1_port_pad_ctrl_oen (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_OEN"]], "xs3a.xs1_port_pad_ctrl_oen_mask (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_OEN_MASK"]], "xs3a.xs1_port_pad_ctrl_oen_set (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_OEN_SET"]], "xs3a.xs1_port_pad_ctrl_oen_shift (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_OEN_SHIFT"]], "xs3a.xs1_port_pad_ctrl_oen_size (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_OEN_SIZE"]], "xs3a.xs1_port_pad_ctrl_p (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_P"]], "xs3a.xs1_port_pad_ctrl_p_mask (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_P_MASK"]], "xs3a.xs1_port_pad_ctrl_p_set (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_P_SET"]], "xs3a.xs1_port_pad_ctrl_p_shift (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_P_SHIFT"]], "xs3a.xs1_port_pad_ctrl_p_size (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_P_SIZE"]], "xs3a.xs1_port_pad_ctrl_ren (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_REN"]], "xs3a.xs1_port_pad_ctrl_ren_mask (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_REN_MASK"]], "xs3a.xs1_port_pad_ctrl_ren_set (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_REN_SET"]], "xs3a.xs1_port_pad_ctrl_ren_shift (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_REN_SHIFT"]], "xs3a.xs1_port_pad_ctrl_ren_size (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_REN_SIZE"]], "xs3a.xs1_port_pad_ctrl_smt (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SMT"]], "xs3a.xs1_port_pad_ctrl_smt_mask (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SMT_MASK"]], "xs3a.xs1_port_pad_ctrl_smt_set (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SMT_SET"]], "xs3a.xs1_port_pad_ctrl_smt_shift (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SMT_SHIFT"]], "xs3a.xs1_port_pad_ctrl_smt_size (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SMT_SIZE"]], "xs3a.xs1_port_pad_ctrl_sr (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SR"]], "xs3a.xs1_port_pad_ctrl_sr_mask (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SR_MASK"]], "xs3a.xs1_port_pad_ctrl_sr_set (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SR_SET"]], "xs3a.xs1_port_pad_ctrl_sr_shift (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SR_SHIFT"]], "xs3a.xs1_port_pad_ctrl_sr_size (c macro)": [[63, "c.xs3a.XS1_PORT_PAD_CTRL_SR_SIZE"]], "xs3a.xs1_pswitch_dbg_arg0_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_ARG0_NUM"]], "xs3a.xs1_pswitch_dbg_arg1_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_ARG1_NUM"]], "xs3a.xs1_pswitch_dbg_arg2_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_ARG2_NUM"]], "xs3a.xs1_pswitch_dbg_arg3_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_ARG3_NUM"]], "xs3a.xs1_pswitch_dbg_arg4_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_ARG4_NUM"]], "xs3a.xs1_pswitch_dbg_arg5_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_ARG5_NUM"]], "xs3a.xs1_pswitch_dbg_command_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_COMMAND_NUM"]], "xs3a.xs1_pswitch_dbg_ctrl_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_CTRL_NUM"]], "xs3a.xs1_pswitch_dbg_handler_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_HANDLER_NUM"]], "xs3a.xs1_pswitch_dbg_int_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_INT_NUM"]], "xs3a.xs1_pswitch_dbg_scratch_0_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_0_NUM"]], "xs3a.xs1_pswitch_dbg_scratch_1_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_1_NUM"]], "xs3a.xs1_pswitch_dbg_scratch_2_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_2_NUM"]], "xs3a.xs1_pswitch_dbg_scratch_3_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_3_NUM"]], "xs3a.xs1_pswitch_dbg_scratch_4_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_4_NUM"]], "xs3a.xs1_pswitch_dbg_scratch_5_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_5_NUM"]], "xs3a.xs1_pswitch_dbg_scratch_6_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_6_NUM"]], "xs3a.xs1_pswitch_dbg_scratch_7_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DBG_SCRATCH_7_NUM"]], "xs3a.xs1_pswitch_device_id0_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DEVICE_ID0_NUM"]], "xs3a.xs1_pswitch_device_id1_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DEVICE_ID1_NUM"]], "xs3a.xs1_pswitch_device_id2_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DEVICE_ID2_NUM"]], "xs3a.xs1_pswitch_device_id3_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_DEVICE_ID3_NUM"]], "xs3a.xs1_pswitch_pll_clk_divider_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_PLL_CLK_DIVIDER_NUM"]], "xs3a.xs1_pswitch_secu_config_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_SECU_CONFIG_NUM"]], "xs3a.xs1_pswitch_t0_pc_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T0_PC_NUM"]], "xs3a.xs1_pswitch_t0_sr_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T0_SR_NUM"]], "xs3a.xs1_pswitch_t1_pc_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T1_PC_NUM"]], "xs3a.xs1_pswitch_t1_sr_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T1_SR_NUM"]], "xs3a.xs1_pswitch_t2_pc_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T2_PC_NUM"]], "xs3a.xs1_pswitch_t2_sr_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T2_SR_NUM"]], "xs3a.xs1_pswitch_t3_pc_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T3_PC_NUM"]], "xs3a.xs1_pswitch_t3_sr_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T3_SR_NUM"]], "xs3a.xs1_pswitch_t4_pc_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T4_PC_NUM"]], "xs3a.xs1_pswitch_t4_sr_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T4_SR_NUM"]], "xs3a.xs1_pswitch_t5_pc_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T5_PC_NUM"]], "xs3a.xs1_pswitch_t5_sr_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T5_SR_NUM"]], "xs3a.xs1_pswitch_t6_pc_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T6_PC_NUM"]], "xs3a.xs1_pswitch_t6_sr_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T6_SR_NUM"]], "xs3a.xs1_pswitch_t7_pc_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T7_PC_NUM"]], "xs3a.xs1_pswitch_t7_sr_num (c macro)": [[63, "c.xs3a.XS1_PSWITCH_T7_SR_NUM"]], "xs3a.xs1_ps_boot_config (c macro)": [[63, "c.xs3a.XS1_PS_BOOT_CONFIG"]], "xs3a.xs1_ps_boot_status (c macro)": [[63, "c.xs3a.XS1_PS_BOOT_STATUS"]], "xs3a.xs1_ps_cache_access_cnt (c macro)": [[63, "c.xs3a.XS1_PS_CACHE_ACCESS_CNT"]], "xs3a.xs1_ps_cache_miss_cnt (c macro)": [[63, "c.xs3a.XS1_PS_CACHE_MISS_CNT"]], "xs3a.xs1_ps_dbg_arg0_reg (c macro)": [[63, "c.xs3a.XS1_PS_DBG_ARG0_REG"]], "xs3a.xs1_ps_dbg_arg1_reg (c macro)": [[63, "c.xs3a.XS1_PS_DBG_ARG1_REG"]], "xs3a.xs1_ps_dbg_arg2_reg (c macro)": [[63, "c.xs3a.XS1_PS_DBG_ARG2_REG"]], "xs3a.xs1_ps_dbg_arg3_reg (c macro)": [[63, "c.xs3a.XS1_PS_DBG_ARG3_REG"]], "xs3a.xs1_ps_dbg_arg4_reg (c macro)": [[63, "c.xs3a.XS1_PS_DBG_ARG4_REG"]], "xs3a.xs1_ps_dbg_arg5_reg (c macro)": [[63, "c.xs3a.XS1_PS_DBG_ARG5_REG"]], "xs3a.xs1_ps_dbg_command (c macro)": [[63, "c.xs3a.XS1_PS_DBG_COMMAND"]], "xs3a.xs1_ps_dbg_data (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DATA"]], "xs3a.xs1_ps_dbg_dwatch_addr1_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR1_0"]], "xs3a.xs1_ps_dbg_dwatch_addr1_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR1_1"]], "xs3a.xs1_ps_dbg_dwatch_addr1_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR1_2"]], "xs3a.xs1_ps_dbg_dwatch_addr1_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR1_3"]], "xs3a.xs1_ps_dbg_dwatch_addr2_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR2_0"]], "xs3a.xs1_ps_dbg_dwatch_addr2_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR2_1"]], "xs3a.xs1_ps_dbg_dwatch_addr2_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR2_2"]], "xs3a.xs1_ps_dbg_dwatch_addr2_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_ADDR2_3"]], "xs3a.xs1_ps_dbg_dwatch_ctrl_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_CTRL_0"]], "xs3a.xs1_ps_dbg_dwatch_ctrl_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_CTRL_1"]], "xs3a.xs1_ps_dbg_dwatch_ctrl_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_CTRL_2"]], "xs3a.xs1_ps_dbg_dwatch_ctrl_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_DWATCH_CTRL_3"]], "xs3a.xs1_ps_dbg_handler (c macro)": [[63, "c.xs3a.XS1_PS_DBG_HANDLER"]], "xs3a.xs1_ps_dbg_ibreak_addr_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_IBREAK_ADDR_0"]], "xs3a.xs1_ps_dbg_ibreak_addr_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_IBREAK_ADDR_1"]], "xs3a.xs1_ps_dbg_ibreak_addr_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_IBREAK_ADDR_2"]], "xs3a.xs1_ps_dbg_ibreak_addr_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_IBREAK_ADDR_3"]], "xs3a.xs1_ps_dbg_ibreak_ctrl_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_IBREAK_CTRL_0"]], "xs3a.xs1_ps_dbg_ibreak_ctrl_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_IBREAK_CTRL_1"]], "xs3a.xs1_ps_dbg_ibreak_ctrl_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_IBREAK_CTRL_2"]], "xs3a.xs1_ps_dbg_ibreak_ctrl_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_IBREAK_CTRL_3"]], "xs3a.xs1_ps_dbg_run_ctrl (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RUN_CTRL"]], "xs3a.xs1_ps_dbg_rwatch_addr1_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR1_0"]], "xs3a.xs1_ps_dbg_rwatch_addr1_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR1_1"]], "xs3a.xs1_ps_dbg_rwatch_addr1_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR1_2"]], "xs3a.xs1_ps_dbg_rwatch_addr1_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR1_3"]], "xs3a.xs1_ps_dbg_rwatch_addr2_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR2_0"]], "xs3a.xs1_ps_dbg_rwatch_addr2_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR2_1"]], "xs3a.xs1_ps_dbg_rwatch_addr2_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR2_2"]], "xs3a.xs1_ps_dbg_rwatch_addr2_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_ADDR2_3"]], "xs3a.xs1_ps_dbg_rwatch_ctrl_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_CTRL_0"]], "xs3a.xs1_ps_dbg_rwatch_ctrl_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_CTRL_1"]], "xs3a.xs1_ps_dbg_rwatch_ctrl_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_CTRL_2"]], "xs3a.xs1_ps_dbg_rwatch_ctrl_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_RWATCH_CTRL_3"]], "xs3a.xs1_ps_dbg_scratch_0 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SCRATCH_0"]], "xs3a.xs1_ps_dbg_scratch_1 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SCRATCH_1"]], "xs3a.xs1_ps_dbg_scratch_2 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SCRATCH_2"]], "xs3a.xs1_ps_dbg_scratch_3 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SCRATCH_3"]], "xs3a.xs1_ps_dbg_scratch_4 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SCRATCH_4"]], "xs3a.xs1_ps_dbg_scratch_5 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SCRATCH_5"]], "xs3a.xs1_ps_dbg_scratch_6 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SCRATCH_6"]], "xs3a.xs1_ps_dbg_scratch_7 (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SCRATCH_7"]], "xs3a.xs1_ps_dbg_spc (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SPC"]], "xs3a.xs1_ps_dbg_ssp (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SSP"]], "xs3a.xs1_ps_dbg_ssr (c macro)": [[63, "c.xs3a.XS1_PS_DBG_SSR"]], "xs3a.xs1_ps_dbg_type (c macro)": [[63, "c.xs3a.XS1_PS_DBG_TYPE"]], "xs3a.xs1_ps_dbg_t_num (c macro)": [[63, "c.xs3a.XS1_PS_DBG_T_NUM"]], "xs3a.xs1_ps_dbg_t_reg (c macro)": [[63, "c.xs3a.XS1_PS_DBG_T_REG"]], "xs3a.xs1_ps_ram_base (c macro)": [[63, "c.xs3a.XS1_PS_RAM_BASE"]], "xs3a.xs1_ps_ram_size (c macro)": [[63, "c.xs3a.XS1_PS_RAM_SIZE"]], "xs3a.xs1_ps_ring_osc_ctrl (c macro)": [[63, "c.xs3a.XS1_PS_RING_OSC_CTRL"]], "xs3a.xs1_ps_ring_osc_data0 (c macro)": [[63, "c.xs3a.XS1_PS_RING_OSC_DATA0"]], "xs3a.xs1_ps_ring_osc_data1 (c macro)": [[63, "c.xs3a.XS1_PS_RING_OSC_DATA1"]], "xs3a.xs1_ps_ring_osc_data2 (c macro)": [[63, "c.xs3a.XS1_PS_RING_OSC_DATA2"]], "xs3a.xs1_ps_ring_osc_data3 (c macro)": [[63, "c.xs3a.XS1_PS_RING_OSC_DATA3"]], "xs3a.xs1_ps_rom_rma (c macro)": [[63, "c.xs3a.XS1_PS_ROM_RMA"]], "xs3a.xs1_ps_security_config (c macro)": [[63, "c.xs3a.XS1_PS_SECURITY_CONFIG"]], "xs3a.xs1_ps_unavailable_resource (c macro)": [[63, "c.xs3a.XS1_PS_UNAVAILABLE_RESOURCE"]], "xs3a.xs1_ps_vector_base (c macro)": [[63, "c.xs3a.XS1_PS_VECTOR_BASE"]], "xs3a.xs1_ps_xcore_ctrl0 (c macro)": [[63, "c.xs3a.XS1_PS_XCORE_CTRL0"]], "xs3a.xs1_ptsel (c macro)": [[63, "c.xs3a.XS1_PTSEL"]], "xs3a.xs1_ptsel_mask (c macro)": [[63, "c.xs3a.XS1_PTSEL_MASK"]], "xs3a.xs1_ptsel_set (c macro)": [[63, "c.xs3a.XS1_PTSEL_SET"]], "xs3a.xs1_ptsel_shift (c macro)": [[63, "c.xs3a.XS1_PTSEL_SHIFT"]], "xs3a.xs1_ptsel_size (c macro)": [[63, "c.xs3a.XS1_PTSEL_SIZE"]], "xs3a.xs1_ram_addr_width (c macro)": [[63, "c.xs3a.XS1_RAM_ADDR_WIDTH"]], "xs3a.xs1_ram_base (c macro)": [[63, "c.xs3a.XS1_RAM_BASE"]], "xs3a.xs1_ram_mask (c macro)": [[63, "c.xs3a.XS1_RAM_MASK"]], "xs3a.xs1_ram_mask_mask (c macro)": [[63, "c.xs3a.XS1_RAM_MASK_MASK"]], "xs3a.xs1_ram_mask_set (c macro)": [[63, "c.xs3a.XS1_RAM_MASK_SET"]], "xs3a.xs1_ram_mask_shift (c macro)": [[63, "c.xs3a.XS1_RAM_MASK_SHIFT"]], "xs3a.xs1_ram_mask_size (c macro)": [[63, "c.xs3a.XS1_RAM_MASK_SIZE"]], "xs3a.xs1_ram_size (c macro)": [[63, "c.xs3a.XS1_RAM_SIZE"]], "xs3a.xs1_rbrk_condition (c macro)": [[63, "c.xs3a.XS1_RBRK_CONDITION"]], "xs3a.xs1_rbrk_condition_mask (c macro)": [[63, "c.xs3a.XS1_RBRK_CONDITION_MASK"]], "xs3a.xs1_rbrk_condition_set (c macro)": [[63, "c.xs3a.XS1_RBRK_CONDITION_SET"]], "xs3a.xs1_rbrk_condition_shift (c macro)": [[63, "c.xs3a.XS1_RBRK_CONDITION_SHIFT"]], "xs3a.xs1_rbrk_condition_size (c macro)": [[63, "c.xs3a.XS1_RBRK_CONDITION_SIZE"]], "xs3a.xs1_res_id_invalid (c macro)": [[63, "c.xs3a.XS1_RES_ID_INVALID"]], "xs3a.xs1_res_id_portwidth (c macro)": [[63, "c.xs3a.XS1_RES_ID_PORTWIDTH"]], "xs3a.xs1_res_id_portwidth_mask (c macro)": [[63, "c.xs3a.XS1_RES_ID_PORTWIDTH_MASK"]], "xs3a.xs1_res_id_portwidth_set (c macro)": [[63, "c.xs3a.XS1_RES_ID_PORTWIDTH_SET"]], "xs3a.xs1_res_id_portwidth_shift (c macro)": [[63, "c.xs3a.XS1_RES_ID_PORTWIDTH_SHIFT"]], "xs3a.xs1_res_id_portwidth_size (c macro)": [[63, "c.xs3a.XS1_RES_ID_PORTWIDTH_SIZE"]], "xs3a.xs1_res_id_regid (c macro)": [[63, "c.xs3a.XS1_RES_ID_REGID"]], "xs3a.xs1_res_id_regid_mask (c macro)": [[63, "c.xs3a.XS1_RES_ID_REGID_MASK"]], "xs3a.xs1_res_id_regid_set (c macro)": [[63, "c.xs3a.XS1_RES_ID_REGID_SET"]], "xs3a.xs1_res_id_regid_shift (c macro)": [[63, "c.xs3a.XS1_RES_ID_REGID_SHIFT"]], "xs3a.xs1_res_id_regid_size (c macro)": [[63, "c.xs3a.XS1_RES_ID_REGID_SIZE"]], "xs3a.xs1_res_id_resnum (c macro)": [[63, "c.xs3a.XS1_RES_ID_RESNUM"]], "xs3a.xs1_res_id_resnum_mask (c macro)": [[63, "c.xs3a.XS1_RES_ID_RESNUM_MASK"]], "xs3a.xs1_res_id_resnum_set (c macro)": [[63, "c.xs3a.XS1_RES_ID_RESNUM_SET"]], "xs3a.xs1_res_id_resnum_shift (c macro)": [[63, "c.xs3a.XS1_RES_ID_RESNUM_SHIFT"]], "xs3a.xs1_res_id_resnum_size (c macro)": [[63, "c.xs3a.XS1_RES_ID_RESNUM_SIZE"]], "xs3a.xs1_res_id_type (c macro)": [[63, "c.xs3a.XS1_RES_ID_TYPE"]], "xs3a.xs1_res_id_type_mask (c macro)": [[63, "c.xs3a.XS1_RES_ID_TYPE_MASK"]], "xs3a.xs1_res_id_type_set (c macro)": [[63, "c.xs3a.XS1_RES_ID_TYPE_SET"]], "xs3a.xs1_res_id_type_shift (c macro)": [[63, "c.xs3a.XS1_RES_ID_TYPE_SHIFT"]], "xs3a.xs1_res_id_type_size (c macro)": [[63, "c.xs3a.XS1_RES_ID_TYPE_SIZE"]], "xs3a.xs1_res_ps_clksrc (c macro)": [[63, "c.xs3a.XS1_RES_PS_CLKSRC"]], "xs3a.xs1_res_ps_ctrl0 (c macro)": [[63, "c.xs3a.XS1_RES_PS_CTRL0"]], "xs3a.xs1_res_ps_ctrl1 (c macro)": [[63, "c.xs3a.XS1_RES_PS_CTRL1"]], "xs3a.xs1_res_ps_ctrl2 (c macro)": [[63, "c.xs3a.XS1_RES_PS_CTRL2"]], "xs3a.xs1_res_ps_data (c macro)": [[63, "c.xs3a.XS1_RES_PS_DATA"]], "xs3a.xs1_res_ps_ev (c macro)": [[63, "c.xs3a.XS1_RES_PS_EV"]], "xs3a.xs1_res_ps_rdysrc (c macro)": [[63, "c.xs3a.XS1_RES_PS_RDYSRC"]], "xs3a.xs1_res_ps_tbv0 (c macro)": [[63, "c.xs3a.XS1_RES_PS_TBV0"]], "xs3a.xs1_res_ps_vector (c macro)": [[63, "c.xs3a.XS1_RES_PS_VECTOR"]], "xs3a.xs1_res_type_chanend (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_CHANEND"]], "xs3a.xs1_res_type_clkblk (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_CLKBLK"]], "xs3a.xs1_res_type_config (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_CONFIG"]], "xs3a.xs1_res_type_coproc (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_COPROC"]], "xs3a.xs1_res_type_instruction (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_INSTRUCTION"]], "xs3a.xs1_res_type_lock (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_LOCK"]], "xs3a.xs1_res_type_port (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_PORT"]], "xs3a.xs1_res_type_ps (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_PS"]], "xs3a.xs1_res_type_swmem (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_SWMEM"]], "xs3a.xs1_res_type_sync (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_SYNC"]], "xs3a.xs1_res_type_thread (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_THREAD"]], "xs3a.xs1_res_type_timer (c macro)": [[63, "c.xs3a.XS1_RES_TYPE_TIMER"]], "xs3a.xs1_ret0_reg (c macro)": [[63, "c.xs3a.XS1_RET0_REG"]], "xs3a.xs1_ret1_reg (c macro)": [[63, "c.xs3a.XS1_RET1_REG"]], "xs3a.xs1_ret2_reg (c macro)": [[63, "c.xs3a.XS1_RET2_REG"]], "xs3a.xs1_ret3_reg (c macro)": [[63, "c.xs3a.XS1_RET3_REG"]], "xs3a.xs1_ring_osc_core_enable (c macro)": [[63, "c.xs3a.XS1_RING_OSC_CORE_ENABLE"]], "xs3a.xs1_ring_osc_core_enable_mask (c macro)": [[63, "c.xs3a.XS1_RING_OSC_CORE_ENABLE_MASK"]], "xs3a.xs1_ring_osc_core_enable_set (c macro)": [[63, "c.xs3a.XS1_RING_OSC_CORE_ENABLE_SET"]], "xs3a.xs1_ring_osc_core_enable_shift (c macro)": [[63, "c.xs3a.XS1_RING_OSC_CORE_ENABLE_SHIFT"]], "xs3a.xs1_ring_osc_core_enable_size (c macro)": [[63, "c.xs3a.XS1_RING_OSC_CORE_ENABLE_SIZE"]], "xs3a.xs1_ring_osc_data (c macro)": [[63, "c.xs3a.XS1_RING_OSC_DATA"]], "xs3a.xs1_ring_osc_data_mask (c macro)": [[63, "c.xs3a.XS1_RING_OSC_DATA_MASK"]], "xs3a.xs1_ring_osc_data_set (c macro)": [[63, "c.xs3a.XS1_RING_OSC_DATA_SET"]], "xs3a.xs1_ring_osc_data_shift (c macro)": [[63, "c.xs3a.XS1_RING_OSC_DATA_SHIFT"]], "xs3a.xs1_ring_osc_data_size (c macro)": [[63, "c.xs3a.XS1_RING_OSC_DATA_SIZE"]], "xs3a.xs1_ring_osc_perph_enable (c macro)": [[63, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE"]], "xs3a.xs1_ring_osc_perph_enable_mask (c macro)": [[63, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE_MASK"]], "xs3a.xs1_ring_osc_perph_enable_set (c macro)": [[63, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE_SET"]], "xs3a.xs1_ring_osc_perph_enable_shift (c macro)": [[63, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE_SHIFT"]], "xs3a.xs1_ring_osc_perph_enable_size (c macro)": [[63, "c.xs3a.XS1_RING_OSC_PERPH_ENABLE_SIZE"]], "xs3a.xs1_rom_addr_width (c macro)": [[63, "c.xs3a.XS1_ROM_ADDR_WIDTH"]], "xs3a.xs1_rom_base (c macro)": [[63, "c.xs3a.XS1_ROM_BASE"]], "xs3a.xs1_rom_base_width (c macro)": [[63, "c.xs3a.XS1_ROM_BASE_WIDTH"]], "xs3a.xs1_rom_size (c macro)": [[63, "c.xs3a.XS1_ROM_SIZE"]], "xs3a.xs1_rtsel (c macro)": [[63, "c.xs3a.XS1_RTSEL"]], "xs3a.xs1_rtsel_mask (c macro)": [[63, "c.xs3a.XS1_RTSEL_MASK"]], "xs3a.xs1_rtsel_set (c macro)": [[63, "c.xs3a.XS1_RTSEL_SET"]], "xs3a.xs1_rtsel_shift (c macro)": [[63, "c.xs3a.XS1_RTSEL_SHIFT"]], "xs3a.xs1_rtsel_size (c macro)": [[63, "c.xs3a.XS1_RTSEL_SIZE"]], "xs3a.xs1_rx_credit (c macro)": [[63, "c.xs3a.XS1_RX_CREDIT"]], "xs3a.xs1_rx_credit_mask (c macro)": [[63, "c.xs3a.XS1_RX_CREDIT_MASK"]], "xs3a.xs1_rx_credit_set (c macro)": [[63, "c.xs3a.XS1_RX_CREDIT_SET"]], "xs3a.xs1_rx_credit_shift (c macro)": [[63, "c.xs3a.XS1_RX_CREDIT_SHIFT"]], "xs3a.xs1_rx_credit_size (c macro)": [[63, "c.xs3a.XS1_RX_CREDIT_SIZE"]], "xs3a.xs1_secur_cfg_disable_access (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS"]], "xs3a.xs1_secur_cfg_disable_access_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS_MASK"]], "xs3a.xs1_secur_cfg_disable_access_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS_SET"]], "xs3a.xs1_secur_cfg_disable_access_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS_SHIFT"]], "xs3a.xs1_secur_cfg_disable_access_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_ACCESS_SIZE"]], "xs3a.xs1_secur_cfg_disable_global_debug (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG"]], "xs3a.xs1_secur_cfg_disable_global_debug_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_MASK"]], "xs3a.xs1_secur_cfg_disable_global_debug_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SET"]], "xs3a.xs1_secur_cfg_disable_global_debug_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SHIFT"]], "xs3a.xs1_secur_cfg_disable_global_debug_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_GLOBAL_DEBUG_SIZE"]], "xs3a.xs1_secur_cfg_disable_pll_jtag (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG"]], "xs3a.xs1_secur_cfg_disable_pll_jtag_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_MASK"]], "xs3a.xs1_secur_cfg_disable_pll_jtag_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SET"]], "xs3a.xs1_secur_cfg_disable_pll_jtag_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SHIFT"]], "xs3a.xs1_secur_cfg_disable_pll_jtag_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_PLL_JTAG_SIZE"]], "xs3a.xs1_secur_cfg_disable_xcore_jtag (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG"]], "xs3a.xs1_secur_cfg_disable_xcore_jtag_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_MASK"]], "xs3a.xs1_secur_cfg_disable_xcore_jtag_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SET"]], "xs3a.xs1_secur_cfg_disable_xcore_jtag_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SHIFT"]], "xs3a.xs1_secur_cfg_disable_xcore_jtag_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_JTAG_SIZE"]], "xs3a.xs1_secur_cfg_disable_xcore_plink (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK"]], "xs3a.xs1_secur_cfg_disable_xcore_plink_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_MASK"]], "xs3a.xs1_secur_cfg_disable_xcore_plink_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SET"]], "xs3a.xs1_secur_cfg_disable_xcore_plink_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SHIFT"]], "xs3a.xs1_secur_cfg_disable_xcore_plink_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_DISABLE_XCORE_PLINK_SIZE"]], "xs3a.xs1_secur_cfg_otp_combined (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED"]], "xs3a.xs1_secur_cfg_otp_combined_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED_MASK"]], "xs3a.xs1_secur_cfg_otp_combined_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED_SET"]], "xs3a.xs1_secur_cfg_otp_combined_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED_SHIFT"]], "xs3a.xs1_secur_cfg_otp_combined_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_COMBINED_SIZE"]], "xs3a.xs1_secur_cfg_otp_program_disable (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE"]], "xs3a.xs1_secur_cfg_otp_program_disable_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_MASK"]], "xs3a.xs1_secur_cfg_otp_program_disable_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SET"]], "xs3a.xs1_secur_cfg_otp_program_disable_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SHIFT"]], "xs3a.xs1_secur_cfg_otp_program_disable_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_PROGRAM_DISABLE_SIZE"]], "xs3a.xs1_secur_cfg_otp_read_lock (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK"]], "xs3a.xs1_secur_cfg_otp_read_lock_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK_MASK"]], "xs3a.xs1_secur_cfg_otp_read_lock_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK_SET"]], "xs3a.xs1_secur_cfg_otp_read_lock_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK_SHIFT"]], "xs3a.xs1_secur_cfg_otp_read_lock_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_OTP_READ_LOCK_SIZE"]], "xs3a.xs1_secur_cfg_secure_boot (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT"]], "xs3a.xs1_secur_cfg_secure_boot_mask (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT_MASK"]], "xs3a.xs1_secur_cfg_secure_boot_set (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT_SET"]], "xs3a.xs1_secur_cfg_secure_boot_shift (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT_SHIFT"]], "xs3a.xs1_secur_cfg_secure_boot_size (c macro)": [[63, "c.xs3a.XS1_SECUR_CFG_SECURE_BOOT_SIZE"]], "xs3a.xs1_setc_buf_buffers (c macro)": [[63, "c.xs3a.XS1_SETC_BUF_BUFFERS"]], "xs3a.xs1_setc_buf_nobuffers (c macro)": [[63, "c.xs3a.XS1_SETC_BUF_NOBUFFERS"]], "xs3a.xs1_setc_cond_after (c macro)": [[63, "c.xs3a.XS1_SETC_COND_AFTER"]], "xs3a.xs1_setc_cond_eq (c macro)": [[63, "c.xs3a.XS1_SETC_COND_EQ"]], "xs3a.xs1_setc_cond_full (c macro)": [[63, "c.xs3a.XS1_SETC_COND_FULL"]], "xs3a.xs1_setc_cond_greater (c macro)": [[63, "c.xs3a.XS1_SETC_COND_GREATER"]], "xs3a.xs1_setc_cond_less (c macro)": [[63, "c.xs3a.XS1_SETC_COND_LESS"]], "xs3a.xs1_setc_cond_neq (c macro)": [[63, "c.xs3a.XS1_SETC_COND_NEQ"]], "xs3a.xs1_setc_cond_none (c macro)": [[63, "c.xs3a.XS1_SETC_COND_NONE"]], "xs3a.xs1_setc_drive_drive (c macro)": [[63, "c.xs3a.XS1_SETC_DRIVE_DRIVE"]], "xs3a.xs1_setc_drive_pull_down (c macro)": [[63, "c.xs3a.XS1_SETC_DRIVE_PULL_DOWN"]], "xs3a.xs1_setc_drive_pull_up (c macro)": [[63, "c.xs3a.XS1_SETC_DRIVE_PULL_UP"]], "xs3a.xs1_setc_ie_mode_event (c macro)": [[63, "c.xs3a.XS1_SETC_IE_MODE_EVENT"]], "xs3a.xs1_setc_ie_mode_interrupt (c macro)": [[63, "c.xs3a.XS1_SETC_IE_MODE_INTERRUPT"]], "xs3a.xs1_setc_inuse_off (c macro)": [[63, "c.xs3a.XS1_SETC_INUSE_OFF"]], "xs3a.xs1_setc_inuse_on (c macro)": [[63, "c.xs3a.XS1_SETC_INUSE_ON"]], "xs3a.xs1_setc_inv_invert (c macro)": [[63, "c.xs3a.XS1_SETC_INV_INVERT"]], "xs3a.xs1_setc_inv_noinvert (c macro)": [[63, "c.xs3a.XS1_SETC_INV_NOINVERT"]], "xs3a.xs1_setc_lmode (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE"]], "xs3a.xs1_setc_lmode_buf (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_BUF"]], "xs3a.xs1_setc_lmode_fall_delay (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_FALL_DELAY"]], "xs3a.xs1_setc_lmode_inv (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_INV"]], "xs3a.xs1_setc_lmode_mask (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_MASK"]], "xs3a.xs1_setc_lmode_ms (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_MS"]], "xs3a.xs1_setc_lmode_pin_delay (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_PIN_DELAY"]], "xs3a.xs1_setc_lmode_port (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_PORT"]], "xs3a.xs1_setc_lmode_rdy (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_RDY"]], "xs3a.xs1_setc_lmode_rise_delay (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_RISE_DELAY"]], "xs3a.xs1_setc_lmode_run (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_RUN"]], "xs3a.xs1_setc_lmode_sdelay (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_SDELAY"]], "xs3a.xs1_setc_lmode_set (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_SET"]], "xs3a.xs1_setc_lmode_shift (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_SHIFT"]], "xs3a.xs1_setc_lmode_size (c macro)": [[63, "c.xs3a.XS1_SETC_LMODE_SIZE"]], "xs3a.xs1_setc_mmap_mode (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_MODE"]], "xs3a.xs1_setc_mmap_mode_mask (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_MODE_MASK"]], "xs3a.xs1_setc_mmap_mode_set (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_MODE_SET"]], "xs3a.xs1_setc_mmap_mode_shift (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_MODE_SHIFT"]], "xs3a.xs1_setc_mmap_mode_size (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_MODE_SIZE"]], "xs3a.xs1_setc_mmap_value (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_VALUE"]], "xs3a.xs1_setc_mmap_value_mask (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_VALUE_MASK"]], "xs3a.xs1_setc_mmap_value_set (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_VALUE_SET"]], "xs3a.xs1_setc_mmap_value_shift (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_VALUE_SHIFT"]], "xs3a.xs1_setc_mmap_value_size (c macro)": [[63, "c.xs3a.XS1_SETC_MMAP_VALUE_SIZE"]], "xs3a.xs1_setc_mode (c macro)": [[63, "c.xs3a.XS1_SETC_MODE"]], "xs3a.xs1_setc_mode_cond (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_COND"]], "xs3a.xs1_setc_mode_drive (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_DRIVE"]], "xs3a.xs1_setc_mode_ie_mode (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_IE_MODE"]], "xs3a.xs1_setc_mode_inuse (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_INUSE"]], "xs3a.xs1_setc_mode_long (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_LONG"]], "xs3a.xs1_setc_mode_mask (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_MASK"]], "xs3a.xs1_setc_mode_set (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_SET"]], "xs3a.xs1_setc_mode_setpadctrl (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_SETPADCTRL"]], "xs3a.xs1_setc_mode_shift (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_SHIFT"]], "xs3a.xs1_setc_mode_size (c macro)": [[63, "c.xs3a.XS1_SETC_MODE_SIZE"]], "xs3a.xs1_setc_ms_master (c macro)": [[63, "c.xs3a.XS1_SETC_MS_MASTER"]], "xs3a.xs1_setc_ms_slave (c macro)": [[63, "c.xs3a.XS1_SETC_MS_SLAVE"]], "xs3a.xs1_setc_port_clockport (c macro)": [[63, "c.xs3a.XS1_SETC_PORT_CLOCKPORT"]], "xs3a.xs1_setc_port_dataport (c macro)": [[63, "c.xs3a.XS1_SETC_PORT_DATAPORT"]], "xs3a.xs1_setc_port_readyport (c macro)": [[63, "c.xs3a.XS1_SETC_PORT_READYPORT"]], "xs3a.xs1_setc_rdy_handshake (c macro)": [[63, "c.xs3a.XS1_SETC_RDY_HANDSHAKE"]], "xs3a.xs1_setc_rdy_noready (c macro)": [[63, "c.xs3a.XS1_SETC_RDY_NOREADY"]], "xs3a.xs1_setc_rdy_strobed (c macro)": [[63, "c.xs3a.XS1_SETC_RDY_STROBED"]], "xs3a.xs1_setc_run_clrbuf (c macro)": [[63, "c.xs3a.XS1_SETC_RUN_CLRBUF"]], "xs3a.xs1_setc_run_startr (c macro)": [[63, "c.xs3a.XS1_SETC_RUN_STARTR"]], "xs3a.xs1_setc_run_stopr (c macro)": [[63, "c.xs3a.XS1_SETC_RUN_STOPR"]], "xs3a.xs1_setc_sdelay_nosdelay (c macro)": [[63, "c.xs3a.XS1_SETC_SDELAY_NOSDELAY"]], "xs3a.xs1_setc_sdelay_sdelay (c macro)": [[63, "c.xs3a.XS1_SETC_SDELAY_SDELAY"]], "xs3a.xs1_setc_value (c macro)": [[63, "c.xs3a.XS1_SETC_VALUE"]], "xs3a.xs1_setc_value_mask (c macro)": [[63, "c.xs3a.XS1_SETC_VALUE_MASK"]], "xs3a.xs1_setc_value_set (c macro)": [[63, "c.xs3a.XS1_SETC_VALUE_SET"]], "xs3a.xs1_setc_value_shift (c macro)": [[63, "c.xs3a.XS1_SETC_VALUE_SHIFT"]], "xs3a.xs1_setc_value_size (c macro)": [[63, "c.xs3a.XS1_SETC_VALUE_SIZE"]], "xs3a.xs1_slink_src_target_id (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_ID"]], "xs3a.xs1_slink_src_target_id_mask (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_ID_MASK"]], "xs3a.xs1_slink_src_target_id_set (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_ID_SET"]], "xs3a.xs1_slink_src_target_id_shift (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_ID_SHIFT"]], "xs3a.xs1_slink_src_target_id_size (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_ID_SIZE"]], "xs3a.xs1_slink_src_target_type (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE"]], "xs3a.xs1_slink_src_target_type_mask (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE_MASK"]], "xs3a.xs1_slink_src_target_type_set (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE_SET"]], "xs3a.xs1_slink_src_target_type_shift (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE_SHIFT"]], "xs3a.xs1_slink_src_target_type_size (c macro)": [[63, "c.xs3a.XS1_SLINK_SRC_TARGET_TYPE_SIZE"]], "xs3a.xs1_src_target_id (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_ID"]], "xs3a.xs1_src_target_id_mask (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_ID_MASK"]], "xs3a.xs1_src_target_id_set (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_ID_SET"]], "xs3a.xs1_src_target_id_shift (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_ID_SHIFT"]], "xs3a.xs1_src_target_id_size (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_ID_SIZE"]], "xs3a.xs1_src_target_type (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_TYPE"]], "xs3a.xs1_src_target_type_mask (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_TYPE_MASK"]], "xs3a.xs1_src_target_type_set (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_TYPE_SET"]], "xs3a.xs1_src_target_type_shift (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_TYPE_SHIFT"]], "xs3a.xs1_src_target_type_size (c macro)": [[63, "c.xs3a.XS1_SRC_TARGET_TYPE_SIZE"]], "xs3a.xs1_sr_di (c macro)": [[63, "c.xs3a.XS1_SR_DI"]], "xs3a.xs1_sr_di_mask (c macro)": [[63, "c.xs3a.XS1_SR_DI_MASK"]], "xs3a.xs1_sr_di_set (c macro)": [[63, "c.xs3a.XS1_SR_DI_SET"]], "xs3a.xs1_sr_di_shift (c macro)": [[63, "c.xs3a.XS1_SR_DI_SHIFT"]], "xs3a.xs1_sr_di_size (c macro)": [[63, "c.xs3a.XS1_SR_DI_SIZE"]], "xs3a.xs1_sr_eeble (c macro)": [[63, "c.xs3a.XS1_SR_EEBLE"]], "xs3a.xs1_sr_eeble_mask (c macro)": [[63, "c.xs3a.XS1_SR_EEBLE_MASK"]], "xs3a.xs1_sr_eeble_set (c macro)": [[63, "c.xs3a.XS1_SR_EEBLE_SET"]], "xs3a.xs1_sr_eeble_shift (c macro)": [[63, "c.xs3a.XS1_SR_EEBLE_SHIFT"]], "xs3a.xs1_sr_eeble_size (c macro)": [[63, "c.xs3a.XS1_SR_EEBLE_SIZE"]], "xs3a.xs1_sr_fast (c macro)": [[63, "c.xs3a.XS1_SR_FAST"]], "xs3a.xs1_sr_fast_mask (c macro)": [[63, "c.xs3a.XS1_SR_FAST_MASK"]], "xs3a.xs1_sr_fast_set (c macro)": [[63, "c.xs3a.XS1_SR_FAST_SET"]], "xs3a.xs1_sr_fast_shift (c macro)": [[63, "c.xs3a.XS1_SR_FAST_SHIFT"]], "xs3a.xs1_sr_fast_size (c macro)": [[63, "c.xs3a.XS1_SR_FAST_SIZE"]], "xs3a.xs1_sr_ieble (c macro)": [[63, "c.xs3a.XS1_SR_IEBLE"]], "xs3a.xs1_sr_ieble_mask (c macro)": [[63, "c.xs3a.XS1_SR_IEBLE_MASK"]], "xs3a.xs1_sr_ieble_set (c macro)": [[63, "c.xs3a.XS1_SR_IEBLE_SET"]], "xs3a.xs1_sr_ieble_shift (c macro)": [[63, "c.xs3a.XS1_SR_IEBLE_SHIFT"]], "xs3a.xs1_sr_ieble_size (c macro)": [[63, "c.xs3a.XS1_SR_IEBLE_SIZE"]], "xs3a.xs1_sr_inenb (c macro)": [[63, "c.xs3a.XS1_SR_INENB"]], "xs3a.xs1_sr_inenb_mask (c macro)": [[63, "c.xs3a.XS1_SR_INENB_MASK"]], "xs3a.xs1_sr_inenb_set (c macro)": [[63, "c.xs3a.XS1_SR_INENB_SET"]], "xs3a.xs1_sr_inenb_shift (c macro)": [[63, "c.xs3a.XS1_SR_INENB_SHIFT"]], "xs3a.xs1_sr_inenb_size (c macro)": [[63, "c.xs3a.XS1_SR_INENB_SIZE"]], "xs3a.xs1_sr_inint (c macro)": [[63, "c.xs3a.XS1_SR_ININT"]], "xs3a.xs1_sr_inint_mask (c macro)": [[63, "c.xs3a.XS1_SR_ININT_MASK"]], "xs3a.xs1_sr_inint_set (c macro)": [[63, "c.xs3a.XS1_SR_ININT_SET"]], "xs3a.xs1_sr_inint_shift (c macro)": [[63, "c.xs3a.XS1_SR_ININT_SHIFT"]], "xs3a.xs1_sr_inint_size (c macro)": [[63, "c.xs3a.XS1_SR_ININT_SIZE"]], "xs3a.xs1_sr_ink (c macro)": [[63, "c.xs3a.XS1_SR_INK"]], "xs3a.xs1_sr_ink_mask (c macro)": [[63, "c.xs3a.XS1_SR_INK_MASK"]], "xs3a.xs1_sr_ink_set (c macro)": [[63, "c.xs3a.XS1_SR_INK_SET"]], "xs3a.xs1_sr_ink_shift (c macro)": [[63, "c.xs3a.XS1_SR_INK_SHIFT"]], "xs3a.xs1_sr_ink_size (c macro)": [[63, "c.xs3a.XS1_SR_INK_SIZE"]], "xs3a.xs1_sr_kedi (c macro)": [[63, "c.xs3a.XS1_SR_KEDI"]], "xs3a.xs1_sr_kedi_mask (c macro)": [[63, "c.xs3a.XS1_SR_KEDI_MASK"]], "xs3a.xs1_sr_kedi_set (c macro)": [[63, "c.xs3a.XS1_SR_KEDI_SET"]], "xs3a.xs1_sr_kedi_shift (c macro)": [[63, "c.xs3a.XS1_SR_KEDI_SHIFT"]], "xs3a.xs1_sr_kedi_size (c macro)": [[63, "c.xs3a.XS1_SR_KEDI_SIZE"]], "xs3a.xs1_sr_queue (c macro)": [[63, "c.xs3a.XS1_SR_QUEUE"]], "xs3a.xs1_sr_queue_mask (c macro)": [[63, "c.xs3a.XS1_SR_QUEUE_MASK"]], "xs3a.xs1_sr_queue_set (c macro)": [[63, "c.xs3a.XS1_SR_QUEUE_SET"]], "xs3a.xs1_sr_queue_shift (c macro)": [[63, "c.xs3a.XS1_SR_QUEUE_SHIFT"]], "xs3a.xs1_sr_queue_size (c macro)": [[63, "c.xs3a.XS1_SR_QUEUE_SIZE"]], "xs3a.xs1_sr_sink (c macro)": [[63, "c.xs3a.XS1_SR_SINK"]], "xs3a.xs1_sr_sink_mask (c macro)": [[63, "c.xs3a.XS1_SR_SINK_MASK"]], "xs3a.xs1_sr_sink_set (c macro)": [[63, "c.xs3a.XS1_SR_SINK_SET"]], "xs3a.xs1_sr_sink_shift (c macro)": [[63, "c.xs3a.XS1_SR_SINK_SHIFT"]], "xs3a.xs1_sr_sink_size (c macro)": [[63, "c.xs3a.XS1_SR_SINK_SIZE"]], "xs3a.xs1_sr_waiting (c macro)": [[63, "c.xs3a.XS1_SR_WAITING"]], "xs3a.xs1_sr_waiting_mask (c macro)": [[63, "c.xs3a.XS1_SR_WAITING_MASK"]], "xs3a.xs1_sr_waiting_set (c macro)": [[63, "c.xs3a.XS1_SR_WAITING_SET"]], "xs3a.xs1_sr_waiting_shift (c macro)": [[63, "c.xs3a.XS1_SR_WAITING_SHIFT"]], "xs3a.xs1_sr_waiting_size (c macro)": [[63, "c.xs3a.XS1_SR_WAITING_SIZE"]], "xs3a.xs1_ssctrl_psctrl_core_num (c macro)": [[63, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM"]], "xs3a.xs1_ssctrl_psctrl_core_num_mask (c macro)": [[63, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM_MASK"]], "xs3a.xs1_ssctrl_psctrl_core_num_set (c macro)": [[63, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM_SET"]], "xs3a.xs1_ssctrl_psctrl_core_num_shift (c macro)": [[63, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM_SHIFT"]], "xs3a.xs1_ssctrl_psctrl_core_num_size (c macro)": [[63, "c.xs3a.XS1_SSCTRL_PSCTRL_CORE_NUM_SIZE"]], "xs3a.xs1_sswitch_clk_divider_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_CLK_DIVIDER_NUM"]], "xs3a.xs1_sswitch_ddr_clk_divider_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_DDR_CLK_DIVIDER_NUM"]], "xs3a.xs1_sswitch_device_id0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_DEVICE_ID0_NUM"]], "xs3a.xs1_sswitch_device_id1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_DEVICE_ID1_NUM"]], "xs3a.xs1_sswitch_device_id2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_DEVICE_ID2_NUM"]], "xs3a.xs1_sswitch_device_id3_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_DEVICE_ID3_NUM"]], "xs3a.xs1_sswitch_dimension_direction0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_DIMENSION_DIRECTION0_NUM"]], "xs3a.xs1_sswitch_dimension_direction1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_DIMENSION_DIRECTION1_NUM"]], "xs3a.xs1_sswitch_global_debug_source_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM"]], "xs3a.xs1_sswitch_jtag_device_id_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_JTAG_DEVICE_ID_NUM"]], "xs3a.xs1_sswitch_jtag_usercode_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_JTAG_USERCODE_NUM"]], "xs3a.xs1_sswitch_lpddr_arbitration_mtg_command_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_ARBITRATION_MTG_COMMAND_NUM"]], "xs3a.xs1_sswitch_lpddr_arbitration_timeout_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_ARBITRATION_TIMEOUT_NUM"]], "xs3a.xs1_sswitch_lpddr_dll_control_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_DLL_CONTROL_NUM"]], "xs3a.xs1_sswitch_lpddr_dll_manual_control_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_DLL_MANUAL_CONTROL_NUM"]], "xs3a.xs1_sswitch_lpddr_dll_measurement_status_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_DLL_MEASUREMENT_STATUS_NUM"]], "xs3a.xs1_sswitch_lpddr_dll_phy_calibration_data_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_DLL_PHY_CALIBRATION_DATA_NUM"]], "xs3a.xs1_sswitch_lpddr_emr_opcode_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_EMR_OPCODE_NUM"]], "xs3a.xs1_sswitch_lpddr_iid_0_7_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_IID_0_7_NUM"]], "xs3a.xs1_sswitch_lpddr_iid_8_15_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_IID_8_15_NUM"]], "xs3a.xs1_sswitch_lpddr_iid_enable_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_IID_ENABLE_NUM"]], "xs3a.xs1_sswitch_lpddr_lmr_opcode_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_LMR_OPCODE_NUM"]], "xs3a.xs1_sswitch_lpddr_phy_control_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_PHY_CONTROL_NUM"]], "xs3a.xs1_sswitch_lpddr_protocol_engine_conf_0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_CONF_0_NUM"]], "xs3a.xs1_sswitch_lpddr_protocol_engine_conf_1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_CONF_1_NUM"]], "xs3a.xs1_sswitch_lpddr_protocol_engine_status_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_PROTOCOL_ENGINE_STATUS_NUM"]], "xs3a.xs1_sswitch_lpddr_queue_cont_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_QUEUE_CONT_NUM"]], "xs3a.xs1_sswitch_lpddr_ro_command_queue_priority_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_RO_COMMAND_QUEUE_PRIORITY_NUM"]], "xs3a.xs1_sswitch_lpddr_rw_command_queue_priority_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_LPDDR_RW_COMMAND_QUEUE_PRIORITY_NUM"]], "xs3a.xs1_sswitch_mipi_cfg_clk_divider_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_CFG_CLK_DIVIDER_NUM"]], "xs3a.xs1_sswitch_mipi_clk_divider_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_CLK_DIVIDER_NUM"]], "xs3a.xs1_sswitch_mipi_dphy_cfg0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG0_NUM"]], "xs3a.xs1_sswitch_mipi_dphy_cfg1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG1_NUM"]], "xs3a.xs1_sswitch_mipi_dphy_cfg2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG2_NUM"]], "xs3a.xs1_sswitch_mipi_dphy_cfg3_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG3_NUM"]], "xs3a.xs1_sswitch_mipi_dphy_cfg4_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG4_NUM"]], "xs3a.xs1_sswitch_mipi_dphy_cfg5_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_DPHY_CFG5_NUM"]], "xs3a.xs1_sswitch_mipi_shim_cfg0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_SHIM_CFG0_NUM"]], "xs3a.xs1_sswitch_mipi_shim_status_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_SHIM_STATUS_NUM"]], "xs3a.xs1_sswitch_mipi_status0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_STATUS0_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_0_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_10_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_10_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_11_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_11_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_12_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_12_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_13_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_13_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_14_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_14_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_15_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_15_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_16_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_16_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_17_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_17_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_18_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_18_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_1_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_2_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_3_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_3_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_4_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_4_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_5_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_5_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_6_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_6_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_7_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_7_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_8_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_8_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgi_reg_9_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGI_REG_9_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgo_reg_0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGO_REG_0_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgo_reg_1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGO_REG_1_NUM"]], "xs3a.xs1_sswitch_mipi_xcfgo_reg_2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_MIPI_XCFGO_REG_2_NUM"]], "xs3a.xs1_sswitch_node_config_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_NODE_CONFIG_NUM"]], "xs3a.xs1_sswitch_node_id_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_NODE_ID_NUM"]], "xs3a.xs1_sswitch_padctrl_addr_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_ADDR_NUM"]], "xs3a.xs1_sswitch_padctrl_ba_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_BA_NUM"]], "xs3a.xs1_sswitch_padctrl_cas_n_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_CAS_N_NUM"]], "xs3a.xs1_sswitch_padctrl_cke_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_CKE_NUM"]], "xs3a.xs1_sswitch_padctrl_clk_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_CLK_NUM"]], "xs3a.xs1_sswitch_padctrl_cs_n_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_CS_N_NUM"]], "xs3a.xs1_sswitch_padctrl_dm_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_DM_NUM"]], "xs3a.xs1_sswitch_padctrl_dqs_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_DQS_NUM"]], "xs3a.xs1_sswitch_padctrl_dq_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_DQ_NUM"]], "xs3a.xs1_sswitch_padctrl_ras_n_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_RAS_N_NUM"]], "xs3a.xs1_sswitch_padctrl_we_n_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PADCTRL_WE_N_NUM"]], "xs3a.xs1_sswitch_plink_0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLINK_0_NUM"]], "xs3a.xs1_sswitch_plink_1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLINK_1_NUM"]], "xs3a.xs1_sswitch_plink_2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLINK_2_NUM"]], "xs3a.xs1_sswitch_plink_3_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLINK_3_NUM"]], "xs3a.xs1_sswitch_plink_4_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLINK_4_NUM"]], "xs3a.xs1_sswitch_plink_5_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLINK_5_NUM"]], "xs3a.xs1_sswitch_plink_6_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLINK_6_NUM"]], "xs3a.xs1_sswitch_plink_7_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLINK_7_NUM"]], "xs3a.xs1_sswitch_pll_ctl_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_PLL_CTL_NUM"]], "xs3a.xs1_sswitch_ref_clk_divider_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_REF_CLK_DIVIDER_NUM"]], "xs3a.xs1_sswitch_slink_0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_0_NUM"]], "xs3a.xs1_sswitch_slink_1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_1_NUM"]], "xs3a.xs1_sswitch_slink_2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_2_NUM"]], "xs3a.xs1_sswitch_slink_3_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_3_NUM"]], "xs3a.xs1_sswitch_slink_4_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_4_NUM"]], "xs3a.xs1_sswitch_slink_5_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_5_NUM"]], "xs3a.xs1_sswitch_slink_6_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_6_NUM"]], "xs3a.xs1_sswitch_slink_7_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_7_NUM"]], "xs3a.xs1_sswitch_slink_8_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SLINK_8_NUM"]], "xs3a.xs1_sswitch_ss_app_clk_divider_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SS_APP_CLK_DIVIDER_NUM"]], "xs3a.xs1_sswitch_ss_app_pll_ctl_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SS_APP_PLL_CTL_NUM"]], "xs3a.xs1_sswitch_ss_app_pll_frac_n_divider_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SS_APP_PLL_FRAC_N_DIVIDER_NUM"]], "xs3a.xs1_sswitch_ss_lpddr_controller_config_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_SS_LPDDR_CONTROLLER_CONFIG_NUM"]], "xs3a.xs1_sswitch_usb_phy_cfg0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_PHY_CFG0_NUM"]], "xs3a.xs1_sswitch_usb_phy_cfg1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_PHY_CFG1_NUM"]], "xs3a.xs1_sswitch_usb_phy_cfg2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_PHY_CFG2_NUM"]], "xs3a.xs1_sswitch_usb_phy_cfg3_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_PHY_CFG3_NUM"]], "xs3a.xs1_sswitch_usb_phy_status_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_PHY_STATUS_NUM"]], "xs3a.xs1_sswitch_usb_phy_xcfgo_reg0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_PHY_XCFGO_REG0_NUM"]], "xs3a.xs1_sswitch_usb_shim_cfg_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_SHIM_CFG_NUM"]], "xs3a.xs1_sswitch_usb_shim_status_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_SHIM_STATUS_NUM"]], "xs3a.xs1_sswitch_usb_status_clr_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_STATUS_CLR_NUM"]], "xs3a.xs1_sswitch_usb_xcfgi_reg0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_XCFGI_REG0_NUM"]], "xs3a.xs1_sswitch_usb_xcfgi_reg1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_XCFGI_REG1_NUM"]], "xs3a.xs1_sswitch_usb_xcfgi_reg2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_XCFGI_REG2_NUM"]], "xs3a.xs1_sswitch_usb_xcfg_coarse_tune_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_XCFG_COARSE_TUNE_NUM"]], "xs3a.xs1_sswitch_usb_xcfg_fine_tune_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_XCFG_FINE_TUNE_NUM"]], "xs3a.xs1_sswitch_usb_xcfg_lock_range_max_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_XCFG_LOCK_RANGE_MAX_NUM"]], "xs3a.xs1_sswitch_usb_xcfg_lock_range_min_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_USB_XCFG_LOCK_RANGE_MIN_NUM"]], "xs3a.xs1_sswitch_watchdog_cfg_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_WATCHDOG_CFG_NUM"]], "xs3a.xs1_sswitch_watchdog_count_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_WATCHDOG_COUNT_NUM"]], "xs3a.xs1_sswitch_watchdog_prescaler_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_WATCHDOG_PRESCALER_NUM"]], "xs3a.xs1_sswitch_watchdog_prescaler_wrap_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_WATCHDOG_PRESCALER_WRAP_NUM"]], "xs3a.xs1_sswitch_watchdog_status_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_WATCHDOG_STATUS_NUM"]], "xs3a.xs1_sswitch_xcore0_global_debug_config_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM"]], "xs3a.xs1_sswitch_xcore1_global_debug_config_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XCORE1_GLOBAL_DEBUG_CONFIG_NUM"]], "xs3a.xs1_sswitch_xlink_0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_0_NUM"]], "xs3a.xs1_sswitch_xlink_1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_1_NUM"]], "xs3a.xs1_sswitch_xlink_2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_2_NUM"]], "xs3a.xs1_sswitch_xlink_3_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_3_NUM"]], "xs3a.xs1_sswitch_xlink_4_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_4_NUM"]], "xs3a.xs1_sswitch_xlink_5_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_5_NUM"]], "xs3a.xs1_sswitch_xlink_6_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_6_NUM"]], "xs3a.xs1_sswitch_xlink_7_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_7_NUM"]], "xs3a.xs1_sswitch_xlink_8_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XLINK_8_NUM"]], "xs3a.xs1_sswitch_xstatic_0_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XSTATIC_0_NUM"]], "xs3a.xs1_sswitch_xstatic_1_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XSTATIC_1_NUM"]], "xs3a.xs1_sswitch_xstatic_2_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XSTATIC_2_NUM"]], "xs3a.xs1_sswitch_xstatic_3_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XSTATIC_3_NUM"]], "xs3a.xs1_sswitch_xstatic_4_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XSTATIC_4_NUM"]], "xs3a.xs1_sswitch_xstatic_5_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XSTATIC_5_NUM"]], "xs3a.xs1_sswitch_xstatic_6_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XSTATIC_6_NUM"]], "xs3a.xs1_sswitch_xstatic_7_num (c macro)": [[63, "c.xs3a.XS1_SSWITCH_XSTATIC_7_NUM"]], "xs3a.xs1_ss_app_clk_div (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV"]], "xs3a.xs1_ss_app_clk_div_disable (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE"]], "xs3a.xs1_ss_app_clk_div_disable_mask (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE_MASK"]], "xs3a.xs1_ss_app_clk_div_disable_set (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE_SET"]], "xs3a.xs1_ss_app_clk_div_disable_shift (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE_SHIFT"]], "xs3a.xs1_ss_app_clk_div_disable_size (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_DISABLE_SIZE"]], "xs3a.xs1_ss_app_clk_div_mask (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_MASK"]], "xs3a.xs1_ss_app_clk_div_set (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_SET"]], "xs3a.xs1_ss_app_clk_div_shift (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_SHIFT"]], "xs3a.xs1_ss_app_clk_div_size (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_DIV_SIZE"]], "xs3a.xs1_ss_app_clk_from_app_pll (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL"]], "xs3a.xs1_ss_app_clk_from_app_pll_mask (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL_MASK"]], "xs3a.xs1_ss_app_clk_from_app_pll_set (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL_SET"]], "xs3a.xs1_ss_app_clk_from_app_pll_shift (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL_SHIFT"]], "xs3a.xs1_ss_app_clk_from_app_pll_size (c macro)": [[63, "c.xs3a.XS1_SS_APP_CLK_FROM_APP_PLL_SIZE"]], "xs3a.xs1_ss_app_pll_bypass (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_BYPASS"]], "xs3a.xs1_ss_app_pll_bypass_mask (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_BYPASS_MASK"]], "xs3a.xs1_ss_app_pll_bypass_set (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_BYPASS_SET"]], "xs3a.xs1_ss_app_pll_bypass_shift (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_BYPASS_SHIFT"]], "xs3a.xs1_ss_app_pll_bypass_size (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_BYPASS_SIZE"]], "xs3a.xs1_ss_app_pll_enable (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_ENABLE"]], "xs3a.xs1_ss_app_pll_enable_mask (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_ENABLE_MASK"]], "xs3a.xs1_ss_app_pll_enable_set (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_ENABLE_SET"]], "xs3a.xs1_ss_app_pll_enable_shift (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_ENABLE_SHIFT"]], "xs3a.xs1_ss_app_pll_enable_size (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_ENABLE_SIZE"]], "xs3a.xs1_ss_app_pll_input_from_sys_pll (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL"]], "xs3a.xs1_ss_app_pll_input_from_sys_pll_mask (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_MASK"]], "xs3a.xs1_ss_app_pll_input_from_sys_pll_set (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SET"]], "xs3a.xs1_ss_app_pll_input_from_sys_pll_shift (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SHIFT"]], "xs3a.xs1_ss_app_pll_input_from_sys_pll_size (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_INPUT_FROM_SYS_PLL_SIZE"]], "xs3a.xs1_ss_app_pll_sel_out_ddr (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR"]], "xs3a.xs1_ss_app_pll_sel_out_ddr_mask (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR_MASK"]], "xs3a.xs1_ss_app_pll_sel_out_ddr_set (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR_SET"]], "xs3a.xs1_ss_app_pll_sel_out_ddr_shift (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR_SHIFT"]], "xs3a.xs1_ss_app_pll_sel_out_ddr_size (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_SEL_OUT_DDR_SIZE"]], "xs3a.xs1_ss_app_pll_to_ddr (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_TO_DDR"]], "xs3a.xs1_ss_app_pll_to_ddr_mask (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_TO_DDR_MASK"]], "xs3a.xs1_ss_app_pll_to_ddr_set (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_TO_DDR_SET"]], "xs3a.xs1_ss_app_pll_to_ddr_shift (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_TO_DDR_SHIFT"]], "xs3a.xs1_ss_app_pll_to_ddr_size (c macro)": [[63, "c.xs3a.XS1_SS_APP_PLL_TO_DDR_SIZE"]], "xs3a.xs1_ss_clk_divider_clk_div (c macro)": [[63, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV"]], "xs3a.xs1_ss_clk_divider_clk_div_mask (c macro)": [[63, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV_MASK"]], "xs3a.xs1_ss_clk_divider_clk_div_set (c macro)": [[63, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV_SET"]], "xs3a.xs1_ss_clk_divider_clk_div_shift (c macro)": [[63, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV_SHIFT"]], "xs3a.xs1_ss_clk_divider_clk_div_size (c macro)": [[63, "c.xs3a.XS1_SS_CLK_DIVIDER_CLK_DIV_SIZE"]], "xs3a.xs1_ss_ddr_clk_div (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV"]], "xs3a.xs1_ss_ddr_clk_div_disable (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE"]], "xs3a.xs1_ss_ddr_clk_div_disable_mask (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE_MASK"]], "xs3a.xs1_ss_ddr_clk_div_disable_set (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE_SET"]], "xs3a.xs1_ss_ddr_clk_div_disable_shift (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE_SHIFT"]], "xs3a.xs1_ss_ddr_clk_div_disable_size (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_DISABLE_SIZE"]], "xs3a.xs1_ss_ddr_clk_div_mask (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_MASK"]], "xs3a.xs1_ss_ddr_clk_div_set (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_SET"]], "xs3a.xs1_ss_ddr_clk_div_shift (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_SHIFT"]], "xs3a.xs1_ss_ddr_clk_div_size (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_DIV_SIZE"]], "xs3a.xs1_ss_ddr_clk_from_app_pll (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL"]], "xs3a.xs1_ss_ddr_clk_from_app_pll_mask (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL_MASK"]], "xs3a.xs1_ss_ddr_clk_from_app_pll_set (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL_SET"]], "xs3a.xs1_ss_ddr_clk_from_app_pll_shift (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL_SHIFT"]], "xs3a.xs1_ss_ddr_clk_from_app_pll_size (c macro)": [[63, "c.xs3a.XS1_SS_DDR_CLK_FROM_APP_PLL_SIZE"]], "xs3a.xs1_ss_device_id0_boot_ctrl (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL"]], "xs3a.xs1_ss_device_id0_boot_ctrl_mask (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL_MASK"]], "xs3a.xs1_ss_device_id0_boot_ctrl_set (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SET"]], "xs3a.xs1_ss_device_id0_boot_ctrl_shift (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SHIFT"]], "xs3a.xs1_ss_device_id0_boot_ctrl_size (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_BOOT_CTRL_SIZE"]], "xs3a.xs1_ss_device_id0_revision (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION"]], "xs3a.xs1_ss_device_id0_revision_mask (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION_MASK"]], "xs3a.xs1_ss_device_id0_revision_set (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION_SET"]], "xs3a.xs1_ss_device_id0_revision_shift (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION_SHIFT"]], "xs3a.xs1_ss_device_id0_revision_size (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_REVISION_SIZE"]], "xs3a.xs1_ss_device_id0_version (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION"]], "xs3a.xs1_ss_device_id0_version_mask (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION_MASK"]], "xs3a.xs1_ss_device_id0_version_set (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION_SET"]], "xs3a.xs1_ss_device_id0_version_shift (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION_SHIFT"]], "xs3a.xs1_ss_device_id0_version_size (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID0_VERSION_SIZE"]], "xs3a.xs1_ss_device_id1_num_plinks_per_proc (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC"]], "xs3a.xs1_ss_device_id1_num_plinks_per_proc_mask (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK"]], "xs3a.xs1_ss_device_id1_num_plinks_per_proc_set (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET"]], "xs3a.xs1_ss_device_id1_num_plinks_per_proc_shift (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT"]], "xs3a.xs1_ss_device_id1_num_plinks_per_proc_size (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE"]], "xs3a.xs1_ss_device_id1_num_processors (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS"]], "xs3a.xs1_ss_device_id1_num_processors_mask (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_MASK"]], "xs3a.xs1_ss_device_id1_num_processors_set (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SET"]], "xs3a.xs1_ss_device_id1_num_processors_shift (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT"]], "xs3a.xs1_ss_device_id1_num_processors_size (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE"]], "xs3a.xs1_ss_device_id1_num_slinks (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS"]], "xs3a.xs1_ss_device_id1_num_slinks_mask (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS_MASK"]], "xs3a.xs1_ss_device_id1_num_slinks_set (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SET"]], "xs3a.xs1_ss_device_id1_num_slinks_shift (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SHIFT"]], "xs3a.xs1_ss_device_id1_num_slinks_size (c macro)": [[63, "c.xs3a.XS1_SS_DEVICE_ID1_NUM_SLINKS_SIZE"]], "xs3a.xs1_ss_frac_n_enable (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_ENABLE"]], "xs3a.xs1_ss_frac_n_enable_mask (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_ENABLE_MASK"]], "xs3a.xs1_ss_frac_n_enable_set (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_ENABLE_SET"]], "xs3a.xs1_ss_frac_n_enable_shift (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_ENABLE_SHIFT"]], "xs3a.xs1_ss_frac_n_enable_size (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_ENABLE_SIZE"]], "xs3a.xs1_ss_frac_n_f_high_cyc_cnt (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT"]], "xs3a.xs1_ss_frac_n_f_high_cyc_cnt_mask (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT_MASK"]], "xs3a.xs1_ss_frac_n_f_high_cyc_cnt_set (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SET"]], "xs3a.xs1_ss_frac_n_f_high_cyc_cnt_shift (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SHIFT"]], "xs3a.xs1_ss_frac_n_f_high_cyc_cnt_size (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_F_HIGH_CYC_CNT_SIZE"]], "xs3a.xs1_ss_frac_n_period_cyc_cnt (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT"]], "xs3a.xs1_ss_frac_n_period_cyc_cnt_mask (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT_MASK"]], "xs3a.xs1_ss_frac_n_period_cyc_cnt_set (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT_SET"]], "xs3a.xs1_ss_frac_n_period_cyc_cnt_shift (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT_SHIFT"]], "xs3a.xs1_ss_frac_n_period_cyc_cnt_size (c macro)": [[63, "c.xs3a.XS1_SS_FRAC_N_PERIOD_CYC_CNT_SIZE"]], "xs3a.xs1_ss_jtag_device_id_const_val (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL"]], "xs3a.xs1_ss_jtag_device_id_const_val_mask (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_MASK"]], "xs3a.xs1_ss_jtag_device_id_const_val_set (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SET"]], "xs3a.xs1_ss_jtag_device_id_const_val_shift (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SHIFT"]], "xs3a.xs1_ss_jtag_device_id_const_val_size (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_CONST_VAL_SIZE"]], "xs3a.xs1_ss_jtag_device_id_manu_id (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID"]], "xs3a.xs1_ss_jtag_device_id_manu_id_mask (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_MASK"]], "xs3a.xs1_ss_jtag_device_id_manu_id_set (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SET"]], "xs3a.xs1_ss_jtag_device_id_manu_id_shift (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SHIFT"]], "xs3a.xs1_ss_jtag_device_id_manu_id_size (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_MANU_ID_SIZE"]], "xs3a.xs1_ss_jtag_device_id_part_num (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM"]], "xs3a.xs1_ss_jtag_device_id_part_num_mask (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_MASK"]], "xs3a.xs1_ss_jtag_device_id_part_num_set (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SET"]], "xs3a.xs1_ss_jtag_device_id_part_num_shift (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SHIFT"]], "xs3a.xs1_ss_jtag_device_id_part_num_size (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_PART_NUM_SIZE"]], "xs3a.xs1_ss_jtag_device_id_version (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION"]], "xs3a.xs1_ss_jtag_device_id_version_mask (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION_MASK"]], "xs3a.xs1_ss_jtag_device_id_version_set (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION_SET"]], "xs3a.xs1_ss_jtag_device_id_version_shift (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION_SHIFT"]], "xs3a.xs1_ss_jtag_device_id_version_size (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_DEVICE_ID_VERSION_SIZE"]], "xs3a.xs1_ss_jtag_usercode_maskid (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID"]], "xs3a.xs1_ss_jtag_usercode_maskid_mask (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID_MASK"]], "xs3a.xs1_ss_jtag_usercode_maskid_set (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID_SET"]], "xs3a.xs1_ss_jtag_usercode_maskid_shift (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID_SHIFT"]], "xs3a.xs1_ss_jtag_usercode_maskid_size (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_MASKID_SIZE"]], "xs3a.xs1_ss_jtag_usercode_otp (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP"]], "xs3a.xs1_ss_jtag_usercode_otp_mask (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP_MASK"]], "xs3a.xs1_ss_jtag_usercode_otp_set (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP_SET"]], "xs3a.xs1_ss_jtag_usercode_otp_shift (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP_SHIFT"]], "xs3a.xs1_ss_jtag_usercode_otp_size (c macro)": [[63, "c.xs3a.XS1_SS_JTAG_USERCODE_OTP_SIZE"]], "xs3a.xs1_ss_lpddr_enable (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_ENABLE"]], "xs3a.xs1_ss_lpddr_enable_mask (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_ENABLE_MASK"]], "xs3a.xs1_ss_lpddr_enable_set (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_ENABLE_SET"]], "xs3a.xs1_ss_lpddr_enable_shift (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_ENABLE_SHIFT"]], "xs3a.xs1_ss_lpddr_enable_size (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_ENABLE_SIZE"]], "xs3a.xs1_ss_lpddr_muxto_core1 (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1"]], "xs3a.xs1_ss_lpddr_muxto_core1_mask (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1_MASK"]], "xs3a.xs1_ss_lpddr_muxto_core1_set (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1_SET"]], "xs3a.xs1_ss_lpddr_muxto_core1_shift (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1_SHIFT"]], "xs3a.xs1_ss_lpddr_muxto_core1_size (c macro)": [[63, "c.xs3a.XS1_SS_LPDDR_MUXTO_CORE1_SIZE"]], "xs3a.xs1_ss_mipi_cfg_clk_div (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV"]], "xs3a.xs1_ss_mipi_cfg_clk_div_disable (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE"]], "xs3a.xs1_ss_mipi_cfg_clk_div_disable_mask (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_MASK"]], "xs3a.xs1_ss_mipi_cfg_clk_div_disable_set (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SET"]], "xs3a.xs1_ss_mipi_cfg_clk_div_disable_shift (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SHIFT"]], "xs3a.xs1_ss_mipi_cfg_clk_div_disable_size (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_DISABLE_SIZE"]], "xs3a.xs1_ss_mipi_cfg_clk_div_mask (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_MASK"]], "xs3a.xs1_ss_mipi_cfg_clk_div_set (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_SET"]], "xs3a.xs1_ss_mipi_cfg_clk_div_shift (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_SHIFT"]], "xs3a.xs1_ss_mipi_cfg_clk_div_size (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_DIV_SIZE"]], "xs3a.xs1_ss_mipi_cfg_clk_from_app_pll (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL"]], "xs3a.xs1_ss_mipi_cfg_clk_from_app_pll_mask (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_MASK"]], "xs3a.xs1_ss_mipi_cfg_clk_from_app_pll_set (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SET"]], "xs3a.xs1_ss_mipi_cfg_clk_from_app_pll_shift (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SHIFT"]], "xs3a.xs1_ss_mipi_cfg_clk_from_app_pll_size (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CFG_CLK_FROM_APP_PLL_SIZE"]], "xs3a.xs1_ss_mipi_clk_from_app_pll (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL"]], "xs3a.xs1_ss_mipi_clk_from_app_pll_mask (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL_MASK"]], "xs3a.xs1_ss_mipi_clk_from_app_pll_set (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL_SET"]], "xs3a.xs1_ss_mipi_clk_from_app_pll_shift (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL_SHIFT"]], "xs3a.xs1_ss_mipi_clk_from_app_pll_size (c macro)": [[63, "c.xs3a.XS1_SS_MIPI_CLK_FROM_APP_PLL_SIZE"]], "xs3a.xs1_ss_node_config_disable_pll_ctl_reg (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG"]], "xs3a.xs1_ss_node_config_disable_pll_ctl_reg_mask (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK"]], "xs3a.xs1_ss_node_config_disable_pll_ctl_reg_set (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET"]], "xs3a.xs1_ss_node_config_disable_pll_ctl_reg_shift (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT"]], "xs3a.xs1_ss_node_config_disable_pll_ctl_reg_size (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE"]], "xs3a.xs1_ss_node_config_disable_ssctl_update (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE"]], "xs3a.xs1_ss_node_config_disable_ssctl_update_mask (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK"]], "xs3a.xs1_ss_node_config_disable_ssctl_update_set (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET"]], "xs3a.xs1_ss_node_config_disable_ssctl_update_shift (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT"]], "xs3a.xs1_ss_node_config_disable_ssctl_update_size (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE"]], "xs3a.xs1_ss_node_config_headers (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS"]], "xs3a.xs1_ss_node_config_headers_mask (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS_MASK"]], "xs3a.xs1_ss_node_config_headers_set (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS_SET"]], "xs3a.xs1_ss_node_config_headers_shift (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS_SHIFT"]], "xs3a.xs1_ss_node_config_headers_size (c macro)": [[63, "c.xs3a.XS1_SS_NODE_CONFIG_HEADERS_SIZE"]], "xs3a.xs1_ss_node_id_id (c macro)": [[63, "c.xs3a.XS1_SS_NODE_ID_ID"]], "xs3a.xs1_ss_node_id_id_mask (c macro)": [[63, "c.xs3a.XS1_SS_NODE_ID_ID_MASK"]], "xs3a.xs1_ss_node_id_id_set (c macro)": [[63, "c.xs3a.XS1_SS_NODE_ID_ID_SET"]], "xs3a.xs1_ss_node_id_id_shift (c macro)": [[63, "c.xs3a.XS1_SS_NODE_ID_ID_SHIFT"]], "xs3a.xs1_ss_node_id_id_size (c macro)": [[63, "c.xs3a.XS1_SS_NODE_ID_ID_SIZE"]], "xs3a.xs1_ss_pll_ctl_disable (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_DISABLE"]], "xs3a.xs1_ss_pll_ctl_disable_mask (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_DISABLE_MASK"]], "xs3a.xs1_ss_pll_ctl_disable_set (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_DISABLE_SET"]], "xs3a.xs1_ss_pll_ctl_disable_shift (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_DISABLE_SHIFT"]], "xs3a.xs1_ss_pll_ctl_disable_size (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_DISABLE_SIZE"]], "xs3a.xs1_ss_pll_ctl_feedback_mul (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL"]], "xs3a.xs1_ss_pll_ctl_feedback_mul_mask (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL_MASK"]], "xs3a.xs1_ss_pll_ctl_feedback_mul_set (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SET"]], "xs3a.xs1_ss_pll_ctl_feedback_mul_shift (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SHIFT"]], "xs3a.xs1_ss_pll_ctl_feedback_mul_size (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_FEEDBACK_MUL_SIZE"]], "xs3a.xs1_ss_pll_ctl_input_divisor (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR"]], "xs3a.xs1_ss_pll_ctl_input_divisor_mask (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR_MASK"]], "xs3a.xs1_ss_pll_ctl_input_divisor_set (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SET"]], "xs3a.xs1_ss_pll_ctl_input_divisor_shift (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SHIFT"]], "xs3a.xs1_ss_pll_ctl_input_divisor_size (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_INPUT_DIVISOR_SIZE"]], "xs3a.xs1_ss_pll_ctl_nlock (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NLOCK"]], "xs3a.xs1_ss_pll_ctl_nlock_mask (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NLOCK_MASK"]], "xs3a.xs1_ss_pll_ctl_nlock_set (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NLOCK_SET"]], "xs3a.xs1_ss_pll_ctl_nlock_shift (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NLOCK_SHIFT"]], "xs3a.xs1_ss_pll_ctl_nlock_size (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NLOCK_SIZE"]], "xs3a.xs1_ss_pll_ctl_nreset (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NRESET"]], "xs3a.xs1_ss_pll_ctl_nreset_mask (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NRESET_MASK"]], "xs3a.xs1_ss_pll_ctl_nreset_set (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NRESET_SET"]], "xs3a.xs1_ss_pll_ctl_nreset_shift (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NRESET_SHIFT"]], "xs3a.xs1_ss_pll_ctl_nreset_size (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_NRESET_SIZE"]], "xs3a.xs1_ss_pll_ctl_post_divisor (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR"]], "xs3a.xs1_ss_pll_ctl_post_divisor_mask (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR_MASK"]], "xs3a.xs1_ss_pll_ctl_post_divisor_set (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR_SET"]], "xs3a.xs1_ss_pll_ctl_post_divisor_shift (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR_SHIFT"]], "xs3a.xs1_ss_pll_ctl_post_divisor_size (c macro)": [[63, "c.xs3a.XS1_SS_PLL_CTL_POST_DIVISOR_SIZE"]], "xs3a.xs1_ss_sswitch_mipi_clk_div (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_disable (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_disable_mask (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_MASK"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_disable_set (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SET"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_disable_shift (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SHIFT"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_disable_size (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_DISABLE_SIZE"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_mask (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_MASK"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_set (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_SET"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_shift (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_SHIFT"]], "xs3a.xs1_ss_sswitch_mipi_clk_div_size (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_MIPI_CLK_DIV_SIZE"]], "xs3a.xs1_ss_sswitch_ref_clk_div (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV"]], "xs3a.xs1_ss_sswitch_ref_clk_div_mask (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV_MASK"]], "xs3a.xs1_ss_sswitch_ref_clk_div_set (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV_SET"]], "xs3a.xs1_ss_sswitch_ref_clk_div_shift (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV_SHIFT"]], "xs3a.xs1_ss_sswitch_ref_clk_div_size (c macro)": [[63, "c.xs3a.XS1_SS_SSWITCH_REF_CLK_DIV_SIZE"]], "xs3a.xs1_ss_test_mode_boot_jtag (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG"]], "xs3a.xs1_ss_test_mode_boot_jtag_mask (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG_MASK"]], "xs3a.xs1_ss_test_mode_boot_jtag_set (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG_SET"]], "xs3a.xs1_ss_test_mode_boot_jtag_shift (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG_SHIFT"]], "xs3a.xs1_ss_test_mode_boot_jtag_size (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_JTAG_SIZE"]], "xs3a.xs1_ss_test_mode_boot_ram (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM"]], "xs3a.xs1_ss_test_mode_boot_ram_mask (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM_MASK"]], "xs3a.xs1_ss_test_mode_boot_ram_set (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM_SET"]], "xs3a.xs1_ss_test_mode_boot_ram_shift (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM_SHIFT"]], "xs3a.xs1_ss_test_mode_boot_ram_size (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_BOOT_RAM_SIZE"]], "xs3a.xs1_ss_test_mode_pll_bypass (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS"]], "xs3a.xs1_ss_test_mode_pll_bypass_mask (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS_MASK"]], "xs3a.xs1_ss_test_mode_pll_bypass_set (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS_SET"]], "xs3a.xs1_ss_test_mode_pll_bypass_shift (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS_SHIFT"]], "xs3a.xs1_ss_test_mode_pll_bypass_size (c macro)": [[63, "c.xs3a.XS1_SS_TEST_MODE_PLL_BYPASS_SIZE"]], "xs3a.xs1_stack_offset_et (c macro)": [[63, "c.xs3a.XS1_STACK_OFFSET_ET"]], "xs3a.xs1_stack_offset_sed (c macro)": [[63, "c.xs3a.XS1_STACK_OFFSET_SED"]], "xs3a.xs1_stack_offset_spc (c macro)": [[63, "c.xs3a.XS1_STACK_OFFSET_SPC"]], "xs3a.xs1_stack_offset_ssr (c macro)": [[63, "c.xs3a.XS1_STACK_OFFSET_SSR"]], "xs3a.xs1_swmem_addr_width (c macro)": [[63, "c.xs3a.XS1_SWMEM_ADDR_WIDTH"]], "xs3a.xs1_swmem_base (c macro)": [[63, "c.xs3a.XS1_SWMEM_BASE"]], "xs3a.xs1_swmem_ctrl0_cond (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_COND"]], "xs3a.xs1_swmem_ctrl0_cond_mask (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_COND_MASK"]], "xs3a.xs1_swmem_ctrl0_cond_set (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_COND_SET"]], "xs3a.xs1_swmem_ctrl0_cond_shift (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_COND_SHIFT"]], "xs3a.xs1_swmem_ctrl0_cond_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_COND_SIZE"]], "xs3a.xs1_swmem_ctrl0_ev_valid (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID"]], "xs3a.xs1_swmem_ctrl0_ev_valid_mask (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID_MASK"]], "xs3a.xs1_swmem_ctrl0_ev_valid_set (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID_SET"]], "xs3a.xs1_swmem_ctrl0_ev_valid_shift (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID_SHIFT"]], "xs3a.xs1_swmem_ctrl0_ev_valid_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_EV_VALID_SIZE"]], "xs3a.xs1_swmem_ctrl0_ie_enabled (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED"]], "xs3a.xs1_swmem_ctrl0_ie_enabled_mask (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED_MASK"]], "xs3a.xs1_swmem_ctrl0_ie_enabled_set (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED_SET"]], "xs3a.xs1_swmem_ctrl0_ie_enabled_shift (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED_SHIFT"]], "xs3a.xs1_swmem_ctrl0_ie_enabled_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_ENABLED_SIZE"]], "xs3a.xs1_swmem_ctrl0_ie_mode (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE"]], "xs3a.xs1_swmem_ctrl0_ie_mode_mask (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE_MASK"]], "xs3a.xs1_swmem_ctrl0_ie_mode_set (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE_SET"]], "xs3a.xs1_swmem_ctrl0_ie_mode_shift (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE_SHIFT"]], "xs3a.xs1_swmem_ctrl0_ie_mode_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_IE_MODE_SIZE"]], "xs3a.xs1_swmem_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_INUSE"]], "xs3a.xs1_swmem_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_INUSE_MASK"]], "xs3a.xs1_swmem_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_INUSE_SET"]], "xs3a.xs1_swmem_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_swmem_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_INUSE_SIZE"]], "xs3a.xs1_swmem_ctrl0_ready (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_READY"]], "xs3a.xs1_swmem_ctrl0_ready_mask (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_READY_MASK"]], "xs3a.xs1_swmem_ctrl0_ready_set (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_READY_SET"]], "xs3a.xs1_swmem_ctrl0_ready_shift (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_READY_SHIFT"]], "xs3a.xs1_swmem_ctrl0_ready_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_READY_SIZE"]], "xs3a.xs1_swmem_ctrl0_t_num (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM"]], "xs3a.xs1_swmem_ctrl0_t_num_mask (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM_MASK"]], "xs3a.xs1_swmem_ctrl0_t_num_set (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM_SET"]], "xs3a.xs1_swmem_ctrl0_t_num_shift (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM_SHIFT"]], "xs3a.xs1_swmem_ctrl0_t_num_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_NUM_SIZE"]], "xs3a.xs1_swmem_ctrl0_t_waiting (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING"]], "xs3a.xs1_swmem_ctrl0_t_waiting_mask (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING_MASK"]], "xs3a.xs1_swmem_ctrl0_t_waiting_set (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING_SET"]], "xs3a.xs1_swmem_ctrl0_t_waiting_shift (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING_SHIFT"]], "xs3a.xs1_swmem_ctrl0_t_waiting_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_CTRL0_T_WAITING_SIZE"]], "xs3a.xs1_swmem_evict (c macro)": [[63, "c.xs3a.XS1_SWMEM_EVICT"]], "xs3a.xs1_swmem_fill (c macro)": [[63, "c.xs3a.XS1_SWMEM_FILL"]], "xs3a.xs1_swmem_size (c macro)": [[63, "c.xs3a.XS1_SWMEM_SIZE"]], "xs3a.xs1_sync_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_INUSE"]], "xs3a.xs1_sync_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_INUSE_MASK"]], "xs3a.xs1_sync_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_INUSE_SET"]], "xs3a.xs1_sync_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_sync_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_INUSE_SIZE"]], "xs3a.xs1_sync_ctrl0_join (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_JOIN"]], "xs3a.xs1_sync_ctrl0_join_mask (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_JOIN_MASK"]], "xs3a.xs1_sync_ctrl0_join_set (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_JOIN_SET"]], "xs3a.xs1_sync_ctrl0_join_shift (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_JOIN_SHIFT"]], "xs3a.xs1_sync_ctrl0_join_size (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_JOIN_SIZE"]], "xs3a.xs1_sync_ctrl0_master (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MASTER"]], "xs3a.xs1_sync_ctrl0_master_mask (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MASTER_MASK"]], "xs3a.xs1_sync_ctrl0_master_set (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MASTER_SET"]], "xs3a.xs1_sync_ctrl0_master_shift (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MASTER_SHIFT"]], "xs3a.xs1_sync_ctrl0_master_size (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MASTER_SIZE"]], "xs3a.xs1_sync_ctrl0_msynced (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED"]], "xs3a.xs1_sync_ctrl0_msynced_mask (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED_MASK"]], "xs3a.xs1_sync_ctrl0_msynced_set (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED_SET"]], "xs3a.xs1_sync_ctrl0_msynced_shift (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED_SHIFT"]], "xs3a.xs1_sync_ctrl0_msynced_size (c macro)": [[63, "c.xs3a.XS1_SYNC_CTRL0_MSYNCED_SIZE"]], "xs3a.xs1_sync_tbv0_slaves (c macro)": [[63, "c.xs3a.XS1_SYNC_TBV0_SLAVES"]], "xs3a.xs1_sync_tbv0_slaves_mask (c macro)": [[63, "c.xs3a.XS1_SYNC_TBV0_SLAVES_MASK"]], "xs3a.xs1_sync_tbv0_slaves_set (c macro)": [[63, "c.xs3a.XS1_SYNC_TBV0_SLAVES_SET"]], "xs3a.xs1_sync_tbv0_slaves_shift (c macro)": [[63, "c.xs3a.XS1_SYNC_TBV0_SLAVES_SHIFT"]], "xs3a.xs1_sync_tbv0_slaves_size (c macro)": [[63, "c.xs3a.XS1_SYNC_TBV0_SLAVES_SIZE"]], "xs3a.xs1_thread_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_INUSE"]], "xs3a.xs1_thread_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_INUSE_MASK"]], "xs3a.xs1_thread_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_INUSE_SET"]], "xs3a.xs1_thread_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_thread_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_INUSE_SIZE"]], "xs3a.xs1_thread_ctrl0_master (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MASTER"]], "xs3a.xs1_thread_ctrl0_master_mask (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MASTER_MASK"]], "xs3a.xs1_thread_ctrl0_master_set (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MASTER_SET"]], "xs3a.xs1_thread_ctrl0_master_shift (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MASTER_SHIFT"]], "xs3a.xs1_thread_ctrl0_master_size (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MASTER_SIZE"]], "xs3a.xs1_thread_ctrl0_msync (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MSYNC"]], "xs3a.xs1_thread_ctrl0_msync_mask (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MSYNC_MASK"]], "xs3a.xs1_thread_ctrl0_msync_set (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MSYNC_SET"]], "xs3a.xs1_thread_ctrl0_msync_shift (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MSYNC_SHIFT"]], "xs3a.xs1_thread_ctrl0_msync_size (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_MSYNC_SIZE"]], "xs3a.xs1_thread_ctrl0_ssync (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_SSYNC"]], "xs3a.xs1_thread_ctrl0_ssync_mask (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_SSYNC_MASK"]], "xs3a.xs1_thread_ctrl0_ssync_set (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_SSYNC_SET"]], "xs3a.xs1_thread_ctrl0_ssync_shift (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_SSYNC_SHIFT"]], "xs3a.xs1_thread_ctrl0_ssync_size (c macro)": [[63, "c.xs3a.XS1_THREAD_CTRL0_SSYNC_SIZE"]], "xs3a.xs1_thread_mask (c macro)": [[63, "c.xs3a.XS1_THREAD_MASK"]], "xs3a.xs1_thread_mask_mask (c macro)": [[63, "c.xs3a.XS1_THREAD_MASK_MASK"]], "xs3a.xs1_thread_mask_set (c macro)": [[63, "c.xs3a.XS1_THREAD_MASK_SET"]], "xs3a.xs1_thread_mask_shift (c macro)": [[63, "c.xs3a.XS1_THREAD_MASK_SHIFT"]], "xs3a.xs1_thread_mask_size (c macro)": [[63, "c.xs3a.XS1_THREAD_MASK_SIZE"]], "xs3a.xs1_timer_ctrl0_cond (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_COND"]], "xs3a.xs1_timer_ctrl0_cond_mask (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_COND_MASK"]], "xs3a.xs1_timer_ctrl0_cond_set (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_COND_SET"]], "xs3a.xs1_timer_ctrl0_cond_shift (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_COND_SHIFT"]], "xs3a.xs1_timer_ctrl0_cond_size (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_COND_SIZE"]], "xs3a.xs1_timer_ctrl0_ev_valid (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID"]], "xs3a.xs1_timer_ctrl0_ev_valid_mask (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID_MASK"]], "xs3a.xs1_timer_ctrl0_ev_valid_set (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID_SET"]], "xs3a.xs1_timer_ctrl0_ev_valid_shift (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID_SHIFT"]], "xs3a.xs1_timer_ctrl0_ev_valid_size (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_EV_VALID_SIZE"]], "xs3a.xs1_timer_ctrl0_ie_enabled (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED"]], "xs3a.xs1_timer_ctrl0_ie_enabled_mask (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED_MASK"]], "xs3a.xs1_timer_ctrl0_ie_enabled_set (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED_SET"]], "xs3a.xs1_timer_ctrl0_ie_enabled_shift (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED_SHIFT"]], "xs3a.xs1_timer_ctrl0_ie_enabled_size (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_ENABLED_SIZE"]], "xs3a.xs1_timer_ctrl0_ie_mode (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE"]], "xs3a.xs1_timer_ctrl0_ie_mode_mask (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE_MASK"]], "xs3a.xs1_timer_ctrl0_ie_mode_set (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE_SET"]], "xs3a.xs1_timer_ctrl0_ie_mode_shift (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE_SHIFT"]], "xs3a.xs1_timer_ctrl0_ie_mode_size (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_IE_MODE_SIZE"]], "xs3a.xs1_timer_ctrl0_inuse (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_INUSE"]], "xs3a.xs1_timer_ctrl0_inuse_mask (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_INUSE_MASK"]], "xs3a.xs1_timer_ctrl0_inuse_set (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_INUSE_SET"]], "xs3a.xs1_timer_ctrl0_inuse_shift (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_INUSE_SHIFT"]], "xs3a.xs1_timer_ctrl0_inuse_size (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_INUSE_SIZE"]], "xs3a.xs1_timer_ctrl0_ready (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_READY"]], "xs3a.xs1_timer_ctrl0_ready_mask (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_READY_MASK"]], "xs3a.xs1_timer_ctrl0_ready_set (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_READY_SET"]], "xs3a.xs1_timer_ctrl0_ready_shift (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_READY_SHIFT"]], "xs3a.xs1_timer_ctrl0_ready_size (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_READY_SIZE"]], "xs3a.xs1_timer_ctrl0_t_num (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_NUM"]], "xs3a.xs1_timer_ctrl0_t_num_mask (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_NUM_MASK"]], "xs3a.xs1_timer_ctrl0_t_num_set (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_NUM_SET"]], "xs3a.xs1_timer_ctrl0_t_num_shift (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_NUM_SHIFT"]], "xs3a.xs1_timer_ctrl0_t_num_size (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_NUM_SIZE"]], "xs3a.xs1_timer_ctrl0_t_waiting (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING"]], "xs3a.xs1_timer_ctrl0_t_waiting_mask (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING_MASK"]], "xs3a.xs1_timer_ctrl0_t_waiting_set (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING_SET"]], "xs3a.xs1_timer_ctrl0_t_waiting_shift (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING_SHIFT"]], "xs3a.xs1_timer_ctrl0_t_waiting_size (c macro)": [[63, "c.xs3a.XS1_TIMER_CTRL0_T_WAITING_SIZE"]], "xs3a.xs1_trap_kcall_offset (c macro)": [[63, "c.xs3a.XS1_TRAP_KCALL_OFFSET"]], "xs3a.xs1_trb (c macro)": [[63, "c.xs3a.XS1_TRB"]], "xs3a.xs1_trb_mask (c macro)": [[63, "c.xs3a.XS1_TRB_MASK"]], "xs3a.xs1_trb_set (c macro)": [[63, "c.xs3a.XS1_TRB_SET"]], "xs3a.xs1_trb_shift (c macro)": [[63, "c.xs3a.XS1_TRB_SHIFT"]], "xs3a.xs1_trb_size (c macro)": [[63, "c.xs3a.XS1_TRB_SIZE"]], "xs3a.xs1_tx_credit (c macro)": [[63, "c.xs3a.XS1_TX_CREDIT"]], "xs3a.xs1_tx_credit_mask (c macro)": [[63, "c.xs3a.XS1_TX_CREDIT_MASK"]], "xs3a.xs1_tx_credit_set (c macro)": [[63, "c.xs3a.XS1_TX_CREDIT_SET"]], "xs3a.xs1_tx_credit_shift (c macro)": [[63, "c.xs3a.XS1_TX_CREDIT_SHIFT"]], "xs3a.xs1_tx_credit_size (c macro)": [[63, "c.xs3a.XS1_TX_CREDIT_SIZE"]], "xs3a.xs1_usb_bistgo_ctr_width (c macro)": [[63, "c.xs3a.XS1_USB_BISTGO_CTR_WIDTH"]], "xs3a.xs1_usb_bistgo_pulse_length (c macro)": [[63, "c.xs3a.XS1_USB_BISTGO_PULSE_LENGTH"]], "xs3a.xs1_usb_phy_cfg0_dmpulldown (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN"]], "xs3a.xs1_usb_phy_cfg0_dmpulldown_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN_MASK"]], "xs3a.xs1_usb_phy_cfg0_dmpulldown_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN_SET"]], "xs3a.xs1_usb_phy_cfg0_dmpulldown_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_dmpulldown_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DMPULLDOWN_SIZE"]], "xs3a.xs1_usb_phy_cfg0_dppulldown (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN"]], "xs3a.xs1_usb_phy_cfg0_dppulldown_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN_MASK"]], "xs3a.xs1_usb_phy_cfg0_dppulldown_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN_SET"]], "xs3a.xs1_usb_phy_cfg0_dppulldown_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_dppulldown_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_DPPULLDOWN_SIZE"]], "xs3a.xs1_usb_phy_cfg0_idpad_en (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN"]], "xs3a.xs1_usb_phy_cfg0_idpad_en_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN_MASK"]], "xs3a.xs1_usb_phy_cfg0_idpad_en_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN_SET"]], "xs3a.xs1_usb_phy_cfg0_idpad_en_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_idpad_en_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_IDPAD_EN_SIZE"]], "xs3a.xs1_usb_phy_cfg0_lpm_alive (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE"]], "xs3a.xs1_usb_phy_cfg0_lpm_alive_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE_MASK"]], "xs3a.xs1_usb_phy_cfg0_lpm_alive_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE_SET"]], "xs3a.xs1_usb_phy_cfg0_lpm_alive_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_lpm_alive_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_LPM_ALIVE_SIZE"]], "xs3a.xs1_usb_phy_cfg0_pll_en (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN"]], "xs3a.xs1_usb_phy_cfg0_pll_en_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN_MASK"]], "xs3a.xs1_usb_phy_cfg0_pll_en_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN_SET"]], "xs3a.xs1_usb_phy_cfg0_pll_en_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_pll_en_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_PLL_EN_SIZE"]], "xs3a.xs1_usb_phy_cfg0_txbitstuff_en (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN"]], "xs3a.xs1_usb_phy_cfg0_txbitstuff_en_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN_MASK"]], "xs3a.xs1_usb_phy_cfg0_txbitstuff_en_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SET"]], "xs3a.xs1_usb_phy_cfg0_txbitstuff_en_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_txbitstuff_en_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_TXBITSTUFF_EN_SIZE"]], "xs3a.xs1_usb_phy_cfg0_utmi_opmode (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE"]], "xs3a.xs1_usb_phy_cfg0_utmi_opmode_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE_MASK"]], "xs3a.xs1_usb_phy_cfg0_utmi_opmode_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE_SET"]], "xs3a.xs1_usb_phy_cfg0_utmi_opmode_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_utmi_opmode_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_OPMODE_SIZE"]], "xs3a.xs1_usb_phy_cfg0_utmi_suspendm (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM"]], "xs3a.xs1_usb_phy_cfg0_utmi_suspendm_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM_MASK"]], "xs3a.xs1_usb_phy_cfg0_utmi_suspendm_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SET"]], "xs3a.xs1_usb_phy_cfg0_utmi_suspendm_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_utmi_suspendm_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_SUSPENDM_SIZE"]], "xs3a.xs1_usb_phy_cfg0_utmi_termselect (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT"]], "xs3a.xs1_usb_phy_cfg0_utmi_termselect_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT_MASK"]], "xs3a.xs1_usb_phy_cfg0_utmi_termselect_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SET"]], "xs3a.xs1_usb_phy_cfg0_utmi_termselect_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_utmi_termselect_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_TERMSELECT_SIZE"]], "xs3a.xs1_usb_phy_cfg0_utmi_xcvrselect (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT"]], "xs3a.xs1_usb_phy_cfg0_utmi_xcvrselect_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_MASK"]], "xs3a.xs1_usb_phy_cfg0_utmi_xcvrselect_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SET"]], "xs3a.xs1_usb_phy_cfg0_utmi_xcvrselect_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_utmi_xcvrselect_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_UTMI_XCVRSELECT_SIZE"]], "xs3a.xs1_usb_phy_cfg0_xtlsel (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL"]], "xs3a.xs1_usb_phy_cfg0_xtlsel_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL_MASK"]], "xs3a.xs1_usb_phy_cfg0_xtlsel_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL_SET"]], "xs3a.xs1_usb_phy_cfg0_xtlsel_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL_SHIFT"]], "xs3a.xs1_usb_phy_cfg0_xtlsel_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG0_XTLSEL_SIZE"]], "xs3a.xs1_usb_phy_cfg2_ponrst (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_PONRST"]], "xs3a.xs1_usb_phy_cfg2_ponrst_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_PONRST_MASK"]], "xs3a.xs1_usb_phy_cfg2_ponrst_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_PONRST_SET"]], "xs3a.xs1_usb_phy_cfg2_ponrst_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_PONRST_SHIFT"]], "xs3a.xs1_usb_phy_cfg2_ponrst_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_PONRST_SIZE"]], "xs3a.xs1_usb_phy_cfg2_utmi_reset (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET"]], "xs3a.xs1_usb_phy_cfg2_utmi_reset_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET_MASK"]], "xs3a.xs1_usb_phy_cfg2_utmi_reset_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET_SET"]], "xs3a.xs1_usb_phy_cfg2_utmi_reset_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET_SHIFT"]], "xs3a.xs1_usb_phy_cfg2_utmi_reset_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG2_UTMI_RESET_SIZE"]], "xs3a.xs1_usb_phy_cfg3_external_test_mode (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE"]], "xs3a.xs1_usb_phy_cfg3_external_test_mode_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_MASK"]], "xs3a.xs1_usb_phy_cfg3_external_test_mode_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SET"]], "xs3a.xs1_usb_phy_cfg3_external_test_mode_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SHIFT"]], "xs3a.xs1_usb_phy_cfg3_external_test_mode_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_EXTERNAL_TEST_MODE_SIZE"]], "xs3a.xs1_usb_phy_cfg3_hs_bist_mode (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE"]], "xs3a.xs1_usb_phy_cfg3_hs_bist_mode_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE_MASK"]], "xs3a.xs1_usb_phy_cfg3_hs_bist_mode_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE_SET"]], "xs3a.xs1_usb_phy_cfg3_hs_bist_mode_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE_SHIFT"]], "xs3a.xs1_usb_phy_cfg3_hs_bist_mode_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_HS_BIST_MODE_SIZE"]], "xs3a.xs1_usb_phy_cfg3_ls_en (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN"]], "xs3a.xs1_usb_phy_cfg3_ls_en_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN_MASK"]], "xs3a.xs1_usb_phy_cfg3_ls_en_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN_SET"]], "xs3a.xs1_usb_phy_cfg3_ls_en_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN_SHIFT"]], "xs3a.xs1_usb_phy_cfg3_ls_en_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_LS_EN_SIZE"]], "xs3a.xs1_usb_phy_cfg3_utmi_vcontrolloadm (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM"]], "xs3a.xs1_usb_phy_cfg3_utmi_vcontrolloadm_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_MASK"]], "xs3a.xs1_usb_phy_cfg3_utmi_vcontrolloadm_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SET"]], "xs3a.xs1_usb_phy_cfg3_utmi_vcontrolloadm_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SHIFT"]], "xs3a.xs1_usb_phy_cfg3_utmi_vcontrolloadm_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_UTMI_VCONTROLLOADM_SIZE"]], "xs3a.xs1_usb_phy_cfg3_vcontrol (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL"]], "xs3a.xs1_usb_phy_cfg3_vcontrol_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL_MASK"]], "xs3a.xs1_usb_phy_cfg3_vcontrol_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL_SET"]], "xs3a.xs1_usb_phy_cfg3_vcontrol_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL_SHIFT"]], "xs3a.xs1_usb_phy_cfg3_vcontrol_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CFG3_VCONTROL_SIZE"]], "xs3a.xs1_usb_phy_clkcnt_width (c macro)": [[63, "c.xs3a.XS1_USB_PHY_CLKCNT_WIDTH"]], "xs3a.xs1_usb_phy_enter_bist_length (c macro)": [[63, "c.xs3a.XS1_USB_PHY_ENTER_BIST_LENGTH"]], "xs3a.xs1_usb_phy_status_bist_ok (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK"]], "xs3a.xs1_usb_phy_status_bist_ok_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK_MASK"]], "xs3a.xs1_usb_phy_status_bist_ok_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK_SET"]], "xs3a.xs1_usb_phy_status_bist_ok_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK_SHIFT"]], "xs3a.xs1_usb_phy_status_bist_ok_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_BIST_OK_SIZE"]], "xs3a.xs1_usb_phy_status_debug_out (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT"]], "xs3a.xs1_usb_phy_status_debug_out_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT_MASK"]], "xs3a.xs1_usb_phy_status_debug_out_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT_SET"]], "xs3a.xs1_usb_phy_status_debug_out_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT_SHIFT"]], "xs3a.xs1_usb_phy_status_debug_out_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_DEBUG_OUT_SIZE"]], "xs3a.xs1_usb_phy_status_hostdisconnect (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT"]], "xs3a.xs1_usb_phy_status_hostdisconnect_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT_MASK"]], "xs3a.xs1_usb_phy_status_hostdisconnect_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT_SET"]], "xs3a.xs1_usb_phy_status_hostdisconnect_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT_SHIFT"]], "xs3a.xs1_usb_phy_status_hostdisconnect_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_HOSTDISCONNECT_SIZE"]], "xs3a.xs1_usb_phy_status_idpad (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD"]], "xs3a.xs1_usb_phy_status_idpad_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD_MASK"]], "xs3a.xs1_usb_phy_status_idpad_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD_SET"]], "xs3a.xs1_usb_phy_status_idpad_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD_SHIFT"]], "xs3a.xs1_usb_phy_status_idpad_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_IDPAD_SIZE"]], "xs3a.xs1_usb_phy_status_utmi_linestate (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE"]], "xs3a.xs1_usb_phy_status_utmi_linestate_mask (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE_MASK"]], "xs3a.xs1_usb_phy_status_utmi_linestate_set (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE_SET"]], "xs3a.xs1_usb_phy_status_utmi_linestate_shift (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE_SHIFT"]], "xs3a.xs1_usb_phy_status_utmi_linestate_size (c macro)": [[63, "c.xs3a.XS1_USB_PHY_STATUS_UTMI_LINESTATE_SIZE"]], "xs3a.xs1_usb_phy_vcontrol_setup_length (c macro)": [[63, "c.xs3a.XS1_USB_PHY_VCONTROL_SETUP_LENGTH"]], "xs3a.xs1_usb_shim_cfg_and_rxv_rxa (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA"]], "xs3a.xs1_usb_shim_cfg_and_rxv_rxa_mask (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA_MASK"]], "xs3a.xs1_usb_shim_cfg_and_rxv_rxa_set (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA_SET"]], "xs3a.xs1_usb_shim_cfg_and_rxv_rxa_shift (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA_SHIFT"]], "xs3a.xs1_usb_shim_cfg_and_rxv_rxa_size (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_AND_RXV_RXA_SIZE"]], "xs3a.xs1_usb_shim_cfg_flag_mode (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE"]], "xs3a.xs1_usb_shim_cfg_flag_mode_mask (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE_MASK"]], "xs3a.xs1_usb_shim_cfg_flag_mode_set (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE_SET"]], "xs3a.xs1_usb_shim_cfg_flag_mode_shift (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE_SHIFT"]], "xs3a.xs1_usb_shim_cfg_flag_mode_size (c macro)": [[63, "c.xs3a.XS1_USB_SHIM_CFG_FLAG_MODE_SIZE"]], "xs3a.xs1_usb_testgo_ctr_width (c macro)": [[63, "c.xs3a.XS1_USB_TESTGO_CTR_WIDTH"]], "xs3a.xs1_usb_testgo_pulse_length (c macro)": [[63, "c.xs3a.XS1_USB_TESTGO_PULSE_LENGTH"]], "xs3a.xs1_vector_base (c macro)": [[63, "c.xs3a.XS1_VECTOR_BASE"]], "xs3a.xs1_vector_base_mask (c macro)": [[63, "c.xs3a.XS1_VECTOR_BASE_MASK"]], "xs3a.xs1_vector_base_set (c macro)": [[63, "c.xs3a.XS1_VECTOR_BASE_SET"]], "xs3a.xs1_vector_base_shift (c macro)": [[63, "c.xs3a.XS1_VECTOR_BASE_SHIFT"]], "xs3a.xs1_vector_base_size (c macro)": [[63, "c.xs3a.XS1_VECTOR_BASE_SIZE"]], "xs3a.xs1_vsetc_shift_noshift (c macro)": [[63, "c.xs3a.XS1_VSETC_SHIFT_NOSHIFT"]], "xs3a.xs1_vsetc_shift_shiftleft (c macro)": [[63, "c.xs3a.XS1_VSETC_SHIFT_SHIFTLEFT"]], "xs3a.xs1_vsetc_shift_shiftright (c macro)": [[63, "c.xs3a.XS1_VSETC_SHIFT_SHIFTRIGHT"]], "xs3a.xs1_vsetc_type_int16 (c macro)": [[63, "c.xs3a.XS1_VSETC_TYPE_INT16"]], "xs3a.xs1_vsetc_type_int32 (c macro)": [[63, "c.xs3a.XS1_VSETC_TYPE_INT32"]], "xs3a.xs1_vsetc_type_int8 (c macro)": [[63, "c.xs3a.XS1_VSETC_TYPE_INT8"]], "xs3a.xs1_vsr_headroom (c macro)": [[63, "c.xs3a.XS1_VSR_HEADROOM"]], "xs3a.xs1_vsr_headroom_mask (c macro)": [[63, "c.xs3a.XS1_VSR_HEADROOM_MASK"]], "xs3a.xs1_vsr_headroom_set (c macro)": [[63, "c.xs3a.XS1_VSR_HEADROOM_SET"]], "xs3a.xs1_vsr_headroom_shift (c macro)": [[63, "c.xs3a.XS1_VSR_HEADROOM_SHIFT"]], "xs3a.xs1_vsr_headroom_size (c macro)": [[63, "c.xs3a.XS1_VSR_HEADROOM_SIZE"]], "xs3a.xs1_vsr_length (c macro)": [[63, "c.xs3a.XS1_VSR_LENGTH"]], "xs3a.xs1_vsr_length_mask (c macro)": [[63, "c.xs3a.XS1_VSR_LENGTH_MASK"]], "xs3a.xs1_vsr_length_set (c macro)": [[63, "c.xs3a.XS1_VSR_LENGTH_SET"]], "xs3a.xs1_vsr_length_shift (c macro)": [[63, "c.xs3a.XS1_VSR_LENGTH_SHIFT"]], "xs3a.xs1_vsr_length_size (c macro)": [[63, "c.xs3a.XS1_VSR_LENGTH_SIZE"]], "xs3a.xs1_vsr_shift (c macro)": [[63, "c.xs3a.XS1_VSR_SHIFT"]], "xs3a.xs1_vsr_shift_mask (c macro)": [[63, "c.xs3a.XS1_VSR_SHIFT_MASK"]], "xs3a.xs1_vsr_shift_set (c macro)": [[63, "c.xs3a.XS1_VSR_SHIFT_SET"]], "xs3a.xs1_vsr_shift_shift (c macro)": [[63, "c.xs3a.XS1_VSR_SHIFT_SHIFT"]], "xs3a.xs1_vsr_shift_size (c macro)": [[63, "c.xs3a.XS1_VSR_SHIFT_SIZE"]], "xs3a.xs1_vsr_type (c macro)": [[63, "c.xs3a.XS1_VSR_TYPE"]], "xs3a.xs1_vsr_type_mask (c macro)": [[63, "c.xs3a.XS1_VSR_TYPE_MASK"]], "xs3a.xs1_vsr_type_set (c macro)": [[63, "c.xs3a.XS1_VSR_TYPE_SET"]], "xs3a.xs1_vsr_type_shift (c macro)": [[63, "c.xs3a.XS1_VSR_TYPE_SHIFT"]], "xs3a.xs1_vsr_type_size (c macro)": [[63, "c.xs3a.XS1_VSR_TYPE_SIZE"]], "xs3a.xs1_watchdog_count_enable (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE"]], "xs3a.xs1_watchdog_count_enable_mask (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE_MASK"]], "xs3a.xs1_watchdog_count_enable_set (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE_SET"]], "xs3a.xs1_watchdog_count_enable_shift (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE_SHIFT"]], "xs3a.xs1_watchdog_count_enable_size (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_ENABLE_SIZE"]], "xs3a.xs1_watchdog_count_value (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE"]], "xs3a.xs1_watchdog_count_value_mask (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE_MASK"]], "xs3a.xs1_watchdog_count_value_set (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE_SET"]], "xs3a.xs1_watchdog_count_value_shift (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE_SHIFT"]], "xs3a.xs1_watchdog_count_value_size (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_COUNT_VALUE_SIZE"]], "xs3a.xs1_watchdog_has_triggered (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED"]], "xs3a.xs1_watchdog_has_triggered_mask (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED_MASK"]], "xs3a.xs1_watchdog_has_triggered_set (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED_SET"]], "xs3a.xs1_watchdog_has_triggered_shift (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED_SHIFT"]], "xs3a.xs1_watchdog_has_triggered_size (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_HAS_TRIGGERED_SIZE"]], "xs3a.xs1_watchdog_prescaler_value (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE"]], "xs3a.xs1_watchdog_prescaler_value_mask (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE_MASK"]], "xs3a.xs1_watchdog_prescaler_value_set (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE_SET"]], "xs3a.xs1_watchdog_prescaler_value_shift (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE_SHIFT"]], "xs3a.xs1_watchdog_prescaler_value_size (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_VALUE_SIZE"]], "xs3a.xs1_watchdog_prescaler_wrap_value (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE"]], "xs3a.xs1_watchdog_prescaler_wrap_value_mask (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE_MASK"]], "xs3a.xs1_watchdog_prescaler_wrap_value_set (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SET"]], "xs3a.xs1_watchdog_prescaler_wrap_value_shift (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SHIFT"]], "xs3a.xs1_watchdog_prescaler_wrap_value_size (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_PRESCALER_WRAP_VALUE_SIZE"]], "xs3a.xs1_watchdog_trigger_enable (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE"]], "xs3a.xs1_watchdog_trigger_enable_mask (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE_MASK"]], "xs3a.xs1_watchdog_trigger_enable_set (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE_SET"]], "xs3a.xs1_watchdog_trigger_enable_shift (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE_SHIFT"]], "xs3a.xs1_watchdog_trigger_enable_size (c macro)": [[63, "c.xs3a.XS1_WATCHDOG_TRIGGER_ENABLE_SIZE"]], "xs3a.xs1_word_address_bits (c macro)": [[63, "c.xs3a.XS1_WORD_ADDRESS_BITS"]], "xs3a.xs1_word_address_bits_mask (c macro)": [[63, "c.xs3a.XS1_WORD_ADDRESS_BITS_MASK"]], "xs3a.xs1_word_address_bits_set (c macro)": [[63, "c.xs3a.XS1_WORD_ADDRESS_BITS_SET"]], "xs3a.xs1_word_address_bits_shift (c macro)": [[63, "c.xs3a.XS1_WORD_ADDRESS_BITS_SHIFT"]], "xs3a.xs1_word_address_bits_size (c macro)": [[63, "c.xs3a.XS1_WORD_ADDRESS_BITS_SIZE"]], "xs3a.xs1_xcore_ctrl0_clk_divider_dyn (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN"]], "xs3a.xs1_xcore_ctrl0_clk_divider_dyn_mask (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK"]], "xs3a.xs1_xcore_ctrl0_clk_divider_dyn_set (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SET"]], "xs3a.xs1_xcore_ctrl0_clk_divider_dyn_shift (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT"]], "xs3a.xs1_xcore_ctrl0_clk_divider_dyn_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE"]], "xs3a.xs1_xcore_ctrl0_clk_divider_en (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN"]], "xs3a.xs1_xcore_ctrl0_clk_divider_en_mask (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_MASK"]], "xs3a.xs1_xcore_ctrl0_clk_divider_en_set (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SET"]], "xs3a.xs1_xcore_ctrl0_clk_divider_en_shift (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT"]], "xs3a.xs1_xcore_ctrl0_clk_divider_en_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE"]], "xs3a.xs1_xcore_ctrl0_extmem_device_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE"]], "xs3a.xs1_xcore_ctrl0_extmem_device_size_mask (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_MASK"]], "xs3a.xs1_xcore_ctrl0_extmem_device_size_set (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SET"]], "xs3a.xs1_xcore_ctrl0_extmem_device_size_shift (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SHIFT"]], "xs3a.xs1_xcore_ctrl0_extmem_device_size_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_DEVICE_SIZE_SIZE"]], "xs3a.xs1_xcore_ctrl0_extmem_enable (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE"]], "xs3a.xs1_xcore_ctrl0_extmem_enable_mask (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE_MASK"]], "xs3a.xs1_xcore_ctrl0_extmem_enable_set (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE_SET"]], "xs3a.xs1_xcore_ctrl0_extmem_enable_shift (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE_SHIFT"]], "xs3a.xs1_xcore_ctrl0_extmem_enable_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_EXTMEM_ENABLE_SIZE"]], "xs3a.xs1_xcore_ctrl0_memsleep_enable (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE"]], "xs3a.xs1_xcore_ctrl0_memsleep_enable_mask (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_MASK"]], "xs3a.xs1_xcore_ctrl0_memsleep_enable_set (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SET"]], "xs3a.xs1_xcore_ctrl0_memsleep_enable_shift (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SHIFT"]], "xs3a.xs1_xcore_ctrl0_memsleep_enable_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MEMSLEEP_ENABLE_SIZE"]], "xs3a.xs1_xcore_ctrl0_mipi_enable (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE"]], "xs3a.xs1_xcore_ctrl0_mipi_enable_mask (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE_MASK"]], "xs3a.xs1_xcore_ctrl0_mipi_enable_set (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE_SET"]], "xs3a.xs1_xcore_ctrl0_mipi_enable_shift (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE_SHIFT"]], "xs3a.xs1_xcore_ctrl0_mipi_enable_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_MIPI_ENABLE_SIZE"]], "xs3a.xs1_xcore_ctrl0_ramshutdown (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN"]], "xs3a.xs1_xcore_ctrl0_ramshutdown_mask (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN_MASK"]], "xs3a.xs1_xcore_ctrl0_ramshutdown_set (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN_SET"]], "xs3a.xs1_xcore_ctrl0_ramshutdown_shift (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN_SHIFT"]], "xs3a.xs1_xcore_ctrl0_ramshutdown_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_RAMSHUTDOWN_SIZE"]], "xs3a.xs1_xcore_ctrl0_usb_enable (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE"]], "xs3a.xs1_xcore_ctrl0_usb_enable_mask (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE_MASK"]], "xs3a.xs1_xcore_ctrl0_usb_enable_set (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE_SET"]], "xs3a.xs1_xcore_ctrl0_usb_enable_shift (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE_SHIFT"]], "xs3a.xs1_xcore_ctrl0_usb_enable_size (c macro)": [[63, "c.xs3a.XS1_XCORE_CTRL0_USB_ENABLE_SIZE"]], "xs3a.xs1_xlink_enable (c macro)": [[63, "c.xs3a.XS1_XLINK_ENABLE"]], "xs3a.xs1_xlink_enable_mask (c macro)": [[63, "c.xs3a.XS1_XLINK_ENABLE_MASK"]], "xs3a.xs1_xlink_enable_set (c macro)": [[63, "c.xs3a.XS1_XLINK_ENABLE_SET"]], "xs3a.xs1_xlink_enable_shift (c macro)": [[63, "c.xs3a.XS1_XLINK_ENABLE_SHIFT"]], "xs3a.xs1_xlink_enable_size (c macro)": [[63, "c.xs3a.XS1_XLINK_ENABLE_SIZE"]], "xs3a.xs1_xlink_hello (c macro)": [[63, "c.xs3a.XS1_XLINK_HELLO"]], "xs3a.xs1_xlink_hello_mask (c macro)": [[63, "c.xs3a.XS1_XLINK_HELLO_MASK"]], "xs3a.xs1_xlink_hello_set (c macro)": [[63, "c.xs3a.XS1_XLINK_HELLO_SET"]], "xs3a.xs1_xlink_hello_shift (c macro)": [[63, "c.xs3a.XS1_XLINK_HELLO_SHIFT"]], "xs3a.xs1_xlink_hello_size (c macro)": [[63, "c.xs3a.XS1_XLINK_HELLO_SIZE"]], "xs3a.xs1_xlink_inter_token_delay (c macro)": [[63, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY"]], "xs3a.xs1_xlink_inter_token_delay_mask (c macro)": [[63, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY_MASK"]], "xs3a.xs1_xlink_inter_token_delay_set (c macro)": [[63, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY_SET"]], "xs3a.xs1_xlink_inter_token_delay_shift (c macro)": [[63, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY_SHIFT"]], "xs3a.xs1_xlink_inter_token_delay_size (c macro)": [[63, "c.xs3a.XS1_XLINK_INTER_TOKEN_DELAY_SIZE"]], "xs3a.xs1_xlink_intra_token_delay (c macro)": [[63, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY"]], "xs3a.xs1_xlink_intra_token_delay_mask (c macro)": [[63, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY_MASK"]], "xs3a.xs1_xlink_intra_token_delay_set (c macro)": [[63, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY_SET"]], "xs3a.xs1_xlink_intra_token_delay_shift (c macro)": [[63, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY_SHIFT"]], "xs3a.xs1_xlink_intra_token_delay_size (c macro)": [[63, "c.xs3a.XS1_XLINK_INTRA_TOKEN_DELAY_SIZE"]], "xs3a.xs1_xlink_rx_error (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_ERROR"]], "xs3a.xs1_xlink_rx_error_mask (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_ERROR_MASK"]], "xs3a.xs1_xlink_rx_error_set (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_ERROR_SET"]], "xs3a.xs1_xlink_rx_error_shift (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_ERROR_SHIFT"]], "xs3a.xs1_xlink_rx_error_size (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_ERROR_SIZE"]], "xs3a.xs1_xlink_rx_reset (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_RESET"]], "xs3a.xs1_xlink_rx_reset_mask (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_RESET_MASK"]], "xs3a.xs1_xlink_rx_reset_set (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_RESET_SET"]], "xs3a.xs1_xlink_rx_reset_shift (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_RESET_SHIFT"]], "xs3a.xs1_xlink_rx_reset_size (c macro)": [[63, "c.xs3a.XS1_XLINK_RX_RESET_SIZE"]], "xs3a.xs1_xlink_wide (c macro)": [[63, "c.xs3a.XS1_XLINK_WIDE"]], "xs3a.xs1_xlink_wide_mask (c macro)": [[63, "c.xs3a.XS1_XLINK_WIDE_MASK"]], "xs3a.xs1_xlink_wide_set (c macro)": [[63, "c.xs3a.XS1_XLINK_WIDE_SET"]], "xs3a.xs1_xlink_wide_shift (c macro)": [[63, "c.xs3a.XS1_XLINK_WIDE_SHIFT"]], "xs3a.xs1_xlink_wide_size (c macro)": [[63, "c.xs3a.XS1_XLINK_WIDE_SIZE"]], "xs3a.xs1_xmos_phy_conf_width (c macro)": [[63, "c.xs3a.XS1_XMOS_PHY_CONF_WIDTH"]], "xs3a.xs1_xstatic_dest_chan_end (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END"]], "xs3a.xs1_xstatic_dest_chan_end_mask (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END_MASK"]], "xs3a.xs1_xstatic_dest_chan_end_set (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END_SET"]], "xs3a.xs1_xstatic_dest_chan_end_shift (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END_SHIFT"]], "xs3a.xs1_xstatic_dest_chan_end_size (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_CHAN_END_SIZE"]], "xs3a.xs1_xstatic_dest_proc (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_PROC"]], "xs3a.xs1_xstatic_dest_proc_mask (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_PROC_MASK"]], "xs3a.xs1_xstatic_dest_proc_set (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_PROC_SET"]], "xs3a.xs1_xstatic_dest_proc_shift (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_PROC_SHIFT"]], "xs3a.xs1_xstatic_dest_proc_size (c macro)": [[63, "c.xs3a.XS1_XSTATIC_DEST_PROC_SIZE"]], "xs3a.xs1_xstatic_enable (c macro)": [[63, "c.xs3a.XS1_XSTATIC_ENABLE"]], "xs3a.xs1_xstatic_enable_mask (c macro)": [[63, "c.xs3a.XS1_XSTATIC_ENABLE_MASK"]], "xs3a.xs1_xstatic_enable_set (c macro)": [[63, "c.xs3a.XS1_XSTATIC_ENABLE_SET"]], "xs3a.xs1_xstatic_enable_shift (c macro)": [[63, "c.xs3a.XS1_XSTATIC_ENABLE_SHIFT"]], "xs3a.xs1_xstatic_enable_size (c macro)": [[63, "c.xs3a.XS1_XSTATIC_ENABLE_SIZE"]], "export_source_dirs": [[66, "make-var-EXPORT_SOURCE_DIRS"]], "libraries": [[66, "make-var-LIBRARIES"]], "library": [[66, "make-var-LIBRARY"]], "lib_xcc_flags_<libname>": [[66, "make-var-LIB_XCC_FLAGS_-libname"]], "make variable": [[66, "make-var-EXPORT_SOURCE_DIRS"], [66, "make-var-LIBRARIES"], [66, "make-var-LIBRARY"], [66, "make-var-LIB_XCC_FLAGS_-libname"], [67, "make-var-DEPENDENT_MODULES"], [67, "make-var-EXCLUDE_FILES"], [67, "make-var-INCLUDE_DIRS"], [67, "make-var-LIB_DIRS"], [67, "make-var-MODULE_LIBRARIES"], [67, "make-var-MODULE_XCC_ASM_FLAGS"], [67, "make-var-MODULE_XCC_C_FLAGS"], [67, "make-var-MODULE_XCC_FLAGS"], [67, "make-var-MODULE_XCC_XC_FLAGS"], [67, "make-var-OPTIONAL_HEADERS"], [67, "make-var-SOURCE_DIRS"], [67, "make-var-USED_MODULES"], [67, "make-var-VERBOSE"], [67, "make-var-XCC_ASM_FLAGS-_config"], [67, "make-var-XCC_C_FLAGS-_config"], [67, "make-var-XCC_FLAGS-_config"], [67, "make-var-XCC_FLAGS_-filename"], [67, "make-var-XCC_MAP_FLAGS-_config"]], "dependent_modules": [[67, "make-var-DEPENDENT_MODULES"]], "exclude_files": [[67, "make-var-EXCLUDE_FILES"]], "include_dirs": [[67, "make-var-INCLUDE_DIRS"]], "lib_dirs": [[67, "make-var-LIB_DIRS"]], "module_libraries": [[67, "make-var-MODULE_LIBRARIES"]], "module_xcc_asm_flags": [[67, "make-var-MODULE_XCC_ASM_FLAGS"]], "module_xcc_c_flags": [[67, "make-var-MODULE_XCC_C_FLAGS"]], "module_xcc_flags": [[67, "make-var-MODULE_XCC_FLAGS"]], "module_xcc_xc_flags": [[67, "make-var-MODULE_XCC_XC_FLAGS"]], "optional_headers": [[67, "make-var-OPTIONAL_HEADERS"]], "source_dirs": [[67, "make-var-SOURCE_DIRS"]], "used_modules": [[67, "make-var-USED_MODULES"]], "verbose": [[67, "make-var-VERBOSE"]], "xcc_asm_flags[_config]": [[67, "make-var-XCC_ASM_FLAGS-_config"]], "xcc_c_flags[_config]": [[67, "make-var-XCC_C_FLAGS-_config"]], "xcc_flags[_config]": [[67, "make-var-XCC_FLAGS-_config"]], "xcc_flags_<filename>": [[67, "make-var-XCC_FLAGS_-filename"]], "xcc_map_flags[_config]": [[67, "make-var-XCC_MAP_FLAGS-_config"]], "xscope_ep_failure (c macro)": [[71, "c.XSCOPE_EP_FAILURE"]], "xscope_ep_success (c macro)": [[71, "c.XSCOPE_EP_SUCCESS"]], "xscope_ep_connect (c function)": [[71, "c.xscope_ep_connect"]], "xscope_ep_disconnect (c function)": [[71, "c.xscope_ep_disconnect"]], "xscope_ep_exit_fptr (c type)": [[71, "c.xscope_ep_exit_fptr"]], "xscope_ep_print_fptr (c type)": [[71, "c.xscope_ep_print_fptr"]], "xscope_ep_record_fptr (c type)": [[71, "c.xscope_ep_record_fptr"]], "xscope_ep_register_fptr (c type)": [[71, "c.xscope_ep_register_fptr"]], "xscope_ep_request_registered (c function)": [[71, "c.xscope_ep_request_registered"]], "xscope_ep_request_stats (c function)": [[71, "c.xscope_ep_request_stats"]], "xscope_ep_request_upload (c function)": [[71, "c.xscope_ep_request_upload"]], "xscope_ep_set_exit_cb (c function)": [[71, "c.xscope_ep_set_exit_cb"]], "xscope_ep_set_print_cb (c function)": [[71, "c.xscope_ep_set_print_cb"]], "xscope_ep_set_record_cb (c function)": [[71, "c.xscope_ep_set_record_cb"]], "xscope_ep_set_register_cb (c function)": [[71, "c.xscope_ep_set_register_cb"]], "xscope_ep_set_stats_cb (c function)": [[71, "c.xscope_ep_set_stats_cb"]], "xscope_ep_stats_fptr (c type)": [[71, "c.xscope_ep_stats_fptr"]], "xscope_eventtype (c enum)": [[73, "c.xscope_EventType"]], "xscope_eventtype.xscope_continuous (c enumerator)": [[73, "c.xscope_EventType.XSCOPE_CONTINUOUS"]], "xscope_eventtype.xscope_discrete (c enumerator)": [[73, "c.xscope_EventType.XSCOPE_DISCRETE"]], "xscope_eventtype.xscope_histogram (c enumerator)": [[73, "c.xscope_EventType.XSCOPE_HISTOGRAM"]], "xscope_eventtype.xscope_startstop (c enumerator)": [[73, "c.xscope_EventType.XSCOPE_STARTSTOP"]], "xscope_eventtype.xscope_statemachine (c enumerator)": [[73, "c.xscope_EventType.XSCOPE_STATEMACHINE"]], "xscope_ioredirectionmode (c enum)": [[73, "c.xscope_IORedirectionMode"]], "xscope_ioredirectionmode.xscope_io_basic (c enumerator)": [[73, "c.xscope_IORedirectionMode.XSCOPE_IO_BASIC"]], "xscope_ioredirectionmode.xscope_io_none (c enumerator)": [[73, "c.xscope_IORedirectionMode.XSCOPE_IO_NONE"]], "xscope_ioredirectionmode.xscope_io_timed (c enumerator)": [[73, "c.xscope_IORedirectionMode.XSCOPE_IO_TIMED"]], "xscope_userdatatype (c enum)": [[73, "c.xscope_UserDataType"]], "xscope_userdatatype.xscope_float (c enumerator)": [[73, "c.xscope_UserDataType.XSCOPE_FLOAT"]], "xscope_userdatatype.xscope_int (c enumerator)": [[73, "c.xscope_UserDataType.XSCOPE_INT"]], "xscope_userdatatype.xscope_none (c enumerator)": [[73, "c.xscope_UserDataType.XSCOPE_NONE"]], "xscope_userdatatype.xscope_uint (c enumerator)": [[73, "c.xscope_UserDataType.XSCOPE_UINT"]], "xscope_bytes (c function)": [[73, "c.xscope_bytes"]], "xscope_char (c function)": [[73, "c.xscope_char"]], "xscope_config_io (c function)": [[73, "c.xscope_config_io"]], "xscope_connect_data_from_host (c function)": [[73, "c.xscope_connect_data_from_host"]], "xscope_core_bytes (c function)": [[73, "c.xscope_core_bytes"]], "xscope_core_char (c function)": [[73, "c.xscope_core_char"]], "xscope_core_double (c function)": [[73, "c.xscope_core_double"]], "xscope_core_float (c function)": [[73, "c.xscope_core_float"]], "xscope_core_int (c function)": [[73, "c.xscope_core_int"]], "xscope_core_longlong (c function)": [[73, "c.xscope_core_longlong"]], "xscope_core_short (c function)": [[73, "c.xscope_core_short"]], "xscope_core_start (c function)": [[73, "c.xscope_core_start"]], "xscope_core_start_int (c function)": [[73, "c.xscope_core_start_int"]], "xscope_core_stop (c function)": [[73, "c.xscope_core_stop"]], "xscope_core_stop_int (c function)": [[73, "c.xscope_core_stop_int"]], "xscope_data_from_host (c function)": [[73, "c.xscope_data_from_host"]], "xscope_disable (c function)": [[73, "c.xscope_disable"]], "xscope_double (c function)": [[73, "c.xscope_double"]], "xscope_enable (c function)": [[73, "c.xscope_enable"]], "xscope_float (c function)": [[73, "c.xscope_float"]], "xscope_int (c function)": [[73, "c.xscope_int"]], "xscope_longlong (c function)": [[73, "c.xscope_longlong"]], "xscope_mode_lossless (c function)": [[73, "c.xscope_mode_lossless"]], "xscope_mode_lossy (c function)": [[73, "c.xscope_mode_lossy"]], "xscope_ping (c function)": [[73, "c.xscope_ping"]], "xscope_probe (c function)": [[73, "c.xscope_probe"]], "xscope_register (c function)": [[73, "c.xscope_register"]], "xscope_short (c function)": [[73, "c.xscope_short"]], "xscope_start (c function)": [[73, "c.xscope_start"]], "xscope_start_int (c function)": [[73, "c.xscope_start_int"]], "xscope_stop (c function)": [[73, "c.xscope_stop"]], "xscope_stop_int (c function)": [[73, "c.xscope_stop_int"]], "xscope_user_init (c function)": [[73, "c.xscope_user_init"]]}})