

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Wed Aug 30 08:42:32 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.510 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4260|     4260| 44.773 us | 44.773 us |  4260|  4260|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                           |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1                        |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i_outer1_l_j_outer2_l_k2  |     3465|     3465|        16|          6|          1|   576|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    258|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     15|    1044|   2133|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1113|    -|
|Register         |        0|      -|    1076|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     15|    2120|   3536|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U284  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fadd_3bkb_U285  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fadd_3bkb_U286  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U287  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    |Bert_layer_fmul_3cud_U288  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    |Bert_layer_fmul_3cud_U289  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|     15| 1044| 2133|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln150_fu_782_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln153_fu_813_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln154_fu_941_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln161_fu_927_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln162_fu_969_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln164_fu_986_p2       |     +    |      0|  0|  15|           7|           7|
    |i_outer1_fu_819_p2        |     +    |      0|  0|  10|           2|           1|
    |j_outer2_fu_895_p2        |     +    |      0|  0|  15|           5|           1|
    |k2_fu_998_p2              |     +    |      0|  0|  13|           4|           1|
    |v57_fu_720_p2             |     +    |      0|  0|  13|           4|           1|
    |v58_fu_758_p2             |     +    |      0|  0|  15|           7|           1|
    |sub_ln161_fu_871_p2       |     -    |      0|  0|  15|           7|           7|
    |and_ln161_fu_889_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln148_fu_714_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln149_fu_752_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln153_fu_807_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln154_fu_825_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln155_fu_883_p2      |   icmp   |      0|  0|   9|           4|           4|
    |or_ln162_fu_901_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln154_fu_947_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln161_1_fu_839_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln161_fu_831_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln162_1_fu_915_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln162_fu_907_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln161_fu_877_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 258|         121|          94|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_i_outer1_0_phi_fu_615_p4        |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten45_phi_fu_604_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_626_p4    |   9|          2|    9|         18|
    |ap_phi_mux_j_outer2_0_phi_fu_637_p4        |   9|          2|    5|         10|
    |ap_phi_mux_k2_0_phi_fu_648_p4              |   9|          2|    4|          8|
    |grp_fu_655_p0                              |  38|          7|   32|        224|
    |grp_fu_655_p1                              |  38|          7|   32|        224|
    |grp_fu_661_p0                              |  33|          6|   32|        192|
    |grp_fu_661_p1                              |  33|          6|   32|        192|
    |grp_fu_667_p0                              |  33|          6|   32|        192|
    |grp_fu_667_p1                              |  33|          6|   32|        192|
    |grp_fu_699_p0                              |  27|          5|   32|        160|
    |grp_fu_699_p1                              |  33|          6|   32|        192|
    |grp_fu_704_p0                              |  27|          5|   32|        160|
    |grp_fu_704_p1                              |  33|          6|   32|        192|
    |grp_fu_709_p0                              |  27|          5|   32|        160|
    |grp_fu_709_p1                              |  33|          6|   32|        192|
    |i_outer1_0_reg_611                         |   9|          2|    2|          4|
    |indvar_flatten45_reg_600                   |   9|          2|   10|         20|
    |indvar_flatten_reg_622                     |   9|          2|    9|         18|
    |j_outer2_0_reg_633                         |   9|          2|    5|         10|
    |k2_0_reg_644                               |   9|          2|    4|          8|
    |v56_0_0_address0                           |  21|          4|    6|         24|
    |v56_0_0_d0                                 |  15|          3|   32|         96|
    |v56_0_1_address0                           |  21|          4|    6|         24|
    |v56_0_1_d0                                 |  15|          3|   32|         96|
    |v56_0_2_address0                           |  21|          4|    6|         24|
    |v56_0_2_d0                                 |  15|          3|   32|         96|
    |v56_0_3_address0                           |  21|          4|    6|         24|
    |v56_0_3_d0                                 |  15|          3|   32|         96|
    |v56_1_0_address0                           |  21|          4|    6|         24|
    |v56_1_0_d0                                 |  15|          3|   32|         96|
    |v56_1_1_address0                           |  21|          4|    6|         24|
    |v56_1_1_d0                                 |  15|          3|   32|         96|
    |v56_1_2_address0                           |  15|          3|    6|         18|
    |v56_1_2_d0                                 |  15|          3|   32|         96|
    |v56_1_3_address0                           |  15|          3|    6|         18|
    |v56_1_3_d0                                 |  15|          3|   32|         96|
    |v56_2_0_address0                           |  15|          3|    6|         18|
    |v56_2_0_d0                                 |  15|          3|   32|         96|
    |v56_2_1_address0                           |  21|          4|    6|         24|
    |v56_2_1_d0                                 |  15|          3|   32|         96|
    |v56_2_2_address0                           |  21|          4|    6|         24|
    |v56_2_2_d0                                 |  15|          3|   32|         96|
    |v56_2_3_address0                           |  21|          4|    6|         24|
    |v56_2_3_d0                                 |  15|          3|   32|         96|
    |v56_3_0_address0                           |  21|          4|    6|         24|
    |v56_3_0_d0                                 |  15|          3|   32|         96|
    |v56_3_1_address0                           |  21|          4|    6|         24|
    |v56_3_1_d0                                 |  15|          3|   32|         96|
    |v56_3_2_address0                           |  21|          4|    6|         24|
    |v56_3_2_d0                                 |  15|          3|   32|         96|
    |v56_3_3_address0                           |  21|          4|    6|         24|
    |v56_3_3_d0                                 |  15|          3|   32|         96|
    |v57_0_reg_578                              |   9|          2|    4|          8|
    |v58_0_reg_589                              |   9|          2|    7|         14|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |1113|        217| 1065|       4329|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln153_reg_1036                     |  10|   0|   10|          0|
    |ap_CS_fsm                              |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |i_outer1_0_reg_611                     |   2|   0|    2|          0|
    |icmp_ln153_reg_1032                    |   1|   0|    1|          0|
    |indvar_flatten45_reg_600               |  10|   0|   10|          0|
    |indvar_flatten_reg_622                 |   9|   0|    9|          0|
    |j_outer2_0_reg_633                     |   5|   0|    5|          0|
    |k2_0_reg_644                           |   4|   0|    4|          0|
    |k2_reg_1212                            |   4|   0|    4|          0|
    |select_ln154_reg_1084                  |   9|   0|    9|          0|
    |select_ln161_1_reg_1041                |   2|   0|    2|          0|
    |select_ln162_1_reg_1057                |   5|   0|    5|          0|
    |select_ln162_reg_1051                  |   4|   0|    4|          0|
    |trunc_ln150_reg_1012                   |   2|   0|    2|          0|
    |v54_0_load_reg_1109                    |  32|   0|   32|          0|
    |v54_1_load_reg_1116                    |  32|   0|   32|          0|
    |v54_2_load_reg_1123                    |  32|   0|   32|          0|
    |v54_3_load_reg_1130                    |  32|   0|   32|          0|
    |v55_0_load_reg_1137                    |  32|   0|   32|          0|
    |v55_1_load_reg_1144                    |  32|   0|   32|          0|
    |v55_2_load_reg_1151                    |  32|   0|   32|          0|
    |v55_3_load_reg_1158                    |  32|   0|   32|          0|
    |v56_0_0_addr_1_reg_1182                |   6|   0|    6|          0|
    |v56_0_1_addr_1_reg_1187                |   6|   0|    6|          0|
    |v56_0_2_addr_1_reg_1192                |   6|   0|    6|          0|
    |v56_0_3_addr_1_reg_1217                |   6|   0|    6|          0|
    |v56_1_0_addr_1_reg_1222                |   6|   0|    6|          0|
    |v56_1_1_addr_1_reg_1227                |   6|   0|    6|          0|
    |v56_1_2_addr_1_reg_1232                |   6|   0|    6|          0|
    |v56_1_3_addr_1_reg_1237                |   6|   0|    6|          0|
    |v56_2_0_addr_1_reg_1242                |   6|   0|    6|          0|
    |v56_2_1_addr_1_reg_1247                |   6|   0|    6|          0|
    |v56_2_1_addr_1_reg_1247_pp0_iter2_reg  |   6|   0|    6|          0|
    |v56_2_2_addr_1_reg_1252                |   6|   0|    6|          0|
    |v56_2_2_addr_1_reg_1252_pp0_iter2_reg  |   6|   0|    6|          0|
    |v56_2_3_addr_1_reg_1257                |   6|   0|    6|          0|
    |v56_2_3_addr_1_reg_1257_pp0_iter2_reg  |   6|   0|    6|          0|
    |v56_3_0_addr_1_reg_1262                |   6|   0|    6|          0|
    |v56_3_0_addr_1_reg_1262_pp0_iter2_reg  |   6|   0|    6|          0|
    |v56_3_1_addr_1_reg_1267                |   6|   0|    6|          0|
    |v56_3_1_addr_1_reg_1267_pp0_iter2_reg  |   6|   0|    6|          0|
    |v56_3_2_addr_1_reg_1272                |   6|   0|    6|          0|
    |v56_3_2_addr_1_reg_1272_pp0_iter2_reg  |   6|   0|    6|          0|
    |v56_3_3_addr_1_reg_1277                |   6|   0|    6|          0|
    |v56_3_3_addr_1_reg_1277_pp0_iter2_reg  |   6|   0|    6|          0|
    |v57_0_reg_578                          |   4|   0|    4|          0|
    |v57_reg_1007                           |   4|   0|    4|          0|
    |v58_0_reg_589                          |   7|   0|    7|          0|
    |v68_0_1_reg_1202                       |  32|   0|   32|          0|
    |v68_0_2_reg_1207                       |  32|   0|   32|          0|
    |v68_0_3_reg_1297                       |  32|   0|   32|          0|
    |v68_1_1_reg_1307                       |  32|   0|   32|          0|
    |v68_1_2_reg_1327                       |  32|   0|   32|          0|
    |v68_1_3_reg_1332                       |  32|   0|   32|          0|
    |v68_1_reg_1302                         |  32|   0|   32|          0|
    |v68_2_1_reg_1357                       |  32|   0|   32|          0|
    |v68_2_2_reg_1362                       |  32|   0|   32|          0|
    |v68_2_3_reg_1367                       |  32|   0|   32|          0|
    |v68_2_reg_1337                         |  32|   0|   32|          0|
    |v68_3_1_reg_1392                       |  32|   0|   32|          0|
    |v68_3_2_reg_1397                       |  32|   0|   32|          0|
    |v68_3_3_reg_1417                       |  32|   0|   32|          0|
    |v68_3_reg_1387                         |  32|   0|   32|          0|
    |v_reg_1197                             |  32|   0|   32|          0|
    |zext_ln149_reg_1016                    |   2|   0|    7|          5|
    |zext_ln161_reg_1046                    |   2|   0|    7|          5|
    |zext_ln164_reg_1165                    |   7|   0|   64|         57|
    |icmp_ln153_reg_1032                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1076|  32| 1080|         67|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_done           | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Context_layer | return value |
|v54_0_address0    | out |    6|  ap_memory |     v54_0     |     array    |
|v54_0_ce0         | out |    1|  ap_memory |     v54_0     |     array    |
|v54_0_q0          |  in |   32|  ap_memory |     v54_0     |     array    |
|v54_1_address0    | out |    6|  ap_memory |     v54_1     |     array    |
|v54_1_ce0         | out |    1|  ap_memory |     v54_1     |     array    |
|v54_1_q0          |  in |   32|  ap_memory |     v54_1     |     array    |
|v54_2_address0    | out |    6|  ap_memory |     v54_2     |     array    |
|v54_2_ce0         | out |    1|  ap_memory |     v54_2     |     array    |
|v54_2_q0          |  in |   32|  ap_memory |     v54_2     |     array    |
|v54_3_address0    | out |    6|  ap_memory |     v54_3     |     array    |
|v54_3_ce0         | out |    1|  ap_memory |     v54_3     |     array    |
|v54_3_q0          |  in |   32|  ap_memory |     v54_3     |     array    |
|v55_0_address0    | out |    8|  ap_memory |     v55_0     |     array    |
|v55_0_ce0         | out |    1|  ap_memory |     v55_0     |     array    |
|v55_0_q0          |  in |   32|  ap_memory |     v55_0     |     array    |
|v55_1_address0    | out |    8|  ap_memory |     v55_1     |     array    |
|v55_1_ce0         | out |    1|  ap_memory |     v55_1     |     array    |
|v55_1_q0          |  in |   32|  ap_memory |     v55_1     |     array    |
|v55_2_address0    | out |    8|  ap_memory |     v55_2     |     array    |
|v55_2_ce0         | out |    1|  ap_memory |     v55_2     |     array    |
|v55_2_q0          |  in |   32|  ap_memory |     v55_2     |     array    |
|v55_3_address0    | out |    8|  ap_memory |     v55_3     |     array    |
|v55_3_ce0         | out |    1|  ap_memory |     v55_3     |     array    |
|v55_3_q0          |  in |   32|  ap_memory |     v55_3     |     array    |
|v56_0_0_address0  | out |    6|  ap_memory |    v56_0_0    |     array    |
|v56_0_0_ce0       | out |    1|  ap_memory |    v56_0_0    |     array    |
|v56_0_0_we0       | out |    1|  ap_memory |    v56_0_0    |     array    |
|v56_0_0_d0        | out |   32|  ap_memory |    v56_0_0    |     array    |
|v56_0_0_q0        |  in |   32|  ap_memory |    v56_0_0    |     array    |
|v56_0_1_address0  | out |    6|  ap_memory |    v56_0_1    |     array    |
|v56_0_1_ce0       | out |    1|  ap_memory |    v56_0_1    |     array    |
|v56_0_1_we0       | out |    1|  ap_memory |    v56_0_1    |     array    |
|v56_0_1_d0        | out |   32|  ap_memory |    v56_0_1    |     array    |
|v56_0_1_q0        |  in |   32|  ap_memory |    v56_0_1    |     array    |
|v56_0_2_address0  | out |    6|  ap_memory |    v56_0_2    |     array    |
|v56_0_2_ce0       | out |    1|  ap_memory |    v56_0_2    |     array    |
|v56_0_2_we0       | out |    1|  ap_memory |    v56_0_2    |     array    |
|v56_0_2_d0        | out |   32|  ap_memory |    v56_0_2    |     array    |
|v56_0_2_q0        |  in |   32|  ap_memory |    v56_0_2    |     array    |
|v56_0_3_address0  | out |    6|  ap_memory |    v56_0_3    |     array    |
|v56_0_3_ce0       | out |    1|  ap_memory |    v56_0_3    |     array    |
|v56_0_3_we0       | out |    1|  ap_memory |    v56_0_3    |     array    |
|v56_0_3_d0        | out |   32|  ap_memory |    v56_0_3    |     array    |
|v56_0_3_q0        |  in |   32|  ap_memory |    v56_0_3    |     array    |
|v56_1_0_address0  | out |    6|  ap_memory |    v56_1_0    |     array    |
|v56_1_0_ce0       | out |    1|  ap_memory |    v56_1_0    |     array    |
|v56_1_0_we0       | out |    1|  ap_memory |    v56_1_0    |     array    |
|v56_1_0_d0        | out |   32|  ap_memory |    v56_1_0    |     array    |
|v56_1_0_q0        |  in |   32|  ap_memory |    v56_1_0    |     array    |
|v56_1_1_address0  | out |    6|  ap_memory |    v56_1_1    |     array    |
|v56_1_1_ce0       | out |    1|  ap_memory |    v56_1_1    |     array    |
|v56_1_1_we0       | out |    1|  ap_memory |    v56_1_1    |     array    |
|v56_1_1_d0        | out |   32|  ap_memory |    v56_1_1    |     array    |
|v56_1_1_q0        |  in |   32|  ap_memory |    v56_1_1    |     array    |
|v56_1_2_address0  | out |    6|  ap_memory |    v56_1_2    |     array    |
|v56_1_2_ce0       | out |    1|  ap_memory |    v56_1_2    |     array    |
|v56_1_2_we0       | out |    1|  ap_memory |    v56_1_2    |     array    |
|v56_1_2_d0        | out |   32|  ap_memory |    v56_1_2    |     array    |
|v56_1_2_q0        |  in |   32|  ap_memory |    v56_1_2    |     array    |
|v56_1_3_address0  | out |    6|  ap_memory |    v56_1_3    |     array    |
|v56_1_3_ce0       | out |    1|  ap_memory |    v56_1_3    |     array    |
|v56_1_3_we0       | out |    1|  ap_memory |    v56_1_3    |     array    |
|v56_1_3_d0        | out |   32|  ap_memory |    v56_1_3    |     array    |
|v56_1_3_q0        |  in |   32|  ap_memory |    v56_1_3    |     array    |
|v56_2_0_address0  | out |    6|  ap_memory |    v56_2_0    |     array    |
|v56_2_0_ce0       | out |    1|  ap_memory |    v56_2_0    |     array    |
|v56_2_0_we0       | out |    1|  ap_memory |    v56_2_0    |     array    |
|v56_2_0_d0        | out |   32|  ap_memory |    v56_2_0    |     array    |
|v56_2_0_q0        |  in |   32|  ap_memory |    v56_2_0    |     array    |
|v56_2_1_address0  | out |    6|  ap_memory |    v56_2_1    |     array    |
|v56_2_1_ce0       | out |    1|  ap_memory |    v56_2_1    |     array    |
|v56_2_1_we0       | out |    1|  ap_memory |    v56_2_1    |     array    |
|v56_2_1_d0        | out |   32|  ap_memory |    v56_2_1    |     array    |
|v56_2_1_q0        |  in |   32|  ap_memory |    v56_2_1    |     array    |
|v56_2_2_address0  | out |    6|  ap_memory |    v56_2_2    |     array    |
|v56_2_2_ce0       | out |    1|  ap_memory |    v56_2_2    |     array    |
|v56_2_2_we0       | out |    1|  ap_memory |    v56_2_2    |     array    |
|v56_2_2_d0        | out |   32|  ap_memory |    v56_2_2    |     array    |
|v56_2_2_q0        |  in |   32|  ap_memory |    v56_2_2    |     array    |
|v56_2_3_address0  | out |    6|  ap_memory |    v56_2_3    |     array    |
|v56_2_3_ce0       | out |    1|  ap_memory |    v56_2_3    |     array    |
|v56_2_3_we0       | out |    1|  ap_memory |    v56_2_3    |     array    |
|v56_2_3_d0        | out |   32|  ap_memory |    v56_2_3    |     array    |
|v56_2_3_q0        |  in |   32|  ap_memory |    v56_2_3    |     array    |
|v56_3_0_address0  | out |    6|  ap_memory |    v56_3_0    |     array    |
|v56_3_0_ce0       | out |    1|  ap_memory |    v56_3_0    |     array    |
|v56_3_0_we0       | out |    1|  ap_memory |    v56_3_0    |     array    |
|v56_3_0_d0        | out |   32|  ap_memory |    v56_3_0    |     array    |
|v56_3_0_q0        |  in |   32|  ap_memory |    v56_3_0    |     array    |
|v56_3_1_address0  | out |    6|  ap_memory |    v56_3_1    |     array    |
|v56_3_1_ce0       | out |    1|  ap_memory |    v56_3_1    |     array    |
|v56_3_1_we0       | out |    1|  ap_memory |    v56_3_1    |     array    |
|v56_3_1_d0        | out |   32|  ap_memory |    v56_3_1    |     array    |
|v56_3_1_q0        |  in |   32|  ap_memory |    v56_3_1    |     array    |
|v56_3_2_address0  | out |    6|  ap_memory |    v56_3_2    |     array    |
|v56_3_2_ce0       | out |    1|  ap_memory |    v56_3_2    |     array    |
|v56_3_2_we0       | out |    1|  ap_memory |    v56_3_2    |     array    |
|v56_3_2_d0        | out |   32|  ap_memory |    v56_3_2    |     array    |
|v56_3_2_q0        |  in |   32|  ap_memory |    v56_3_2    |     array    |
|v56_3_3_address0  | out |    6|  ap_memory |    v56_3_3    |     array    |
|v56_3_3_ce0       | out |    1|  ap_memory |    v56_3_3    |     array    |
|v56_3_3_we0       | out |    1|  ap_memory |    v56_3_3    |     array    |
|v56_3_3_d0        | out |   32|  ap_memory |    v56_3_3    |     array    |
|v56_3_3_q0        |  in |   32|  ap_memory |    v56_3_3    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

