// Seed: 1743735173
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input uwire id_2,
    input supply1 id_3,
    output wor id_4,
    input tri0 id_5
);
  wire id_7;
  wand id_8;
  assign id_8 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri id_4,
    input supply0 id_5,
    output tri id_6,
    input wor id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  not (id_6, id_3);
  module_0(
      id_0, id_6, id_1, id_7, id_6, id_1
  );
  generate
    wire id_12;
  endgenerate
endmodule
