--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml host.twx host.ncd -o host.twr host.pcf -ucf mercury.ucf -ucf
baseboard.ucf

Design file:              host.ncd
Physical constraint file: host.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 884 paths analyzed, 255 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.609ns.
--------------------------------------------------------------------------------

Paths for end point freq38400 (SLICE_X24Y9.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_6 (FF)
  Destination:          freq38400 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.474ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.536 - 0.671)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_6 to freq38400
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.XQ       Tcko                  0.591   prescale_cnt<6>
                                                       prescale_cnt_6
    SLICE_X6Y28.F3       net (fanout=2)        0.670   prescale_cnt<6>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X24Y9.CE       net (fanout=6)        2.167   freq38400_not0002_inv
    SLICE_X24Y9.CLK      Tceck                 0.311   freq38400
                                                       freq38400
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (2.286ns logic, 3.188ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_7 (FF)
  Destination:          freq38400 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.536 - 0.671)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_7 to freq38400
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.YQ       Tcko                  0.580   prescale_cnt<6>
                                                       prescale_cnt_7
    SLICE_X6Y28.F1       net (fanout=2)        0.501   prescale_cnt<7>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X24Y9.CE       net (fanout=6)        2.167   freq38400_not0002_inv
    SLICE_X24Y9.CLK      Tceck                 0.311   freq38400
                                                       freq38400
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (2.275ns logic, 3.019ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_9 (FF)
  Destination:          freq38400 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.170ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (0.536 - 0.673)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_9 to freq38400
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.YQ       Tcko                  0.580   prescale_cnt<8>
                                                       prescale_cnt_9
    SLICE_X6Y28.F2       net (fanout=2)        0.377   prescale_cnt<9>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X24Y9.CE       net (fanout=6)        2.167   freq38400_not0002_inv
    SLICE_X24Y9.CLK      Tceck                 0.311   freq38400
                                                       freq38400
    -------------------------------------------------  ---------------------------
    Total                                      5.170ns (2.275ns logic, 2.895ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point prescale_cnt_0 (SLICE_X7Y26.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_6 (FF)
  Destination:          prescale_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.033 - 0.045)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_6 to prescale_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.XQ       Tcko                  0.591   prescale_cnt<6>
                                                       prescale_cnt_6
    SLICE_X6Y28.F3       net (fanout=2)        0.670   prescale_cnt<6>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X7Y26.SR       net (fanout=6)        1.170   freq38400_not0002_inv
    SLICE_X7Y26.CLK      Tsrck                 0.867   prescale_cnt<0>
                                                       prescale_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (2.842ns logic, 2.191ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_7 (FF)
  Destination:          prescale_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.033 - 0.045)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_7 to prescale_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.YQ       Tcko                  0.580   prescale_cnt<6>
                                                       prescale_cnt_7
    SLICE_X6Y28.F1       net (fanout=2)        0.501   prescale_cnt<7>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X7Y26.SR       net (fanout=6)        1.170   freq38400_not0002_inv
    SLICE_X7Y26.CLK      Tsrck                 0.867   prescale_cnt<0>
                                                       prescale_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (2.831ns logic, 2.022ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_9 (FF)
  Destination:          prescale_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.033 - 0.047)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_9 to prescale_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.YQ       Tcko                  0.580   prescale_cnt<8>
                                                       prescale_cnt_9
    SLICE_X6Y28.F2       net (fanout=2)        0.377   prescale_cnt<9>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X7Y26.SR       net (fanout=6)        1.170   freq38400_not0002_inv
    SLICE_X7Y26.CLK      Tsrck                 0.867   prescale_cnt<0>
                                                       prescale_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (2.831ns logic, 1.898ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point prescale_cnt_1 (SLICE_X7Y26.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_6 (FF)
  Destination:          prescale_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.033 - 0.045)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_6 to prescale_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.XQ       Tcko                  0.591   prescale_cnt<6>
                                                       prescale_cnt_6
    SLICE_X6Y28.F3       net (fanout=2)        0.670   prescale_cnt<6>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X7Y26.SR       net (fanout=6)        1.170   freq38400_not0002_inv
    SLICE_X7Y26.CLK      Tsrck                 0.867   prescale_cnt<0>
                                                       prescale_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (2.842ns logic, 2.191ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_7 (FF)
  Destination:          prescale_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.033 - 0.045)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_7 to prescale_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.YQ       Tcko                  0.580   prescale_cnt<6>
                                                       prescale_cnt_7
    SLICE_X6Y28.F1       net (fanout=2)        0.501   prescale_cnt<7>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X7Y26.SR       net (fanout=6)        1.170   freq38400_not0002_inv
    SLICE_X7Y26.CLK      Tsrck                 0.867   prescale_cnt<0>
                                                       prescale_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (2.831ns logic, 2.022ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_cnt_9 (FF)
  Destination:          prescale_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.033 - 0.047)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_cnt_9 to prescale_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.YQ       Tcko                  0.580   prescale_cnt<8>
                                                       prescale_cnt_9
    SLICE_X6Y28.F2       net (fanout=2)        0.377   prescale_cnt<9>
    SLICE_X6Y28.X        Tilo                  0.692   freq38400_cmp_eq000037
                                                       freq38400_cmp_eq000037
    SLICE_X6Y26.F2       net (fanout=1)        0.351   freq38400_cmp_eq000037
    SLICE_X6Y26.X        Tilo                  0.692   freq38400_not0002_inv
                                                       freq38400_cmp_eq000039
    SLICE_X7Y26.SR       net (fanout=6)        1.170   freq38400_not0002_inv
    SLICE_X7Y26.CLK      Tsrck                 0.867   prescale_cnt<0>
                                                       prescale_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (2.831ns logic, 1.898ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_vsync/capture_lo_13 (SLICE_X21Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_vsync/cnt_lo_13 (FF)
  Destination:          cnt_vsync/capture_lo_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.307 - 0.264)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_vsync/cnt_lo_13 to cnt_vsync/capture_lo_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.YQ      Tcko                  0.464   cnt_vsync/cnt_lo<12>
                                                       cnt_vsync/cnt_lo_13
    SLICE_X21Y27.BX      net (fanout=2)        0.375   cnt_vsync/cnt_lo<13>
    SLICE_X21Y27.CLK     Tckdi       (-Th)    -0.089   cnt_vsync/capture_lo<13>
                                                       cnt_vsync/capture_lo_13
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.553ns logic, 0.375ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point cnt_vsync/capture_hi_15 (SLICE_X23Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_vsync/cnt_hi_15 (FF)
  Destination:          cnt_vsync/capture_hi_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.281 - 0.268)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_vsync/cnt_hi_15 to cnt_vsync/capture_hi_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.YQ      Tcko                  0.464   cnt_vsync/cnt_hi<14>
                                                       cnt_vsync/cnt_hi_15
    SLICE_X23Y29.BX      net (fanout=2)        0.372   cnt_vsync/cnt_hi<15>
    SLICE_X23Y29.CLK     Tckdi       (-Th)    -0.089   cnt_vsync/capture_hi<15>
                                                       cnt_vsync/capture_hi_15
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.553ns logic, 0.372ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt_vsync/capture_hi_11 (SLICE_X23Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_vsync/cnt_hi_11 (FF)
  Destination:          cnt_vsync/capture_hi_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.277 - 0.265)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_vsync/cnt_hi_11 to cnt_vsync/capture_hi_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.YQ      Tcko                  0.464   cnt_vsync/cnt_hi<10>
                                                       cnt_vsync/cnt_hi_11
    SLICE_X23Y27.BX      net (fanout=2)        0.389   cnt_vsync/cnt_hi<11>
    SLICE_X23Y27.CLK     Tckdi       (-Th)    -0.089   cnt_vsync/capture_hi<11>
                                                       cnt_vsync/capture_hi_11
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.553ns logic, 0.389ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_1/SR
  Location pin: SLICE_X19Y49.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_1/SR
  Location pin: SLICE_X19Y49.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_2/SR
  Location pin: SLICE_X19Y49.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.609|         |         |    3.754|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 884 paths, 0 nets, and 228 connections

Design statistics:
   Minimum period:   5.609ns{1}   (Maximum frequency: 178.285MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 11 18:12:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



