$date
	Sun Oct 23 09:56:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#804922
b100 &
b100 %
1$
b100 !
1"
#804923
0"
#804926
b10 &
b10 %
#804930
b1 &
b1 %
1#
#804934
b0 &
0#
b0 %
0$
#1809731
b1101 !
1"
#1809734
b1101 &
b1101 %
1$
#1809735
0"
#1809738
b101000 &
b101000 %
#1809742
b10100 &
b10100 %
#1809746
b1010 &
b1010 %
#1809750
b101 &
b101 %
#1809754
b10000 &
b10000 %
#1809758
b1000 &
b1000 %
#1809762
b100 &
b100 %
#1809766
b10 &
b10 %
#1809770
b1 &
b1 %
1#
#1809774
b0 &
0#
b0 %
0$
#2849834
b1 &
b1 %
1$
b1 !
1"
#2849835
0"
#2849838
1#
#2849842
b0 &
b0 %
0#
0$
#4500012
