# CPLD Digital Clock Project

I was team lead for a final class project to build a digital clock using a Xilinx CPLD.

We brainstormed an original design, purchased our components, wrote our code in VHDL, and 3D printed a case.

Our VHDL code is in FinalDisplay.vhd