;redcode
;assert 1
	SPL -0, #-22
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	SLT 121, -200
	MOV -1, <-20
	SPL @12, #220
	SPL @12, #220
	SLT -1, <-20
	JMN <121, 103
	SLT -1, <-20
	CMP 12, @10
	SUB #12, @220
	SLT 20, 12
	SUB 512, @220
	SLT @-121, 100
	SLT 20, 12
	SUB @121, 103
	JMZ -1, @-20
	JMZ -1, @-20
	SUB -0, <-720
	SUB 512, @220
	SUB 512, @220
	SUB 512, @220
	SUB 512, @220
	ADD 400, 62
	ADD @-121, 102
	ADD @-121, 102
	MOV -1, <-20
	SLT 101, <-801
	MOV @121, 106
	SLT 20, 12
	SLT 20, 12
	DJN -1, @-20
	CMP #30, <4
	CMP @30, 4
	CMP #30, <4
	ADD 210, 63
	ADD #30, <4
	CMP 101, <-1
	JMN @2, -1
	SPL @2, -1
	JMN <-120, 100
	ADD 210, 60
	CMP @30, 4
	MOV -1, <-26
	MOV -1, <-26
