  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/test.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/in.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/out.golden.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/test_func.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'package.output.file=C:\Users\steve\thesis-monte-carlo\GBM\output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14)
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 5.648 seconds; current allocated memory: 620.230 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/steve/thesis-monte-carlo/test.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 622.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 856 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_1> at C:/Users/steve/thesis-monte-carlo/test.c:11:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_15_2> at C:/Users/steve/thesis-monte-carlo/test.c:15:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_3' is marked as complete unroll implied by the pipeline pragma (C:/Users/steve/thesis-monte-carlo/test.c:17:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_3' (C:/Users/steve/thesis-monte-carlo/test.c:17:26) in function 'GBM' completely with a factor of 49 (C:/Users/steve/thesis-monte-carlo/test.c:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'S' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/test.c:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/test.c:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/test.c:11:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.163 seconds; current allocated memory: 624.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 624.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 630.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 632.215 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 655.586 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 667.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GBM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 670.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 671.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_15_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.824 seconds; current allocated memory: 685.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (9.064ns) exceeds the target (target clock period: 8.000ns, clock uncertainty: 0.960ns, effective delay budget: 7.040ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/test.c:19) (9.06355 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.093 seconds; current allocated memory: 696.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 697.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 697.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 699.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_6_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_18_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 724.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/sigma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GBM' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'S', 'S0', 'r', 'sigma', 'T', 'random_increments' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.47 seconds; current allocated memory: 746.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 748.062 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 758.055 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GBM.
INFO: [VLOG 209-307] Generating Verilog RTL for GBM.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 110.33 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jan  9 03:47:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/hls_data.json outdir=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip srcdir=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/misc
INFO: Copied 12 verilog file(s) to C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/hdl/verilog
INFO: Copied 12 vhdl file(s) to C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/drivers
Generating 6 subcores in C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/hdl/ip.tmp:
impl/misc/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
impl/misc/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
impl/misc/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
impl/misc/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
impl/misc/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
impl/misc/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 618.770 ; gain = 190.152
INFO: Using COE_DIR=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/hdl/verilog
INFO: Generating GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: Done generating GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: Generating GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: Done generating GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: Generating GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip via file impl/misc/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: Done generating GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip via file impl/misc/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO: Generating GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip via file impl/misc/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip'...
INFO: Done generating GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip via file impl/misc/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
INFO: Generating GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip via file impl/misc/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: Done generating GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip via file impl/misc/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
INFO: Generating GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: Done generating GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/hdl/vhdl/GBM.vhd (GBM)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/component.xml
Generating XO file: Userssteve hesis-monte-carloGBMoutput.xo in directory C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls
Running: package_xo -xo_path {C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/Userssteve hesis-monte-carloGBMoutput.xo} -kernel_xml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/kernel.xml -kernel_name GBM -ip_directory C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip -kernel_files C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/../../../../test.c -hls_directory C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/hls_files -kernel_json C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/hls_data.json
INFO: Created IP archive C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/xilinx_com_hls_GBM_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 03:47:55 2025...
ERROR: Export output file does not exist: C:/Users/steve/thesis-monte-carlo/GBM/gbm/Userssteve hesis-monte-carloGBMoutput.xo
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 4 seconds. Total elapsed time: 70.317 seconds; peak allocated memory: 761.125 MB.
