
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xcku060-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.680 ; gain = 232.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rst_gen' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/rst_gen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rst_gen' (3#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/rst_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'SiTCP_top' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_top.v:25]
	Parameter TIM_PERIOD bound to: 8'b10010110 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_top.v:88]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_top.v:89]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_top.v:91]
INFO: [Synth 8-6157] synthesizing module 'gig_ethernet_pcs_pma_0' [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/gig_ethernet_pcs_pma_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gig_ethernet_pcs_pma_0' (4#1) [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/gig_ethernet_pcs_pma_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'WRAP_SiTCP_GMII_XCKU_32K' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/WRAP_SiTCP_GMII_XCKU_32K.V:28]
	Parameter TIM_PERIOD bound to: 8'b10010110 
INFO: [Synth 8-6157] synthesizing module 'TIMER' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b10010100 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (5#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/TIMER.v:13]
INFO: [Synth 8-6157] synthesizing module 'SiTCP_XCKU_32K_BBT_V110' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_XCKU_32K_BBT_V110.V:28]
INFO: [Synth 8-6155] done synthesizing module 'SiTCP_XCKU_32K_BBT_V110' (6#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_XCKU_32K_BBT_V110.V:28]
INFO: [Synth 8-6155] done synthesizing module 'WRAP_SiTCP_GMII_XCKU_32K' (7#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/WRAP_SiTCP_GMII_XCKU_32K.V:28]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SITCP_inst'. This will prevent further optimization [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_top.v:147]
INFO: [Synth 8-6155] done synthesizing module 'SiTCP_top' (8#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'fifo_trans_width' [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/fifo_trans_width_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_trans_width' (9#1) [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/fifo_trans_width_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscq_init' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_init.v:23]
	Parameter ST_IDLE bound to: 4'b0000 
	Parameter ST_INST bound to: 4'b0001 
	Parameter ST_DATA bound to: 4'b0010 
	Parameter ST_DONE bound to: 4'b0011 
INFO: [Synth 8-6157] synthesizing module 'riscq_init_fifo' [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/riscq_init_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscq_init_fifo' (10#1) [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/riscq_init_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element r_state_cnt_reg was removed.  [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_init.v:97]
INFO: [Synth 8-4471] merging register 'r_data_init_done_reg' into 'r_inst_init_done_reg' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_init.v:84]
WARNING: [Synth 8-6014] Unused sequential element r_data_init_done_reg was removed.  [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_init.v:84]
INFO: [Synth 8-6155] done synthesizing module 'riscq_init' (11#1) [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_init.v:23]
INFO: [Synth 8-6157] synthesizing module 'riscq_soc' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq_soc.v:23]
INFO: [Synth 8-6157] synthesizing module 'riscq' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v:25]
INFO: [Synth 8-6155] done synthesizing module 'riscq' (12#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v:25]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/inst_rom.v:25]
INFO: [Synth 8-6157] synthesizing module 'riscq_rom' [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/riscq_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscq_rom' (13#1) [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/riscq_rom_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element r_dout_sel_reg was removed.  [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/inst_rom.v:96]
WARNING: [Synth 8-6014] Unused sequential element r_rst_reg was removed.  [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/inst_rom.v:102]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (14#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/inst_rom.v:25]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/data_ram.v:23]
	Parameter DATA_SEL bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'riscq_ram' [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/riscq_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscq_ram' (15#1) [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/.Xil/Vivado-11192-DESKTOP-3GJBP8L/realtime/riscq_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (16#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/data_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'riscq_soc' (17#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq_soc.v:23]
INFO: [Synth 8-6157] synthesizing module 'user_regs' [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/user_regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'user_regs' (18#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/user_regs.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_vio'. This will prevent further optimization [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/top.v:88]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_user_regs'. This will prevent further optimization [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/top.v:195]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_riscq_init'. This will prevent further optimization [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/top.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_riscq_soc'. This will prevent further optimization [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/top.v:174]
WARNING: [Synth 8-3848] Net o_test in module/entity top does not have driver. [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/top.v:36]
WARNING: [Synth 8-3848] Net w_we_ext in module/entity top does not have driver. [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/top.v:75]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/top.v:23]
WARNING: [Synth 8-3331] design data_ram has unconnected port i_daddr[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port i_daddr[0]
WARNING: [Synth 8-3331] design top has unconnected port o_test
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.902 ; gain = 322.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1444.816 ; gain = 340.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1444.816 ; gain = 340.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1444.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'u_SiTCP_top/u_gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'u_SiTCP_top/u_gig_ethernet_pcs_pma_0'
Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_rom/riscq_rom/riscq_rom_in_context.xdc] for cell 'u_riscq_soc/u_inst_rom/u_riscq_rom'
Finished Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_rom/riscq_rom/riscq_rom_in_context.xdc] for cell 'u_riscq_soc/u_inst_rom/u_riscq_rom'
Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_ram/riscq_ram/riscq_ram_in_context.xdc] for cell 'u_riscq_soc/u_data_ram/u_riscq_ram'
Finished Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_ram/riscq_ram/riscq_ram_in_context.xdc] for cell 'u_riscq_soc/u_data_ram/u_riscq_ram'
Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_init_fifo/riscq_init_fifo/riscq_init_fifo_in_context.xdc] for cell 'u_riscq_init/u_riscq_init_fifo'
Finished Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/riscq_init_fifo/riscq_init_fifo/riscq_init_fifo_in_context.xdc] for cell 'u_riscq_init/u_riscq_init_fifo'
Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/fifo_trans_width/fifo_trans_width/fifo_trans_width_in_context.xdc] for cell 'u_fifo_trans_width'
Finished Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/fifo_trans_width/fifo_trans_width/fifo_trans_width_in_context.xdc] for cell 'u_fifo_trans_width'
Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/vio_0/vio_0/vio_0_in_context.xdc] for cell 'u_vio'
Finished Parsing XDC File [f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/vio_0/vio_0/vio_0_in_context.xdc] for cell 'u_vio'
Parsing XDC File [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1524.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1524.699 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_fifo_trans_width' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_vio' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_riscq_init/u_riscq_init_fifo' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_riscq_soc/u_data_ram/u_riscq_ram' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_riscq_soc/u_inst_rom/u_riscq_rom' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.797 ; gain = 430.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku060-ffva1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.797 ; gain = 430.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_gtp_clk_n. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_gtp_clk_n. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for i_gtp_clk_p. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_gtp_clk_p. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for i_phy_rxn. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_phy_rxn. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for i_phy_rxp. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_phy_rxp. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for o_phy_txn. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_phy_txn. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for o_phy_txp. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_phy_txp. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_n. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_n. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_p. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_p. (constraint file  f:/qbit/qubit_1.0/RISCQv1.1/ip_repos/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for u_SiTCP_top/u_gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_riscq_soc/u_inst_rom/u_riscq_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_riscq_soc/u_data_ram/u_riscq_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_riscq_init/u_riscq_init_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_fifo_trans_width. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.797 ; gain = 430.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v:225]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1534.797 ; gain = 430.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 175   
	               24 Bit    Registers := 64    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 90    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   6 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 229   
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rst_gen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module WRAP_SiTCP_GMII_XCKU_32K 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module riscq_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module riscq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 94    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module inst_rom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module data_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
	               24 Bit    Registers := 64    
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 133   
Module riscq_soc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module user_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 72    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2760 (col length:120)
BRAMs: 2160 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'r_xidata_reg' and it is trimmed from '32' to '31' bits. [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/riscq.v:144]
WARNING: [Synth 8-3331] design data_ram has unconnected port i_daddr[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port i_daddr[0]
WARNING: [Synth 8-3331] design top has unconnected port o_test
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1554.859 ; gain = 450.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1649.160 ; gain = 544.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2029.383 ; gain = 924.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2031.516 ; gain = 926.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin u_user_regs:i_we_ext to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2031.516 ; gain = 926.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2031.516 ; gain = 926.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2031.516 ; gain = 926.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2031.516 ; gain = 926.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2031.516 ; gain = 926.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2031.516 ; gain = 926.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |SiTCP_XCKU_32K_BBT_V110 |         1|
|2     |gig_ethernet_pcs_pma_0  |         1|
|3     |riscq_init_fifo         |         1|
|4     |riscq_ram               |         1|
|5     |riscq_rom               |         1|
|6     |vio_0                   |         1|
|7     |clk_wiz_0               |         1|
|8     |fifo_trans_width        |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |SiTCP_XCKU_32K_BBT_V110 |     1|
|2     |clk_wiz_0               |     1|
|3     |fifo_trans_width        |     1|
|4     |gig_ethernet_pcs_pma_0  |     1|
|5     |riscq_init_fifo         |     1|
|6     |riscq_ram               |     1|
|7     |riscq_rom               |     1|
|8     |vio_0                   |     1|
|9     |CARRY8                  |    37|
|10    |LUT1                    |    18|
|11    |LUT2                    |   172|
|12    |LUT3                    |   267|
|13    |LUT4                    |   256|
|14    |LUT5                    |   334|
|15    |LUT6                    |  2761|
|16    |MUXF7                   |   890|
|17    |MUXF8                   |   299|
|18    |FDCE                    |    42|
|19    |FDPE                    |     4|
|20    |FDRE                    |  7236|
|21    |OBUF                    |     2|
|22    |OBUFT                   |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         | 12953|
|2     |  u_SiTCP_top    |SiTCP_top                |   485|
|3     |    SITCP_inst   |WRAP_SiTCP_GMII_XCKU_32K |   437|
|4     |      TIMER      |TIMER                    |    89|
|5     |  u_riscq_init   |riscq_init               |    88|
|6     |  u_riscq_soc    |riscq_soc                |  8848|
|7     |    u_data_ram   |data_ram                 |  5334|
|8     |    u_inst_rom   |inst_rom                 |   255|
|9     |    u_riscq      |riscq                    |  3259|
|10    |  u_user_regs    |user_regs                |  3404|
|11    |  u_rst_gen_200m |rst_gen                  |     9|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2031.516 ; gain = 926.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 2031.516 ; gain = 836.832
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2031.516 ; gain = 926.812
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_XCKU_32K_BBT_V110.edf]
Finished Parsing EDIF File [F:/qbit/qubit_1.0/RISCQv1.1/src/hdl/sitcp/SiTCP_XCKU_32K_BBT_V110.edf]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2051.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2060.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2060.699 ; gain = 1579.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2060.699 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/qbit/qubit_1.0/RISCQv1.1/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 10:42:32 2024...
