

================================================================
== Vitis HLS Report for 'dot_matrix'
================================================================
* Date:           Sat Jan 22 18:32:56 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dot_mat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      214|      214|  2.140 us|  2.140 us|  215|  215|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- i_cycle     |      213|      213|        71|          -|          -|     3|        no|
        | + j_cycle    |       63|       63|        21|          -|          -|     3|        no|
        |  ++ k_cycle  |       17|       17|        13|          2|          2|     3|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 20 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 19 18 
18 --> 6 
19 --> 4 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 2048, void @empty_11, void @empty_0, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_14, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %c" [dot_mat/dot_matrix.cpp:4]   --->   Operation 35 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b" [dot_mat/dot_matrix.cpp:4]   --->   Operation 36 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %a" [dot_mat/dot_matrix.cpp:4]   --->   Operation 37 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %c_read, i32 2, i32 31" [dot_mat/dot_matrix.cpp:17]   --->   Operation 38 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i30 %trunc_ln17_1" [dot_mat/dot_matrix.cpp:17]   --->   Operation 39 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln17 = br void" [dot_mat/dot_matrix.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln17_1, void %0_end, i2 0, void" [dot_mat/dot_matrix.cpp:17]   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.56ns)   --->   "%add_ln17_1 = add i2 %i, i2 1" [dot_mat/dot_matrix.cpp:17]   --->   Operation 42 'add' 'add_ln17_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i2 %i" [dot_mat/dot_matrix.cpp:17]   --->   Operation 43 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.95ns)   --->   "%icmp_ln17 = icmp_eq  i2 %i, i2 3" [dot_mat/dot_matrix.cpp:17]   --->   Operation 44 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %0_begin, void" [dot_mat/dot_matrix.cpp:17]   --->   Operation 46 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [dot_mat/dot_matrix.cpp:17]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i4 %shl_ln" [dot_mat/dot_matrix.cpp:17]   --->   Operation 48 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%sub_ln30 = sub i5 %zext_ln17_1, i5 %zext_ln17" [dot_mat/dot_matrix.cpp:30]   --->   Operation 49 'sub' 'sub_ln30' <Predicate = (!icmp_ln17)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i" [dot_mat/dot_matrix.cpp:17]   --->   Operation 50 'zext' 'i_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%empty_19 = sub i4 %shl_ln, i4 %i_cast" [dot_mat/dot_matrix.cpp:17]   --->   Operation 51 'sub' 'empty_19' <Predicate = (!icmp_ln17)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %i, i4 0" [dot_mat/dot_matrix.cpp:17]   --->   Operation 52 'bitconcatenate' 'shl_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i6 %shl_ln17_1" [dot_mat/dot_matrix.cpp:17]   --->   Operation 53 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i4 %shl_ln" [dot_mat/dot_matrix.cpp:17]   --->   Operation 54 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%sub_ln17 = sub i7 %zext_ln17_2, i7 %zext_ln17_3" [dot_mat/dot_matrix.cpp:17]   --->   Operation 55 'sub' 'sub_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i7 %sub_ln17" [dot_mat/dot_matrix.cpp:17]   --->   Operation 56 'sext' 'sext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln17 = add i32 %sext_ln17_1, i32 %a_read" [dot_mat/dot_matrix.cpp:17]   --->   Operation 57 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [dot_mat/dot_matrix.cpp:17]   --->   Operation 58 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln17, i32 2, i32 31" [dot_mat/dot_matrix.cpp:22]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i5 %sub_ln30" [dot_mat/dot_matrix.cpp:20]   --->   Operation 60 'sext' 'sext_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.49ns)   --->   "%add_ln30 = add i31 %sext_ln20, i31 %sext_ln17" [dot_mat/dot_matrix.cpp:30]   --->   Operation 61 'add' 'add_ln30' <Predicate = (!icmp_ln17)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [dot_mat/dot_matrix.cpp:35]   --->   Operation 62 'ret' 'ret_ln35' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [dot_mat/dot_matrix.cpp:17]   --->   Operation 63 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i30 %trunc_ln" [dot_mat/dot_matrix.cpp:30]   --->   Operation 64 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i31 %add_ln30" [dot_mat/dot_matrix.cpp:30]   --->   Operation 65 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln30_1" [dot_mat/dot_matrix.cpp:30]   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (7.30ns)   --->   "%p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 3" [dot_mat/dot_matrix.cpp:30]   --->   Operation 67 'writereq' 'p_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln20 = br void" [dot_mat/dot_matrix.cpp:20]   --->   Operation 68 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.05>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln20, void, i2 0, void %0_begin" [dot_mat/dot_matrix.cpp:20]   --->   Operation 69 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %j, i2 1" [dot_mat/dot_matrix.cpp:20]   --->   Operation 70 'add' 'add_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp_eq  i2 %j, i2 3" [dot_mat/dot_matrix.cpp:20]   --->   Operation 71 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 72 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split2, void %0_end" [dot_mat/dot_matrix.cpp:20]   --->   Operation 73 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j" [dot_mat/dot_matrix.cpp:20]   --->   Operation 74 'zext' 'j_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.73ns)   --->   "%empty_21 = add i4 %empty_19, i4 %j_cast" [dot_mat/dot_matrix.cpp:17]   --->   Operation 75 'add' 'empty_21' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_21" [dot_mat/dot_matrix.cpp:17]   --->   Operation 76 'zext' 'p_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%c_t_addr = getelementptr i32 %c_t, i32 0, i32 %p_cast" [dot_mat/dot_matrix.cpp:17]   --->   Operation 77 'getelementptr' 'c_t_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%c_t_load = load i4 %c_t_addr" [dot_mat/dot_matrix.cpp:27]   --->   Operation 78 'load' 'c_t_load' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [dot_mat/dot_matrix.cpp:20]   --->   Operation 79 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (2.32ns)   --->   "%c_t_load = load i4 %c_t_addr" [dot_mat/dot_matrix.cpp:27]   --->   Operation 80 'load' 'c_t_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %j, i2 0" [dot_mat/dot_matrix.cpp:25]   --->   Operation 81 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %shl_ln1" [dot_mat/dot_matrix.cpp:22]   --->   Operation 82 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln22 = br void" [dot_mat/dot_matrix.cpp:22]   --->   Operation 83 'br' 'br_ln22' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%k = phi i2 %add_ln22, void %.split, i2 0, void %.split2" [dot_mat/dot_matrix.cpp:24]   --->   Operation 84 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp_eq  i2 %k, i2 3" [dot_mat/dot_matrix.cpp:22]   --->   Operation 85 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void" [dot_mat/dot_matrix.cpp:22]   --->   Operation 86 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %k" [dot_mat/dot_matrix.cpp:24]   --->   Operation 87 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.49ns)   --->   "%add_ln24 = add i31 %zext_ln24, i31 %sext_ln30" [dot_mat/dot_matrix.cpp:24]   --->   Operation 88 'add' 'add_ln24' <Predicate = (!icmp_ln22)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 89 [1/1] (1.56ns)   --->   "%add_ln22 = add i2 %k, i2 1" [dot_mat/dot_matrix.cpp:22]   --->   Operation 89 'add' 'add_ln22' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i31 %add_ln24" [dot_mat/dot_matrix.cpp:24]   --->   Operation 90 'sext' 'sext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln24" [dot_mat/dot_matrix.cpp:24]   --->   Operation 91 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 92 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln25_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %k, i4 0" [dot_mat/dot_matrix.cpp:25]   --->   Operation 93 'bitconcatenate' 'shl_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %shl_ln25_1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 94 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln25_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k, i2 0" [dot_mat/dot_matrix.cpp:25]   --->   Operation 95 'bitconcatenate' 'shl_ln25_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i4 %shl_ln25_2" [dot_mat/dot_matrix.cpp:25]   --->   Operation 96 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.82ns)   --->   "%sub_ln25 = sub i7 %zext_ln25, i7 %zext_ln25_1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 97 'sub' 'sub_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i7 %sub_ln25" [dot_mat/dot_matrix.cpp:25]   --->   Operation 98 'sext' 'sext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %sext_ln25_1, i32 %b_read" [dot_mat/dot_matrix.cpp:25]   --->   Operation 99 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 100 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln25_1 = add i32 %add_ln25, i32 %zext_ln22" [dot_mat/dot_matrix.cpp:25]   --->   Operation 100 'add' 'add_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln25_1, i32 2, i32 31" [dot_mat/dot_matrix.cpp:25]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 102 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i30 %trunc_ln1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 103 'sext' 'sext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln25" [dot_mat/dot_matrix.cpp:25]   --->   Operation 104 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 105 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 105 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 107 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 107 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 108 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 109 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 109 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 110 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 111 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 111 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 112 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 113 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 113 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 114 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 115 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 115 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 116 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 116 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 117 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 117 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [dot_mat/dot_matrix.cpp:25]   --->   Operation 118 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [dot_mat/dot_matrix.cpp:27]   --->   Operation 119 'mul' 'mul_ln27' <Predicate = (!icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%empty_22 = phi i32 %add_ln27, void %.split, i32 %c_t_load, void %.split2" [dot_mat/dot_matrix.cpp:27]   --->   Operation 120 'phi' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 121 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [dot_mat/dot_matrix.cpp:27]   --->   Operation 122 'mul' 'mul_ln27' <Predicate = (!icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.55>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_7" [dot_mat/dot_matrix.cpp:22]   --->   Operation 123 'specpipeline' 'specpipeline_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dot_mat/dot_matrix.cpp:22]   --->   Operation 124 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln27 = add i32 %mul_ln27, i32 %empty_22" [dot_mat/dot_matrix.cpp:27]   --->   Operation 125 'add' 'add_ln27' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln27 = store i32 %empty_22, i4 %c_t_addr" [dot_mat/dot_matrix.cpp:27]   --->   Operation 127 'store' 'store_ln27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 128 [1/1] (7.30ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %empty_22, i4 15" [dot_mat/dot_matrix.cpp:30]   --->   Operation 128 'write' 'write_ln30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 7.30>
ST_20 : Operation 130 [5/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 130 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 131 [4/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 131 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 132 [3/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 132 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 133 [2/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 133 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 134 [1/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 134 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin" [dot_mat/dot_matrix.cpp:33]   --->   Operation 135 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', dot_mat/dot_matrix.cpp:17) with incoming values : ('add_ln17_1', dot_mat/dot_matrix.cpp:17) [24]  (1.59 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'phi' operation ('i', dot_mat/dot_matrix.cpp:17) with incoming values : ('add_ln17_1', dot_mat/dot_matrix.cpp:17) [24]  (0 ns)
	'sub' operation ('sub_ln17', dot_mat/dot_matrix.cpp:17) [40]  (1.83 ns)
	'add' operation ('add_ln17', dot_mat/dot_matrix.cpp:17) [42]  (2.55 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', dot_mat/dot_matrix.cpp:30) [49]  (0 ns)
	bus request on port 'gmem' (dot_mat/dot_matrix.cpp:30) [50]  (7.3 ns)

 <State 4>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j', dot_mat/dot_matrix.cpp:20) with incoming values : ('add_ln20', dot_mat/dot_matrix.cpp:20) [53]  (0 ns)
	'add' operation ('empty_21', dot_mat/dot_matrix.cpp:17) [61]  (1.74 ns)
	'getelementptr' operation ('c_t_addr', dot_mat/dot_matrix.cpp:17) [63]  (0 ns)
	'load' operation ('c_t_load', dot_mat/dot_matrix.cpp:27) on array 'c_t' [64]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('c_t_load', dot_mat/dot_matrix.cpp:27) on array 'c_t' [64]  (2.32 ns)

 <State 6>: 2.49ns
The critical path consists of the following:
	'phi' operation ('k', dot_mat/dot_matrix.cpp:24) with incoming values : ('add_ln22', dot_mat/dot_matrix.cpp:22) [69]  (0 ns)
	'add' operation ('add_ln24', dot_mat/dot_matrix.cpp:24) [79]  (2.49 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', dot_mat/dot_matrix.cpp:24) [81]  (0 ns)
	bus request on port 'gmem' (dot_mat/dot_matrix.cpp:24) [82]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (dot_mat/dot_matrix.cpp:24) [82]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (dot_mat/dot_matrix.cpp:24) [82]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (dot_mat/dot_matrix.cpp:24) [82]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (dot_mat/dot_matrix.cpp:24) [82]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (dot_mat/dot_matrix.cpp:24) [82]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (dot_mat/dot_matrix.cpp:24) [82]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (dot_mat/dot_matrix.cpp:24) [83]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (dot_mat/dot_matrix.cpp:25) [96]  (7.3 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', dot_mat/dot_matrix.cpp:27) [97]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', dot_mat/dot_matrix.cpp:27) [97]  (6.91 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln27', dot_mat/dot_matrix.cpp:27) [98]  (2.55 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (dot_mat/dot_matrix.cpp:30) [102]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (dot_mat/dot_matrix.cpp:30) [105]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (dot_mat/dot_matrix.cpp:30) [105]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (dot_mat/dot_matrix.cpp:30) [105]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (dot_mat/dot_matrix.cpp:30) [105]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (dot_mat/dot_matrix.cpp:30) [105]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
