Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis_test_isim_beh.exe -prj /home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis_test_beh.prj work.IF_analysis_test 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/PLL.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/spi.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/WindowingMult.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/spi.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/SingleBinFFT.vhd" into library work
WARNING:HDLCompiler:946 - "/home/jan/Projekte/RFStuff/FPGA/ADC/SingleBinFFT.vhd" Line 73: Actual for formal port sclr is neither a static name nor a globally static expression
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ADCSynchronizer.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 149716 KB
Fuse CPU Usage: 1460 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity PLL [pll_default]
Compiling architecture behavioral of entity ADCSynchronizer [adcsynchronizer_default]
Compiling package std_logic_signed
Compiling package bip_utils_pkg_v2_0
Compiling package mult_gen_pkg_v11_2
Compiling architecture behavioral of entity mult_gen_v11_2 [\mult_gen_v11_2(0,0,"spartan6",1...]
Compiling architecture windowingmult_a of entity WindowingMult [windowingmult_default]
Compiling architecture behavioral of entity SingleBinFFT [singlebinfft_default]
Compiling architecture behavioral of entity spi_slave [\spi_slave(16)\]
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture spi_a of entity spi [spi_default]
Compiling architecture behavioral of entity IF_analysis [if_analysis_default]
Compiling architecture behavior of entity if_analysis_test
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 55 VHDL Units
Built simulation executable /home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis_test_isim_beh.exe
Fuse Memory Usage: 743632 KB
Fuse CPU Usage: 2070 ms
GCC CPU Usage: 4530 ms
