<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title></title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 15:44:12 on 05/29/2020 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>-- VHDL Entity alien_game_lib.c4_t4_shield_reset.symbol</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - USER.UNKNOWN (QUANG-PHAN)</span>
<span class=C>--          at - 21:55:03 05&#47;28&#47;2020</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> c4_t4_shield_reset <span class=K>IS</span>
   <span class=K>PORT</span>(
      clk   : <span class=A>IN</span>     <span class=T>std_logic</span>;
      rst_n : <span class=A>IN</span>     <span class=T>std_logic</span>;
      done  : <span class=A>OUT</span>    <span class=T>std_logic</span>;
      s_rst : <span class=A>OUT</span>    <span class=T>std_logic</span>
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> c4_t4_shield_reset ;

<span class=C>--</span>
<span class=C>-- VHDL Architecture alien_game_lib.c4_t4_shield_reset.fsm</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - USER.UNKNOWN (QUANG-PHAN)</span>
<span class=C>--          at - 21:55:03 05&#47;28&#47;2020</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ARCHITECTURE</span> fsm <span class=K>OF</span> c4_t4_shield_reset <span class=K>IS</span>

   <span class=C>-- Architecture Declarations</span>
   <span class=K>SIGNAL</span> counter : <span class=T>integer</span> <span class=K>RANGE</span> 4 <span class=K>DOWNTO</span> 0;

   <span class=K>TYPE</span> STATE_TYPE <span class=K>IS</span> (
      init,
      wait_5_cycles,
      reset_finish,
      send_done
   );

   <span class=C>-- Declare current and next state signals</span>
   <span class=K>SIGNAL</span> current_state : STATE_TYPE;
   <span class=K>SIGNAL</span> next_state : STATE_TYPE;

   <span class=C>-- Declare any pre-registered internal signals</span>
   <span class=K>SIGNAL</span> done_int : <span class=T>std_logic</span> ;
   <span class=K>SIGNAL</span> s_rst_int : <span class=T>std_logic</span> ;

<span class=K>BEGIN</span>

   <span class=C>-----------------------------------------------------------------</span>
   clocked_proc : <span class=K>PROCESS</span> (
      clk,
      rst_n
   )
   <span class=C>-----------------------------------------------------------------</span>
   <span class=K>BEGIN</span>
      <span class=K>IF</span> (rst_n = '0') <span class=K>THEN</span>
         current_state <= init;
      <span class=K>ELSIF</span> (clk'<span class=A>EVENT</span> <span class=K>AND</span> clk = '1') <span class=K>THEN</span>
         current_state <= next_state;
         <span class=C>-- Registered output assignments</span>
         done <= done_int;
         s_rst <= s_rst_int;
         <span class=C>-- Default Assignment To Internals</span>
         counter <= 0;

         <span class=C>-- Combined Actions</span>
         <span class=K>CASE</span> current_state <span class=K>IS</span>
            <span class=K>WHEN</span> wait_5_cycles =>
               <span class=K>IF</span> (counter < 4) <span class=K>THEN</span>
                  counter <= counter + 1;
               <span class=K>ELSIF</span> (counter = 4) <span class=K>THEN</span>
                  counter <= 0;
               <span class=K>END</span> <span class=K>IF</span>;
            <span class=K>WHEN</span> <span class=K>OTHERS</span> =>
               <span class=K>NULL</span>;
         <span class=K>END</span> <span class=K>CASE</span>;
      <span class=K>END</span> <span class=K>IF</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> clocked_proc;

   <span class=C>-----------------------------------------------------------------</span>
   nextstate_proc : <span class=K>PROCESS</span> (
      counter,
      current_state
   )
   <span class=C>-----------------------------------------------------------------</span>
   <span class=K>BEGIN</span>
      <span class=K>CASE</span> current_state <span class=K>IS</span>
         <span class=K>WHEN</span> init =>
            next_state <= wait_5_cycles;
         <span class=K>WHEN</span> wait_5_cycles =>
            <span class=K>IF</span> (counter < 4) <span class=K>THEN</span>
               next_state <= wait_5_cycles;
            <span class=K>ELSIF</span> (counter = 4) <span class=K>THEN</span>
               next_state <= reset_finish;
            <span class=K>ELSE</span>
               next_state <= wait_5_cycles;
            <span class=K>END</span> <span class=K>IF</span>;
         <span class=K>WHEN</span> reset_finish =>
            next_state <= send_done;
         <span class=K>WHEN</span> send_done =>
            next_state <= send_done;
         <span class=K>WHEN</span> <span class=K>OTHERS</span> =>
            next_state <= init;
      <span class=K>END</span> <span class=K>CASE</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> nextstate_proc;

   <span class=C>-----------------------------------------------------------------</span>
   output_proc : <span class=K>PROCESS</span> (
      counter,
      current_state
   )
   <span class=C>-----------------------------------------------------------------</span>
   <span class=K>BEGIN</span>
      <span class=C>-- Default Assignment</span>
      done_int <= '0';
      s_rst_int <= '0';

      <span class=C>-- Combined Actions</span>
      <span class=K>CASE</span> current_state <span class=K>IS</span>
         <span class=K>WHEN</span> init =>
            s_rst_int <= '0';
            done_int <= '0';
         <span class=K>WHEN</span> wait_5_cycles =>
            <span class=K>IF</span> (counter < 4) <span class=K>THEN</span>
            <span class=K>ELSIF</span> (counter = 4) <span class=K>THEN</span>
               s_rst_int <= '1';
            <span class=K>END</span> <span class=K>IF</span>;
         <span class=K>WHEN</span> reset_finish =>
            done_int <= '1';
            s_rst_int <= '1';
         <span class=K>WHEN</span> send_done =>
            done_int <= '0';
            s_rst_int <= '1';
         <span class=K>WHEN</span> <span class=K>OTHERS</span> =>
            <span class=K>NULL</span>;
      <span class=K>END</span> <span class=K>CASE</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> output_proc;

<span class=K>END</span> fsm;</pre>
<SCRIPT SRC="../../scripts/is.js"></SCRIPT><SCRIPT SRC="../../scripts/imageFrame.js"></SCRIPT>
</body>
