mem_init(pri_mem, 0x80000000, 0x4000, ALL_ZERO);
mem_load(pri_mem, 0x80000000, "sdp_pdp_32x16x32_pass_through_int8_0.mem");
mem_init(pri_mem, 0x80800000, 0x4000, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0xcf151400);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x3d65);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x14);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x80f0e8e0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0xb64);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x2400);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x1c0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x800001a0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x3b);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x1f);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x16213a0);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x2);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1100);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x5f24);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x3);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x41f4);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x401);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x14);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0xaa9bbc62);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x1f);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x45);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x8d68);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0xf);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0xc);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0xeb39954f);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x2e00);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x15);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x7346c1c0);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x2b);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x4cf9);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.RDMA_S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_EW_LINE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP.RDMA_D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_ERDMA_CFG_0, 0x21);
reg_write(NVDLA_SDP.RDMA_D_BS_SURFACE_STRIDE_0, 0x9e60);
reg_write(NVDLA_SDP.RDMA_D_BS_LINE_STRIDE_0, 0x940);
reg_write(NVDLA_SDP.RDMA_D_SRC_SURFACE_STRIDE_0, 0x1000);
reg_write(NVDLA_SDP.RDMA_D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_NRDMA_CFG_0, 0x3d);
reg_write(NVDLA_SDP.RDMA_D_BS_BASE_ADDR_LOW_0, 0x9e4ec5e0);
reg_write(NVDLA_SDP.RDMA_D_EW_BASE_ADDR_HIGH_0, 0x3b);
reg_write(NVDLA_SDP.RDMA_D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_BS_BASE_ADDR_HIGH_0, 0xcd);
reg_write(NVDLA_SDP.RDMA_D_DATA_CUBE_HEIGHT_0, 0xf);
reg_write(NVDLA_SDP.RDMA_D_BN_BASE_ADDR_HIGH_0, 0xc3);
reg_write(NVDLA_SDP.RDMA_D_DATA_CUBE_CHANNEL_0, 0x1f);
reg_write(NVDLA_SDP.RDMA_S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_SRC_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_SDP.RDMA_D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.RDMA_D_BN_SURFACE_STRIDE_0, 0x130e0);
reg_write(NVDLA_SDP.RDMA_D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_BN_BASE_ADDR_LOW_0, 0xb941d280);
reg_write(NVDLA_SDP.RDMA_D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_DATA_CUBE_WIDTH_0, 0x1f);
reg_write(NVDLA_SDP.RDMA_D_BRDMA_CFG_0, 0x1b);
reg_write(NVDLA_SDP.RDMA_D_EW_BASE_ADDR_LOW_0, 0xba979de0);
reg_write(NVDLA_SDP.RDMA_D_BS_BATCH_STRIDE_0, 0x85c4fbe0);
reg_write(NVDLA_SDP.RDMA_D_BN_BATCH_STRIDE_0, 0x28ad0a00);
reg_write(NVDLA_SDP.RDMA_D_EW_BATCH_STRIDE_0, 0x522bbcc0);
reg_write(NVDLA_SDP.RDMA_D_EW_SURFACE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP.RDMA_D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_SRC_BASE_ADDR_LOW_0, 0x80000000);
reg_write(NVDLA_SDP.RDMA_D_BN_LINE_STRIDE_0, 0x11e0);
reg_write(NVDLA_PDP.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0x2eb9f0bb);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0x1f);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0x1f);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0x1f);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0xf);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0x10000);
reg_write(NVDLA_PDP.S_STATUS_0, 0x0);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_LOW_0, 0xf1ce9b20);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0xf);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_NAN_FLUSH_TO_ZERO_0, 0x1);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x1000);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0x1000);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0x1f);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x80800000);
reg_write(NVDLA_PDP.D_CYA_0, 0xd76bec80);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_HIGH_0, 0x62);
reg_write(NVDLA_PDP.D_PERF_WRITE_STALL_0, 0x0);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0x2c5f1256);
reg_write(NVDLA_PDP.D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x10000);
reg_write(NVDLA_PDP.D_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP.RDMA_D_OP_ENABLE_0, 0x1);
intr_notify(PDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x80800000, 0x4000, 0x19997af2);
