Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail
system.ngd system.pcf 
Target Device  : xc7z020
Target Package : clg484
Target Speed   : -1
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Mon May 18 17:42:51 2015

WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal adau1761_audio_0_AC_GPIO1_pin connected to top level
   port adau1761_audio_0_AC_GPIO1_pin has been removed.
WARNING:MapLib:701 - Signal adau1761_audio_0_AC_GPIO2_pin connected to top level
   port adau1761_audio_0_AC_GPIO2_pin has been removed.
WARNING:MapLib:701 - Signal adau1761_audio_0_AC_GPIO3_pin connected to top level
   port adau1761_audio_0_AC_GPIO3_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 40 secs 
Total CPU  time at the beginning of Placer: 1 mins 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:95d337b7) REAL time: 1 mins 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:95d337b7) REAL time: 1 mins 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:95d337b7) REAL time: 1 mins 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:407f33cd) REAL time: 2 mins 15 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:407f33cd) REAL time: 2 mins 15 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:407f33cd) REAL time: 2 mins 15 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:407f33cd) REAL time: 2 mins 16 secs 

Phase 8.8  Global Placement
