Analysis & Synthesis report for heladosSA
Wed Aug 22 09:26:30 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |heladosSA|controlador:inst44|y
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: bin2bcd9:inst36
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. SignalTap II Logic Analyzer Settings
 17. Elapsed Time Per Partition
 18. Connections to In-System Debugging Instance "auto_signaltap_0"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 22 09:26:30 2018       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; heladosSA                                   ;
; Top-level Entity Name              ; heladosSA                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,106                                       ;
;     Total combinational functions  ; 934                                         ;
;     Dedicated logic registers      ; 1,676                                       ;
; Total registers                    ; 1676                                        ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 13,312                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; heladosSA          ; heladosSA          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; controlador.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/controlador.vhd                   ;         ;
; mux2a1.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/mux2a1.vhd                        ;         ;
; RELOJ.VHD                        ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/RELOJ.VHD                         ;         ;
; ANTIREBOTE.vhd                   ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/ANTIREBOTE.vhd                    ;         ;
; SUMADOR.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/SUMADOR.vhd                       ;         ;
; registro_sostenimiento.vhd       ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/registro_sostenimiento.vhd        ;         ;
; DECODER_JALEAS.vhd               ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/DECODER_JALEAS.vhd                ;         ;
; DECODER_HELADOS.vhd              ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/DECODER_HELADOS.vhd               ;         ;
; DECODER_FRUTAS.vhd               ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/DECODER_FRUTAS.vhd                ;         ;
; DECODER_DULCES.vhd               ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/DECODER_DULCES.vhd                ;         ;
; decoder_bcda7segmentos.vhd       ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/decoder_bcda7segmentos.vhd        ;         ;
; CONTADOR_BCD.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/CONTADOR_BCD.vhd                  ;         ;
; comparador.vhd                   ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/comparador.vhd                    ;         ;
; CLOCK_DIV_50.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/CLOCK_DIV_50.vhd                  ;         ;
; cinco.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/cinco.vhd                         ;         ;
; bin2bcd9.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Kevin/Documents/PROYECTO HELADOS/bin2bcd9.vhd                      ;         ;
; heladosSA.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Kevin/Documents/PROYECTO HELADOS/heladosSA.bdf                     ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_a124.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/altsyncram_a124.tdf            ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/mux_ssc.tdf                    ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/decode_dvf.tdf                 ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_0ii.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/cntr_0ii.tdf                   ;         ;
; db/cmpr_tgc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/cmpr_tgc.tdf                   ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/cntr_i6j.tdf                   ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/cntr_egi.tdf                   ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/cmpr_qgc.tdf                   ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/cntr_23j.tdf                   ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Kevin/Documents/PROYECTO HELADOS/db/cmpr_ngc.tdf                   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,106       ;
;                                             ;             ;
; Total combinational functions               ; 934         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 521         ;
;     -- 3 input functions                    ; 252         ;
;     -- <=2 input functions                  ; 161         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 865         ;
;     -- arithmetic mode                      ; 69          ;
;                                             ;             ;
; Total registers                             ; 1676        ;
;     -- Dedicated logic registers            ; 1676        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 42          ;
; Total memory bits                           ; 13312       ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 1048        ;
; Total fan-out                               ; 9710        ;
; Average fan-out                             ; 3.46        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |heladosSA                                                                                              ; 934 (3)           ; 1676 (0)     ; 13312       ; 0            ; 0       ; 0         ; 42   ; 0            ; |heladosSA                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |ANTIREBOTE:inst100|                                                                                 ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst100                                                                                                                                                                                                                                                                                                                    ;              ;
;    |ANTIREBOTE:inst17|                                                                                  ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst17                                                                                                                                                                                                                                                                                                                     ;              ;
;    |ANTIREBOTE:inst18|                                                                                  ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst18                                                                                                                                                                                                                                                                                                                     ;              ;
;    |ANTIREBOTE:inst1|                                                                                   ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst1                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ANTIREBOTE:inst2|                                                                                   ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst2                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ANTIREBOTE:inst4|                                                                                   ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst4                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ANTIREBOTE:inst5|                                                                                   ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst5                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ANTIREBOTE:inst6|                                                                                   ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst6                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ANTIREBOTE:inst7|                                                                                   ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst7                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ANTIREBOTE:inst|                                                                                    ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|ANTIREBOTE:inst                                                                                                                                                                                                                                                                                                                       ;              ;
;    |CLOCK_DIV_50:inst3|                                                                                 ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|CLOCK_DIV_50:inst3                                                                                                                                                                                                                                                                                                                    ;              ;
;    |CONTADOR_BCD:inst31|                                                                                ; 20 (20)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|CONTADOR_BCD:inst31                                                                                                                                                                                                                                                                                                                   ;              ;
;    |DECODER_DULCES:inst23|                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|DECODER_DULCES:inst23                                                                                                                                                                                                                                                                                                                 ;              ;
;    |DECODER_FRUTAS:inst22|                                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|DECODER_FRUTAS:inst22                                                                                                                                                                                                                                                                                                                 ;              ;
;    |DECODER_HELADOS:inst24|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|DECODER_HELADOS:inst24                                                                                                                                                                                                                                                                                                                ;              ;
;    |DECODER_JALEAS:inst21|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|DECODER_JALEAS:inst21                                                                                                                                                                                                                                                                                                                 ;              ;
;    |RELOJ:inst19|                                                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|RELOJ:inst19                                                                                                                                                                                                                                                                                                                          ;              ;
;    |SUMADOR:inst35|                                                                                     ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|SUMADOR:inst35                                                                                                                                                                                                                                                                                                                        ;              ;
;    |bin2bcd9:inst36|                                                                                    ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|bin2bcd9:inst36                                                                                                                                                                                                                                                                                                                       ;              ;
;    |comparador:inst29|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|comparador:inst29                                                                                                                                                                                                                                                                                                                     ;              ;
;    |controlador:inst44|                                                                                 ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|controlador:inst44                                                                                                                                                                                                                                                                                                                    ;              ;
;    |decoder_bcda7segmentos:inst40|                                                                      ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|decoder_bcda7segmentos:inst40                                                                                                                                                                                                                                                                                                         ;              ;
;    |decoder_bcda7segmentos:inst41|                                                                      ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|decoder_bcda7segmentos:inst41                                                                                                                                                                                                                                                                                                         ;              ;
;    |decoder_bcda7segmentos:inst42|                                                                      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|decoder_bcda7segmentos:inst42                                                                                                                                                                                                                                                                                                         ;              ;
;    |mux2a1:inst20|                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|mux2a1:inst20                                                                                                                                                                                                                                                                                                                         ;              ;
;    |registro_sostenimiento:inst25|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|registro_sostenimiento:inst25                                                                                                                                                                                                                                                                                                         ;              ;
;    |registro_sostenimiento:inst26|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|registro_sostenimiento:inst26                                                                                                                                                                                                                                                                                                         ;              ;
;    |registro_sostenimiento:inst27|                                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|registro_sostenimiento:inst27                                                                                                                                                                                                                                                                                                         ;              ;
;    |registro_sostenimiento:inst28|                                                                      ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|registro_sostenimiento:inst28                                                                                                                                                                                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 545 (1)           ; 1461 (208)   ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 544 (0)           ; 1253 (0)     ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 544 (19)          ; 1253 (442)   ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ;              ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                         ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;                |altsyncram_a124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a124:auto_generated                                                                                                                                            ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;             |sld_ela_control:ela_control|                                                               ; 245 (1)           ; 536 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 208 (0)           ; 520 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 312 (312)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 208 (0)           ; 208 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 36 (36)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 169 (10)          ; 153 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                   |cntr_0ii:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ii:auto_generated                                                        ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                 ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                       ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 104 (104)         ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heladosSA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 104          ; 128          ; 104          ; 13312 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |heladosSA|controlador:inst44|y                                                      ;
+------+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
; Name ; y.P ; y.O ; y.N ; y.M ; y.L ; y.K ; y.J ; y.I ; y.H ; y.G ; y.F ; y.E ; y.D ; y.C ; y.B ; y.A ;
+------+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
; y.A  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ;
; y.B  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 1   ;
; y.C  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 1   ;
; y.D  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 1   ;
; y.E  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 1   ;
; y.F  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.G  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.H  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.I  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.J  ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.K  ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.L  ; 0   ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.M  ; 0   ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.N  ; 0   ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.O  ; 0   ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
; y.P  ; 1   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 0   ; 1   ;
+------+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------+---------------------------------------------------+
; Register name                                  ; Reason for Removal                                ;
+------------------------------------------------+---------------------------------------------------+
; registro_sostenimiento:inst28|temp[0,7,8]      ; Stuck at GND due to stuck port data_in            ;
; registro_sostenimiento:inst27|temp[8]          ; Stuck at GND due to stuck port data_in            ;
; registro_sostenimiento:inst26|temp[0,2,3,6..8] ; Stuck at GND due to stuck port data_in            ;
; registro_sostenimiento:inst25|temp[4,7,8]      ; Stuck at GND due to stuck port data_in            ;
; RELOJ:inst19|Power_on                          ; Stuck at VCC due to stuck port data_in            ;
; registro_sostenimiento:inst26|temp[4,5]        ; Merged with registro_sostenimiento:inst26|temp[1] ;
; registro_sostenimiento:inst25|temp[5]          ; Merged with registro_sostenimiento:inst25|temp[2] ;
; registro_sostenimiento:inst25|temp[1,3]        ; Merged with registro_sostenimiento:inst25|temp[0] ;
; Total Number of Removed Registers = 19         ;                                                   ;
+------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1676  ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 592   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 541   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |heladosSA|DECODER_HELADOS:inst24|Q[0]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |heladosSA|decoder_bcda7segmentos:inst40|SEG7[6] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |heladosSA|decoder_bcda7segmentos:inst41|SEG7[4] ;
; 65:1               ; 2 bits    ; 86 LEs        ; 64 LEs               ; 22 LEs                 ; No         ; |heladosSA|decoder_bcda7segmentos:inst41|SEG7[5] ;
; 129:1              ; 2 bits    ; 172 LEs       ; 106 LEs              ; 66 LEs                 ; No         ; |heladosSA|decoder_bcda7segmentos:inst40|SEG7[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin2bcd9:inst36 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; NBITS          ; 9     ; Signed Integer                      ;
; NSALIDA        ; 12    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 104                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 104                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 65284                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 40058                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 333                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 104                 ; 104              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                     ; Details ;
+------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------+---------+
; DECODER_DULCES:inst23|Q[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_DULCES:inst23|Q[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_DULCES:inst23|Q[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[1]~0          ; N/A     ;
; DECODER_DULCES:inst23|Q[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[1]~0          ; N/A     ;
; DECODER_DULCES:inst23|Q[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[2]~1          ; N/A     ;
; DECODER_DULCES:inst23|Q[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[2]~1          ; N/A     ;
; DECODER_DULCES:inst23|Q[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[3]~2          ; N/A     ;
; DECODER_DULCES:inst23|Q[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[3]~2          ; N/A     ;
; DECODER_DULCES:inst23|Q[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[4]~3          ; N/A     ;
; DECODER_DULCES:inst23|Q[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[4]~3          ; N/A     ;
; DECODER_DULCES:inst23|Q[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[5]~4          ; N/A     ;
; DECODER_DULCES:inst23|Q[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[5]~4          ; N/A     ;
; DECODER_DULCES:inst23|Q[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[6]~5_wirecell ; N/A     ;
; DECODER_DULCES:inst23|Q[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_DULCES:inst23|Q[6]~5_wirecell ; N/A     ;
; DECODER_DULCES:inst23|Q[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_DULCES:inst23|Q[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_DULCES:inst23|Q[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_DULCES:inst23|Q[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_FRUTAS:inst22|Q[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[0]~4          ; N/A     ;
; DECODER_FRUTAS:inst22|Q[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[0]~4          ; N/A     ;
; DECODER_FRUTAS:inst22|Q[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[1]~8          ; N/A     ;
; DECODER_FRUTAS:inst22|Q[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[1]~8          ; N/A     ;
; DECODER_FRUTAS:inst22|Q[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[2]~20         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[2]~20         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[3]~10         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[3]~10         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[4]~13         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[4]~13         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[5]~16         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[5]~16         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[6]~18         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[6]~18         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[7]~17         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_FRUTAS:inst22|Q[7]~17         ; N/A     ;
; DECODER_FRUTAS:inst22|Q[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_FRUTAS:inst22|Q[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_HELADOS:inst24|Q[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Equal0~0       ; N/A     ;
; DECODER_HELADOS:inst24|Q[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Equal0~0       ; N/A     ;
; DECODER_HELADOS:inst24|Q[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Equal0~0       ; N/A     ;
; DECODER_HELADOS:inst24|Q[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Equal0~0       ; N/A     ;
; DECODER_HELADOS:inst24|Q[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Q[2]~0         ; N/A     ;
; DECODER_HELADOS:inst24|Q[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Q[2]~0         ; N/A     ;
; DECODER_HELADOS:inst24|Q[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Equal0~0       ; N/A     ;
; DECODER_HELADOS:inst24|Q[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Equal0~0       ; N/A     ;
; DECODER_HELADOS:inst24|Q[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_HELADOS:inst24|Q[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_HELADOS:inst24|Q[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Q[2]~0         ; N/A     ;
; DECODER_HELADOS:inst24|Q[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Q[2]~0         ; N/A     ;
; DECODER_HELADOS:inst24|Q[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Q[6]~1         ; N/A     ;
; DECODER_HELADOS:inst24|Q[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_HELADOS:inst24|Q[6]~1         ; N/A     ;
; DECODER_HELADOS:inst24|Q[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_HELADOS:inst24|Q[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_HELADOS:inst24|Q[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_HELADOS:inst24|Q[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_JALEAS:inst21|Q[1]~0          ; N/A     ;
; DECODER_JALEAS:inst21|Q[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_JALEAS:inst21|Q[1]~0          ; N/A     ;
; DECODER_JALEAS:inst21|Q[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_JALEAS:inst21|Q[1]~0          ; N/A     ;
; DECODER_JALEAS:inst21|Q[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_JALEAS:inst21|Q[1]~0          ; N/A     ;
; DECODER_JALEAS:inst21|Q[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_JALEAS:inst21|Q[1]~0          ; N/A     ;
; DECODER_JALEAS:inst21|Q[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DECODER_JALEAS:inst21|Q[1]~0          ; N/A     ;
; DECODER_JALEAS:inst21|Q[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; DECODER_JALEAS:inst21|Q[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; SUMADOR:inst35|salida[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|Add1~0                 ; N/A     ;
; SUMADOR:inst35|salida[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|Add1~0                 ; N/A     ;
; SUMADOR:inst35|salida[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[1]~0            ; N/A     ;
; SUMADOR:inst35|salida[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[1]~0            ; N/A     ;
; SUMADOR:inst35|salida[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[2]~2            ; N/A     ;
; SUMADOR:inst35|salida[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[2]~2            ; N/A     ;
; SUMADOR:inst35|salida[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[3]~4            ; N/A     ;
; SUMADOR:inst35|salida[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[3]~4            ; N/A     ;
; SUMADOR:inst35|salida[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[4]~6            ; N/A     ;
; SUMADOR:inst35|salida[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[4]~6            ; N/A     ;
; SUMADOR:inst35|salida[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[5]~8            ; N/A     ;
; SUMADOR:inst35|salida[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[5]~8            ; N/A     ;
; SUMADOR:inst35|salida[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[6]~10           ; N/A     ;
; SUMADOR:inst35|salida[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[6]~10           ; N/A     ;
; SUMADOR:inst35|salida[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[7]~12           ; N/A     ;
; SUMADOR:inst35|salida[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[7]~12           ; N/A     ;
; SUMADOR:inst35|salida[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[8]~14           ; N/A     ;
; SUMADOR:inst35|salida[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUMADOR:inst35|salida[8]~14           ; N/A     ;
; registro_sostenimiento:inst25|Q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[0] ; N/A     ;
; registro_sostenimiento:inst25|Q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[0] ; N/A     ;
; registro_sostenimiento:inst25|Q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[0] ; N/A     ;
; registro_sostenimiento:inst25|Q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[0] ; N/A     ;
; registro_sostenimiento:inst25|Q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[2] ; N/A     ;
; registro_sostenimiento:inst25|Q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[2] ; N/A     ;
; registro_sostenimiento:inst25|Q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[0] ; N/A     ;
; registro_sostenimiento:inst25|Q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[0] ; N/A     ;
; registro_sostenimiento:inst25|Q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst25|Q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst25|Q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[2] ; N/A     ;
; registro_sostenimiento:inst25|Q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[2] ; N/A     ;
; registro_sostenimiento:inst25|Q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[6] ; N/A     ;
; registro_sostenimiento:inst25|Q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst25|temp[6] ; N/A     ;
; registro_sostenimiento:inst25|Q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst25|Q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst25|Q[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst25|Q[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst26|temp[1] ; N/A     ;
; registro_sostenimiento:inst26|Q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst26|temp[1] ; N/A     ;
; registro_sostenimiento:inst26|Q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst26|temp[1] ; N/A     ;
; registro_sostenimiento:inst26|Q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst26|temp[1] ; N/A     ;
; registro_sostenimiento:inst26|Q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst26|temp[1] ; N/A     ;
; registro_sostenimiento:inst26|Q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst26|temp[1] ; N/A     ;
; registro_sostenimiento:inst26|Q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst26|Q[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst27|Q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[0] ; N/A     ;
; registro_sostenimiento:inst27|Q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[0] ; N/A     ;
; registro_sostenimiento:inst27|Q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[1] ; N/A     ;
; registro_sostenimiento:inst27|Q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[1] ; N/A     ;
; registro_sostenimiento:inst27|Q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[2] ; N/A     ;
; registro_sostenimiento:inst27|Q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[2] ; N/A     ;
; registro_sostenimiento:inst27|Q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[3] ; N/A     ;
; registro_sostenimiento:inst27|Q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[3] ; N/A     ;
; registro_sostenimiento:inst27|Q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[4] ; N/A     ;
; registro_sostenimiento:inst27|Q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[4] ; N/A     ;
; registro_sostenimiento:inst27|Q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[5] ; N/A     ;
; registro_sostenimiento:inst27|Q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[5] ; N/A     ;
; registro_sostenimiento:inst27|Q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[6] ; N/A     ;
; registro_sostenimiento:inst27|Q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[6] ; N/A     ;
; registro_sostenimiento:inst27|Q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[7] ; N/A     ;
; registro_sostenimiento:inst27|Q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst27|temp[7] ; N/A     ;
; registro_sostenimiento:inst27|Q[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst27|Q[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst28|Q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst28|Q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst28|Q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[1] ; N/A     ;
; registro_sostenimiento:inst28|Q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[1] ; N/A     ;
; registro_sostenimiento:inst28|Q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[2] ; N/A     ;
; registro_sostenimiento:inst28|Q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[2] ; N/A     ;
; registro_sostenimiento:inst28|Q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[3] ; N/A     ;
; registro_sostenimiento:inst28|Q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[3] ; N/A     ;
; registro_sostenimiento:inst28|Q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[4] ; N/A     ;
; registro_sostenimiento:inst28|Q[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[4] ; N/A     ;
; registro_sostenimiento:inst28|Q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[5] ; N/A     ;
; registro_sostenimiento:inst28|Q[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[5] ; N/A     ;
; registro_sostenimiento:inst28|Q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[6] ; N/A     ;
; registro_sostenimiento:inst28|Q[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; registro_sostenimiento:inst28|temp[6] ; N/A     ;
; registro_sostenimiento:inst28|Q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst28|Q[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst28|Q[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; registro_sostenimiento:inst28|Q[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                   ; N/A     ;
; ANTIREBOTE:inst1|PB_SIN_REBOTE     ; post-fitting  ; connected ; Top            ; post-synthesis    ; ANTIREBOTE:inst1|PB_SIN_REBOTE        ; N/A     ;
; ANTIREBOTE:inst1|PB_SIN_REBOTE     ; post-fitting  ; connected ; Top            ; post-synthesis    ; ANTIREBOTE:inst1|PB_SIN_REBOTE        ; N/A     ;
; CHOCOLATE                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; CHOCOLATE                             ; N/A     ;
; CHOCOLATE                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; CHOCOLATE                             ; N/A     ;
; CLOCK                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; CLOCK                                 ; N/A     ;
; CLOCKMANUAL                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; CLOCKMANUAL                           ; N/A     ;
; CLOCKMANUAL                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; CLOCKMANUAL                           ; N/A     ;
; DULCESGOMITAS                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; DULCESGOMITAS                         ; N/A     ;
; DULCESGOMITAS                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; DULCESGOMITAS                         ; N/A     ;
; DULCESGRAJEAS                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; DULCESGRAJEAS                         ; N/A     ;
; DULCESGRAJEAS                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; DULCESGRAJEAS                         ; N/A     ;
; DULCESGRANOLA                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; DULCESGRANOLA                         ; N/A     ;
; DULCESGRANOLA                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; DULCESGRANOLA                         ; N/A     ;
; DULCESOREO                         ; post-fitting  ; connected ; Top            ; post-synthesis    ; DULCESOREO                            ; N/A     ;
; DULCESOREO                         ; post-fitting  ; connected ; Top            ; post-synthesis    ; DULCESOREO                            ; N/A     ;
; FRUTACEREZA                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTACEREZA                           ; N/A     ;
; FRUTACEREZA                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTACEREZA                           ; N/A     ;
; FRUTADURAZNO                       ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTADURAZNO                          ; N/A     ;
; FRUTADURAZNO                       ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTADURAZNO                          ; N/A     ;
; FRUTAFRUTILLA                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTAFRUTILLA                         ; N/A     ;
; FRUTAFRUTILLA                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTAFRUTILLA                         ; N/A     ;
; FRUTAHIGO                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTAHIGO                             ; N/A     ;
; FRUTAHIGO                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTAHIGO                             ; N/A     ;
; FRUTAUVA                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTAUVA                              ; N/A     ;
; FRUTAUVA                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTAUVA                              ; N/A     ;
; FRUTILLA                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTILLA                              ; N/A     ;
; FRUTILLA                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; FRUTILLA                              ; N/A     ;
; JALEACHOCOLATE                     ; post-fitting  ; connected ; Top            ; post-synthesis    ; JALEACHOCOLATE                        ; N/A     ;
; JALEACHOCOLATE                     ; post-fitting  ; connected ; Top            ; post-synthesis    ; JALEACHOCOLATE                        ; N/A     ;
; JALEAFRUTILLA                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; JALEAFRUTILLA                         ; N/A     ;
; JALEAFRUTILLA                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; JALEAFRUTILLA                         ; N/A     ;
; JALEAMANJAR                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; JALEAMANJAR                           ; N/A     ;
; JALEAMANJAR                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; JALEAMANJAR                           ; N/A     ;
; RESET                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; RESET                                 ; N/A     ;
; RESET                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; RESET                                 ; N/A     ;
; START                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; START                                 ; N/A     ;
; START                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; START                                 ; N/A     ;
; VAINILLA                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; VAINILLA                              ; N/A     ;
; VAINILLA                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; VAINILLA                              ; N/A     ;
; VALIDAR                            ; post-fitting  ; connected ; Top            ; post-synthesis    ; VALIDAR                               ; N/A     ;
; VALIDAR                            ; post-fitting  ; connected ; Top            ; post-synthesis    ; VALIDAR                               ; N/A     ;
; inst33                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; inst33                                ; N/A     ;
; inst33                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; inst33                                ; N/A     ;
; inst34                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; inst34                                ; N/A     ;
; inst34                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; inst34                                ; N/A     ;
; manual                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; manual                                ; N/A     ;
; manual                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; manual                                ; N/A     ;
+------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed Aug 22 09:26:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off heladosSA -c heladosSA
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file controlador.vhd
    Info (12022): Found design unit 1: controlador-COMPORTAMIENTO
    Info (12023): Found entity 1: controlador
Info (12021): Found 2 design units, including 1 entities, in source file mux2a1.vhd
    Info (12022): Found design unit 1: mux2a1-sol
    Info (12023): Found entity 1: mux2a1
Info (12021): Found 2 design units, including 1 entities, in source file reloj.vhd
    Info (12022): Found design unit 1: RELOJ-a
    Info (12023): Found entity 1: RELOJ
Info (12021): Found 2 design units, including 1 entities, in source file antirebote.vhd
    Info (12022): Found design unit 1: ANTIREBOTE-a
    Info (12023): Found entity 1: ANTIREBOTE
Info (12021): Found 2 design units, including 1 entities, in source file sumador.vhd
    Info (12022): Found design unit 1: SUMADOR-SOLUTION
    Info (12023): Found entity 1: SUMADOR
Info (12021): Found 2 design units, including 1 entities, in source file registro_sostenimiento.vhd
    Info (12022): Found design unit 1: registro_sostenimiento-sol
    Info (12023): Found entity 1: registro_sostenimiento
Info (12021): Found 2 design units, including 1 entities, in source file decoder_jaleas.vhd
    Info (12022): Found design unit 1: DECODER_JALEAS-sol
    Info (12023): Found entity 1: DECODER_JALEAS
Info (12021): Found 2 design units, including 1 entities, in source file decoder_helados.vhd
    Info (12022): Found design unit 1: DECODER_HELADOS-sol
    Info (12023): Found entity 1: DECODER_HELADOS
Info (12021): Found 2 design units, including 1 entities, in source file decoder_frutas.vhd
    Info (12022): Found design unit 1: DECODER_FRUTAS-sol
    Info (12023): Found entity 1: DECODER_FRUTAS
Info (12021): Found 2 design units, including 1 entities, in source file decoder_dulces.vhd
    Info (12022): Found design unit 1: DECODER_DULCES-sol
    Info (12023): Found entity 1: DECODER_DULCES
Info (12021): Found 2 design units, including 1 entities, in source file decoder_bcda7segmentos.vhd
    Info (12022): Found design unit 1: decoder_bcda7segmentos-solve
    Info (12023): Found entity 1: decoder_bcda7segmentos
Info (12021): Found 2 design units, including 1 entities, in source file contador_bcd.vhd
    Info (12022): Found design unit 1: CONTADOR_BCD-solve
    Info (12023): Found entity 1: CONTADOR_BCD
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-sol
    Info (12023): Found entity 1: comparador
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_50.vhd
    Info (12022): Found design unit 1: CLOCK_DIV_50-a
    Info (12023): Found entity 1: CLOCK_DIV_50
Info (12021): Found 2 design units, including 1 entities, in source file cinco.vhd
    Info (12022): Found design unit 1: cinco-sol
    Info (12023): Found entity 1: cinco
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcd9.vhd
    Info (12022): Found design unit 1: bin2bcd9-Behavioral
    Info (12023): Found entity 1: bin2bcd9
Info (12021): Found 1 design units, including 1 entities, in source file heladossa.bdf
    Info (12023): Found entity 1: heladosSA
Info (12127): Elaborating entity "heladosSA" for the top level hierarchy
Info (12128): Elaborating entity "decoder_bcda7segmentos" for hierarchy "decoder_bcda7segmentos:inst40"
Info (12128): Elaborating entity "controlador" for hierarchy "controlador:inst44"
Info (12128): Elaborating entity "mux2a1" for hierarchy "mux2a1:inst20"
Info (12128): Elaborating entity "RELOJ" for hierarchy "RELOJ:inst19"
Info (12128): Elaborating entity "ANTIREBOTE" for hierarchy "ANTIREBOTE:inst18"
Info (12128): Elaborating entity "CLOCK_DIV_50" for hierarchy "CLOCK_DIV_50:inst3"
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:inst29"
Info (12128): Elaborating entity "cinco" for hierarchy "cinco:inst30"
Info (12128): Elaborating entity "CONTADOR_BCD" for hierarchy "CONTADOR_BCD:inst31"
Info (12128): Elaborating entity "bin2bcd9" for hierarchy "bin2bcd9:inst36"
Info (12128): Elaborating entity "SUMADOR" for hierarchy "SUMADOR:inst35"
Info (12128): Elaborating entity "registro_sostenimiento" for hierarchy "registro_sostenimiento:inst25"
Info (12128): Elaborating entity "DECODER_HELADOS" for hierarchy "DECODER_HELADOS:inst24"
Info (12128): Elaborating entity "DECODER_JALEAS" for hierarchy "DECODER_JALEAS:inst21"
Info (12128): Elaborating entity "DECODER_FRUTAS" for hierarchy "DECODER_FRUTAS:inst22"
Info (12128): Elaborating entity "DECODER_DULCES" for hierarchy "DECODER_DULCES:inst23"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a124.tdf
    Info (12023): Found entity 1: altsyncram_a124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf
    Info (12023): Found entity 1: cntr_0ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer mux2a1:inst20|Q
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CONTADOR_BCD:inst31|Output[0]" is converted into an equivalent circuit using register "CONTADOR_BCD:inst31|Output[0]~_emulated" and latch "CONTADOR_BCD:inst31|Output[0]~1"
    Warning (13310): Register "CONTADOR_BCD:inst31|Output[4]" is converted into an equivalent circuit using register "CONTADOR_BCD:inst31|Output[4]~_emulated" and latch "CONTADOR_BCD:inst31|Output[4]~5"
    Warning (13310): Register "CONTADOR_BCD:inst31|Output[3]" is converted into an equivalent circuit using register "CONTADOR_BCD:inst31|Output[3]~_emulated" and latch "CONTADOR_BCD:inst31|Output[3]~9"
    Warning (13310): Register "CONTADOR_BCD:inst31|Output[2]" is converted into an equivalent circuit using register "CONTADOR_BCD:inst31|Output[2]~_emulated" and latch "CONTADOR_BCD:inst31|Output[2]~13"
    Warning (13310): Register "CONTADOR_BCD:inst31|Output[1]" is converted into an equivalent circuit using register "CONTADOR_BCD:inst31|Output[1]~_emulated" and latch "CONTADOR_BCD:inst31|Output[1]~17"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 209 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2299 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 2148 logic cells
    Info (21064): Implemented 104 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4692 megabytes
    Info: Processing ended: Wed Aug 22 09:26:30 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:14


