Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/nyati_pranav26/Pranav/SEM 5/COA_LAB/CLA/cla_16bit_LCU_tb_isim_beh.exe -prj /home/nyati_pranav26/Pranav/SEM 5/COA_LAB/CLA/cla_16bit_LCU_tb_beh.prj work.cla_16bit_LCU_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/CLA/lookahead_carry_unit.v" into library work
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/CLA/cla_4bit_augment.v" into library work
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/CLA/cla_16bit_LCU.v" into library work
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/CLA/cla_16bit_LCU_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82944 KB
Fuse CPU Usage: 330 ms
Compiling module cla_4bit_augment
Compiling module lookahead_carry_unit
Compiling module cla_16bit_LCU
Compiling module cla_16bit_LCU_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/nyati_pranav26/Pranav/SEM 5/COA_LAB/CLA/cla_16bit_LCU_tb_isim_beh.exe
Fuse Memory Usage: 2216332 KB
Fuse CPU Usage: 350 ms
GCC CPU Usage: 290 ms
