// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_wedgePatch_init (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wp_superpoints_address0,
        wp_superpoints_ce0,
        wp_superpoints_we0,
        wp_superpoints_d0,
        wp_superpoints_q0,
        wp_superpoints_address1,
        wp_superpoints_ce1,
        wp_superpoints_q1,
        wp_superpoints1_address0,
        wp_superpoints1_ce0,
        wp_superpoints1_we0,
        wp_superpoints1_d0,
        wp_superpoints1_q0,
        wp_superpoints1_address1,
        wp_superpoints1_ce1,
        wp_superpoints1_q1,
        wp_superpoints2_address0,
        wp_superpoints2_ce0,
        wp_superpoints2_we0,
        wp_superpoints2_d0,
        wp_superpoints2_q0,
        wp_superpoints2_address1,
        wp_superpoints2_ce1,
        wp_superpoints2_q1,
        wp_superpoints3_address0,
        wp_superpoints3_ce0,
        wp_superpoints3_we0,
        wp_superpoints3_d0,
        wp_superpoints3_q0,
        wp_superpoints3_address1,
        wp_superpoints3_ce1,
        wp_superpoints3_q1,
        wp_superpoints4_address0,
        wp_superpoints4_ce0,
        wp_superpoints4_we0,
        wp_superpoints4_d0,
        wp_superpoints4_q0,
        wp_superpoints4_address1,
        wp_superpoints4_ce1,
        wp_superpoints4_q1,
        wp_parameters_address0,
        wp_parameters_ce0,
        wp_parameters_we0,
        wp_parameters_d0,
        wp_parameters_q0,
        wp_parameters_address1,
        wp_parameters_ce1,
        wp_parameters_we1,
        wp_parameters_d1,
        wp_parameters_q1,
        wp_parameters5_address0,
        wp_parameters5_ce0,
        wp_parameters5_we0,
        wp_parameters5_d0,
        wp_parameters5_address1,
        wp_parameters5_ce1,
        wp_parameters5_we1,
        wp_parameters5_d1,
        wp_parameters6_address0,
        wp_parameters6_ce0,
        wp_parameters6_we0,
        wp_parameters6_d0,
        wp_parameters6_address1,
        wp_parameters6_ce1,
        wp_parameters6_we1,
        wp_parameters6_d1,
        wp_parameters7_address0,
        wp_parameters7_ce0,
        wp_parameters7_we0,
        wp_parameters7_d0,
        wp_parameters7_address1,
        wp_parameters7_ce1,
        wp_parameters7_we1,
        wp_parameters7_d1,
        wp_parameters8_address0,
        wp_parameters8_ce0,
        wp_parameters8_we0,
        wp_parameters8_d0,
        wp_parameters8_q0,
        wp_parameters8_address1,
        wp_parameters8_ce1,
        wp_parameters8_we1,
        wp_parameters8_d1,
        wp_parameters8_q1,
        superpointsI_address0,
        superpointsI_ce0,
        superpointsI_q0,
        superpointsI9_address0,
        superpointsI9_ce0,
        superpointsI9_q0,
        superpointsI10_address0,
        superpointsI10_ce0,
        superpointsI10_q0,
        superpointsI11_address0,
        superpointsI11_ce0,
        superpointsI11_q0,
        superpointsI12_address0,
        superpointsI12_ce0,
        superpointsI12_q0,
        superpoint_count,
        apexZ0I
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_pp0_stage0 = 17'd4;
parameter    ap_ST_fsm_pp0_stage1 = 17'd8;
parameter    ap_ST_fsm_pp0_stage2 = 17'd16;
parameter    ap_ST_fsm_state11 = 17'd32;
parameter    ap_ST_fsm_state12 = 17'd64;
parameter    ap_ST_fsm_state13 = 17'd128;
parameter    ap_ST_fsm_state14 = 17'd256;
parameter    ap_ST_fsm_state15 = 17'd512;
parameter    ap_ST_fsm_state16 = 17'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 17'd2048;
parameter    ap_ST_fsm_pp1_stage1 = 17'd4096;
parameter    ap_ST_fsm_pp1_stage2 = 17'd8192;
parameter    ap_ST_fsm_pp1_stage3 = 17'd16384;
parameter    ap_ST_fsm_state85 = 17'd32768;
parameter    ap_ST_fsm_state86 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] wp_superpoints_address0;
output   wp_superpoints_ce0;
output   wp_superpoints_we0;
output  [31:0] wp_superpoints_d0;
input  [31:0] wp_superpoints_q0;
output  [4:0] wp_superpoints_address1;
output   wp_superpoints_ce1;
input  [31:0] wp_superpoints_q1;
output  [4:0] wp_superpoints1_address0;
output   wp_superpoints1_ce0;
output   wp_superpoints1_we0;
output  [31:0] wp_superpoints1_d0;
input  [31:0] wp_superpoints1_q0;
output  [4:0] wp_superpoints1_address1;
output   wp_superpoints1_ce1;
input  [31:0] wp_superpoints1_q1;
output  [4:0] wp_superpoints2_address0;
output   wp_superpoints2_ce0;
output   wp_superpoints2_we0;
output  [31:0] wp_superpoints2_d0;
input  [31:0] wp_superpoints2_q0;
output  [4:0] wp_superpoints2_address1;
output   wp_superpoints2_ce1;
input  [31:0] wp_superpoints2_q1;
output  [4:0] wp_superpoints3_address0;
output   wp_superpoints3_ce0;
output   wp_superpoints3_we0;
output  [31:0] wp_superpoints3_d0;
input  [31:0] wp_superpoints3_q0;
output  [4:0] wp_superpoints3_address1;
output   wp_superpoints3_ce1;
input  [31:0] wp_superpoints3_q1;
output  [4:0] wp_superpoints4_address0;
output   wp_superpoints4_ce0;
output   wp_superpoints4_we0;
output  [31:0] wp_superpoints4_d0;
input  [31:0] wp_superpoints4_q0;
output  [4:0] wp_superpoints4_address1;
output   wp_superpoints4_ce1;
input  [31:0] wp_superpoints4_q1;
output  [4:0] wp_parameters_address0;
output   wp_parameters_ce0;
output   wp_parameters_we0;
output  [31:0] wp_parameters_d0;
input  [31:0] wp_parameters_q0;
output  [4:0] wp_parameters_address1;
output   wp_parameters_ce1;
output   wp_parameters_we1;
output  [31:0] wp_parameters_d1;
input  [31:0] wp_parameters_q1;
output  [4:0] wp_parameters5_address0;
output   wp_parameters5_ce0;
output   wp_parameters5_we0;
output  [0:0] wp_parameters5_d0;
output  [4:0] wp_parameters5_address1;
output   wp_parameters5_ce1;
output   wp_parameters5_we1;
output  [0:0] wp_parameters5_d1;
output  [4:0] wp_parameters6_address0;
output   wp_parameters6_ce0;
output   wp_parameters6_we0;
output  [31:0] wp_parameters6_d0;
output  [4:0] wp_parameters6_address1;
output   wp_parameters6_ce1;
output   wp_parameters6_we1;
output  [31:0] wp_parameters6_d1;
output  [4:0] wp_parameters7_address0;
output   wp_parameters7_ce0;
output   wp_parameters7_we0;
output  [0:0] wp_parameters7_d0;
output  [4:0] wp_parameters7_address1;
output   wp_parameters7_ce1;
output   wp_parameters7_we1;
output  [0:0] wp_parameters7_d1;
output  [4:0] wp_parameters8_address0;
output   wp_parameters8_ce0;
output   wp_parameters8_we0;
output  [31:0] wp_parameters8_d0;
input  [31:0] wp_parameters8_q0;
output  [4:0] wp_parameters8_address1;
output   wp_parameters8_ce1;
output   wp_parameters8_we1;
output  [31:0] wp_parameters8_d1;
input  [31:0] wp_parameters8_q1;
output  [4:0] superpointsI_address0;
output   superpointsI_ce0;
input  [31:0] superpointsI_q0;
output  [4:0] superpointsI9_address0;
output   superpointsI9_ce0;
input  [31:0] superpointsI9_q0;
output  [4:0] superpointsI10_address0;
output   superpointsI10_ce0;
input  [31:0] superpointsI10_q0;
output  [4:0] superpointsI11_address0;
output   superpointsI11_ce0;
input  [31:0] superpointsI11_q0;
output  [4:0] superpointsI12_address0;
output   superpointsI12_ce0;
input  [31:0] superpointsI12_q0;
input  [7:0] superpoint_count;
input  [31:0] apexZ0I;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] wp_superpoints_address0;
reg wp_superpoints_ce0;
reg wp_superpoints_we0;
reg wp_superpoints_ce1;
reg[4:0] wp_superpoints1_address0;
reg wp_superpoints1_ce0;
reg wp_superpoints1_we0;
reg wp_superpoints1_ce1;
reg[4:0] wp_superpoints2_address0;
reg wp_superpoints2_ce0;
reg wp_superpoints2_we0;
reg wp_superpoints2_ce1;
reg[4:0] wp_superpoints3_address0;
reg wp_superpoints3_ce0;
reg wp_superpoints3_we0;
reg wp_superpoints3_ce1;
reg[4:0] wp_superpoints4_address0;
reg wp_superpoints4_ce0;
reg wp_superpoints4_we0;
reg wp_superpoints4_ce1;
reg[4:0] wp_parameters_address0;
reg wp_parameters_ce0;
reg wp_parameters_we0;
reg[31:0] wp_parameters_d0;
reg[4:0] wp_parameters_address1;
reg wp_parameters_ce1;
reg wp_parameters_we1;
reg[31:0] wp_parameters_d1;
reg[4:0] wp_parameters5_address0;
reg wp_parameters5_ce0;
reg wp_parameters5_we0;
reg[4:0] wp_parameters5_address1;
reg wp_parameters5_ce1;
reg wp_parameters5_we1;
reg[4:0] wp_parameters8_address0;
reg wp_parameters8_ce0;
reg wp_parameters8_we0;
reg[31:0] wp_parameters8_d0;
reg[4:0] wp_parameters8_address1;
reg wp_parameters8_ce1;
reg wp_parameters8_we1;
reg superpointsI_ce0;
reg superpointsI9_ce0;
reg superpointsI10_ce0;
reg superpointsI11_ce0;
reg superpointsI12_ce0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] indvar_flatten13_reg_531;
reg   [6:0] indvar_flatten_reg_543;
reg   [7:0] i_reg_555;
reg   [4:0] a_reg_567;
reg   [1:0] b_reg_579;
reg   [7:0] i_1_reg_591;
wire   [31:0] grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_return;
reg   [31:0] reg_628;
wire    ap_CS_fsm_pp1_stage3;
reg    ap_enable_reg_pp1_iter15;
wire    ap_block_state20_pp1_stage3_iter0;
wire    ap_block_state24_pp1_stage3_iter1;
wire    ap_block_state28_pp1_stage3_iter2;
wire    ap_block_state32_pp1_stage3_iter3;
wire    ap_block_state36_pp1_stage3_iter4;
wire    ap_block_state40_pp1_stage3_iter5;
wire    ap_block_state44_pp1_stage3_iter6;
wire    ap_block_state48_pp1_stage3_iter7;
wire    ap_block_state52_pp1_stage3_iter8;
wire    ap_block_state56_pp1_stage3_iter9;
wire    ap_block_state60_pp1_stage3_iter10;
wire    ap_block_state64_pp1_stage3_iter11;
wire    ap_block_state68_pp1_stage3_iter12;
wire    ap_block_state72_pp1_stage3_iter13;
wire    ap_block_state76_pp1_stage3_iter14;
wire    ap_block_state80_pp1_stage3_iter15;
wire    ap_block_state84_pp1_stage3_iter16;
wire    ap_block_pp1_stage3_11001;
reg   [0:0] icmp_ln44_reg_1397;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter15_reg;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter16;
wire    ap_block_state18_pp1_stage1_iter0;
wire    ap_block_state22_pp1_stage1_iter1;
wire    ap_block_state26_pp1_stage1_iter2;
wire    ap_block_state30_pp1_stage1_iter3;
wire    ap_block_state34_pp1_stage1_iter4;
wire    ap_block_state38_pp1_stage1_iter5;
wire    ap_block_state42_pp1_stage1_iter6;
wire    ap_block_state46_pp1_stage1_iter7;
wire    ap_block_state50_pp1_stage1_iter8;
wire    ap_block_state54_pp1_stage1_iter9;
wire    ap_block_state58_pp1_stage1_iter10;
wire    ap_block_state62_pp1_stage1_iter11;
wire    ap_block_state66_pp1_stage1_iter12;
wire    ap_block_state70_pp1_stage1_iter13;
wire    ap_block_state74_pp1_stage1_iter14;
wire    ap_block_state78_pp1_stage1_iter15;
wire    ap_block_state82_pp1_stage1_iter16;
wire    ap_block_pp1_stage1_11001;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter16_reg;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state19_pp1_stage2_iter0;
wire    ap_block_state23_pp1_stage2_iter1;
wire    ap_block_state27_pp1_stage2_iter2;
wire    ap_block_state31_pp1_stage2_iter3;
wire    ap_block_state35_pp1_stage2_iter4;
wire    ap_block_state39_pp1_stage2_iter5;
wire    ap_block_state43_pp1_stage2_iter6;
wire    ap_block_state47_pp1_stage2_iter7;
wire    ap_block_state51_pp1_stage2_iter8;
wire    ap_block_state55_pp1_stage2_iter9;
wire    ap_block_state59_pp1_stage2_iter10;
wire    ap_block_state63_pp1_stage2_iter11;
wire    ap_block_state67_pp1_stage2_iter12;
wire    ap_block_state71_pp1_stage2_iter13;
wire    ap_block_state75_pp1_stage2_iter14;
wire    ap_block_state79_pp1_stage2_iter15;
wire    ap_block_state83_pp1_stage2_iter16;
wire    ap_block_pp1_stage2_11001;
wire    ap_CS_fsm_state2;
wire   [31:0] conv_fu_634_p1;
reg   [31:0] conv_reg_1106;
wire   [12:0] tmp_3_fu_638_p3;
reg   [12:0] tmp_3_reg_1111;
wire   [0:0] icmp_ln80_fu_652_p2;
reg   [0:0] icmp_ln80_reg_1116;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln80_reg_1116_pp0_iter1_reg;
reg   [0:0] icmp_ln80_reg_1116_pp0_iter2_reg;
wire   [0:0] icmp_ln83_fu_657_p2;
reg   [0:0] icmp_ln83_reg_1120;
reg   [0:0] icmp_ln83_reg_1120_pp0_iter1_reg;
wire   [12:0] grp_fu_646_p2;
reg   [12:0] add_ln80_reg_1130;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire   [4:0] select_ln80_fu_663_p3;
reg   [4:0] select_ln80_reg_1135;
wire   [0:0] icmp_ln85_fu_670_p2;
reg   [0:0] icmp_ln85_reg_1141;
wire   [6:0] add_ln83_1_fu_676_p2;
reg   [6:0] add_ln83_1_reg_1146;
wire   [0:0] and_ln80_fu_687_p2;
reg   [0:0] and_ln80_reg_1151;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [4:0] add_ln83_fu_692_p2;
reg   [4:0] add_ln83_reg_1157;
wire   [1:0] select_ln83_fu_702_p3;
reg   [1:0] select_ln83_reg_1163;
wire   [6:0] select_ln83_3_fu_710_p3;
reg   [6:0] select_ln83_3_reg_1169;
wire   [4:0] select_ln83_2_fu_745_p3;
reg   [4:0] select_ln83_2_reg_1174;
reg    ap_enable_reg_pp0_iter1;
wire   [4:0] add_ln87_fu_753_p2;
reg   [4:0] add_ln87_reg_1179;
wire   [1:0] add_ln85_fu_759_p2;
reg   [1:0] add_ln85_reg_1184;
wire   [7:0] i_3_fu_764_p2;
reg   [7:0] i_3_reg_1189;
reg   [4:0] wp_superpoints_addr_2_reg_1194;
reg   [4:0] wp_superpoints1_addr_reg_1199;
reg   [4:0] wp_superpoints2_addr_reg_1204;
reg   [4:0] wp_superpoints3_addr_reg_1209;
reg   [4:0] wp_superpoints4_addr_reg_1214;
wire   [7:0] select_ln80_1_fu_783_p3;
reg   [7:0] select_ln80_1_reg_1244;
wire   [2:0] trunc_ln80_fu_789_p1;
reg   [2:0] trunc_ln80_reg_1249;
reg   [31:0] superpointsI_load_reg_1254;
reg   [31:0] superpointsI9_load_reg_1259;
reg   [31:0] superpointsI10_load_reg_1264;
reg   [31:0] superpointsI11_load_reg_1269;
reg   [31:0] superpointsI12_load_reg_1274;
wire   [31:0] tmp_2_fu_793_p7;
reg   [31:0] tmp_2_reg_1279;
reg   [31:0] wp_superpoints_load_reg_1295;
wire    ap_CS_fsm_state12;
reg   [31:0] wp_superpoints_load_1_reg_1302;
wire   [0:0] icmp_ln878_fu_808_p2;
reg   [0:0] icmp_ln878_reg_1309;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln878_1_fu_813_p2;
reg   [0:0] icmp_ln878_1_reg_1314;
wire   [31:0] z1_min_V_fu_818_p3;
reg   [31:0] z1_min_V_reg_1319;
wire    ap_CS_fsm_state14;
wire   [25:0] trunc_ln28_fu_824_p1;
reg   [25:0] trunc_ln28_reg_1324;
wire   [31:0] z1_max_V_fu_828_p3;
reg   [31:0] z1_max_V_reg_1329;
wire   [25:0] trunc_ln29_fu_834_p1;
reg   [25:0] trunc_ln29_reg_1334;
wire   [0:0] icmp_ln886_fu_838_p2;
reg   [0:0] icmp_ln886_reg_1339;
wire    ap_CS_fsm_state15;
wire  signed [31:0] sext_ln31_fu_848_p1;
reg  signed [31:0] sext_ln31_reg_1345;
wire    ap_CS_fsm_state16;
wire  signed [31:0] sext_ln28_fu_858_p1;
reg  signed [31:0] sext_ln28_reg_1351;
reg   [31:0] wp_superpoints1_load_reg_1357;
reg   [31:0] wp_superpoints2_load_reg_1362;
reg   [31:0] wp_superpoints3_load_reg_1367;
reg   [31:0] wp_superpoints4_load_reg_1372;
reg   [31:0] wp_superpoints1_load_1_reg_1377;
reg   [31:0] wp_superpoints2_load_1_reg_1382;
reg   [31:0] wp_superpoints3_load_1_reg_1387;
reg   [31:0] wp_superpoints4_load_1_reg_1392;
wire   [0:0] icmp_ln44_fu_862_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state17_pp1_stage0_iter0;
wire    ap_block_state21_pp1_stage0_iter1;
wire    ap_block_state25_pp1_stage0_iter2;
wire    ap_block_state29_pp1_stage0_iter3;
wire    ap_block_state33_pp1_stage0_iter4;
wire    ap_block_state37_pp1_stage0_iter5;
wire    ap_block_state41_pp1_stage0_iter6;
wire    ap_block_state45_pp1_stage0_iter7;
wire    ap_block_state49_pp1_stage0_iter8;
wire    ap_block_state53_pp1_stage0_iter9;
wire    ap_block_state57_pp1_stage0_iter10;
wire    ap_block_state61_pp1_stage0_iter11;
wire    ap_block_state65_pp1_stage0_iter12;
wire    ap_block_state69_pp1_stage0_iter13;
wire    ap_block_state73_pp1_stage0_iter14;
wire    ap_block_state77_pp1_stage0_iter15;
wire    ap_block_state81_pp1_stage0_iter16;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter1_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter2_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter3_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter4_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter5_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter6_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter7_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter8_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter9_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter10_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter11_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter12_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter13_reg;
reg   [0:0] icmp_ln44_reg_1397_pp1_iter14_reg;
wire   [2:0] trunc_ln46_fu_870_p1;
reg   [2:0] trunc_ln46_reg_1401;
wire   [31:0] tmp_1_fu_874_p7;
reg   [31:0] tmp_1_reg_1406;
wire   [2:0] add_ln51_fu_885_p2;
reg   [2:0] add_ln51_reg_1411;
wire   [0:0] icmp_ln57_fu_901_p2;
reg   [0:0] icmp_ln57_reg_1416;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter1_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter2_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter3_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter4_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter5_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter6_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter7_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter8_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter9_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter10_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter11_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter12_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter13_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter14_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter15_reg;
reg   [0:0] icmp_ln57_reg_1416_pp1_iter16_reg;
wire   [4:0] sub_ln59_fu_931_p2;
reg   [4:0] sub_ln59_reg_1420;
reg   [4:0] sub_ln59_reg_1420_pp1_iter1_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter2_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter3_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter4_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter5_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter6_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter7_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter8_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter9_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter10_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter11_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter12_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter13_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter14_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter15_reg;
reg   [4:0] sub_ln59_reg_1420_pp1_iter16_reg;
reg   [31:0] wp_parameters8_load_reg_1425;
reg    ap_enable_reg_pp1_iter0;
wire   [1:0] trunc_ln60_fu_937_p1;
reg   [1:0] trunc_ln60_reg_1430;
wire   [3:0] trunc_ln60_1_fu_941_p1;
reg   [3:0] trunc_ln60_1_reg_1435;
wire   [31:0] tmp_fu_945_p7;
reg   [31:0] tmp_reg_1440;
wire   [4:0] sub_ln60_fu_969_p2;
reg   [4:0] sub_ln60_reg_1445;
reg   [4:0] sub_ln60_reg_1445_pp1_iter1_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter2_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter3_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter4_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter5_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter6_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter7_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter8_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter9_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter10_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter11_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter12_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter13_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter14_reg;
reg   [4:0] sub_ln60_reg_1445_pp1_iter15_reg;
wire   [31:0] add_ln691_fu_975_p2;
reg   [31:0] add_ln691_reg_1454;
wire   [7:0] j_fu_980_p2;
reg   [7:0] j_reg_1460;
wire   [4:0] add_ln63_fu_986_p2;
reg   [4:0] add_ln63_reg_1465;
wire   [4:0] add_ln64_fu_991_p2;
reg   [4:0] add_ln64_reg_1470;
reg   [31:0] b_V_reg_1475;
wire   [4:0] add_ln61_fu_1022_p2;
reg   [4:0] add_ln61_reg_1480;
wire   [4:0] add_ln62_fu_1031_p2;
reg   [4:0] add_ln62_reg_1485;
wire    ap_block_pp0_stage1_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state17;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage3_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_done;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_idle;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_ready;
reg   [31:0] grp_straightLineProjectorFromLayerIJtoK_fu_603_z_i;
reg   [31:0] grp_straightLineProjectorFromLayerIJtoK_fu_603_z_j;
wire    grp_get_acceptanceCorners_fu_616_ap_start;
wire    grp_get_acceptanceCorners_fu_616_ap_done;
wire    grp_get_acceptanceCorners_fu_616_ap_idle;
wire    grp_get_acceptanceCorners_fu_616_ap_ready;
wire   [4:0] grp_get_acceptanceCorners_fu_616_wp_parameters_address0;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters_ce0;
wire   [4:0] grp_get_acceptanceCorners_fu_616_wp_parameters_address1;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters_ce1;
wire   [4:0] grp_get_acceptanceCorners_fu_616_wp_parameters2_address0;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters2_ce0;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters2_we0;
wire   [31:0] grp_get_acceptanceCorners_fu_616_wp_parameters2_d0;
wire   [4:0] grp_get_acceptanceCorners_fu_616_wp_parameters2_address1;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters2_ce1;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters2_we1;
wire   [31:0] grp_get_acceptanceCorners_fu_616_wp_parameters2_d1;
wire   [4:0] grp_get_acceptanceCorners_fu_616_wp_parameters3_address0;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters3_ce0;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters3_we0;
wire   [0:0] grp_get_acceptanceCorners_fu_616_wp_parameters3_d0;
wire   [4:0] grp_get_acceptanceCorners_fu_616_wp_parameters3_address1;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters3_ce1;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters3_we1;
wire   [0:0] grp_get_acceptanceCorners_fu_616_wp_parameters3_d1;
wire   [4:0] grp_get_acceptanceCorners_fu_616_wp_parameters4_address0;
wire    grp_get_acceptanceCorners_fu_616_wp_parameters4_ce0;
reg   [12:0] ap_phi_mux_indvar_flatten13_phi_fu_535_p4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_547_p4;
reg   [7:0] ap_phi_mux_i_phi_fu_559_p4;
wire    ap_block_pp0_stage1;
reg   [4:0] ap_phi_mux_a_phi_fu_571_p4;
reg   [1:0] ap_phi_mux_b_phi_fu_583_p4;
reg   [7:0] ap_phi_mux_i_1_phi_fu_595_p4;
wire    ap_block_pp1_stage0;
reg    grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start_reg;
wire    ap_block_pp1_stage1;
wire    ap_block_pp1_stage2;
wire    ap_block_pp1_stage3;
reg    grp_get_acceptanceCorners_fu_616_ap_start_reg;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state86;
wire   [63:0] zext_ln87_1_fu_770_p1;
wire   [63:0] zext_ln63_fu_1000_p1;
wire   [63:0] zext_ln64_fu_1004_p1;
wire   [63:0] zext_ln59_fu_1008_p1;
wire   [63:0] zext_ln60_fu_1017_p1;
wire   [63:0] zext_ln61_fu_1027_p1;
wire   [63:0] zext_ln62_fu_1036_p1;
reg   [31:0] empty_70_fu_150;
wire    ap_CS_fsm_state11;
wire    ap_block_pp0_stage2;
wire   [0:0] xor_ln80_fu_682_p2;
wire   [0:0] or_ln83_fu_697_p2;
wire   [3:0] trunc_ln87_1_fu_719_p1;
wire   [3:0] trunc_ln87_fu_716_p1;
wire   [3:0] select_ln80_2_fu_723_p3;
wire   [3:0] select_ln83_1_fu_730_p3;
wire   [4:0] tmp_4_cast_fu_737_p3;
wire   [4:0] zext_ln87_fu_750_p1;
wire   [25:0] z1_max_V_1_fu_842_p3;
wire   [25:0] z1_min_V_1_fu_852_p3;
wire   [29:0] tmp_4_fu_891_p4;
wire   [1:0] trunc_ln59_fu_907_p1;
wire   [3:0] trunc_ln59_1_fu_919_p1;
wire   [4:0] tmp_5_cast_fu_911_p3;
wire   [4:0] tmp_6_cast_fu_923_p3;
wire   [4:0] tmp_7_cast_fu_955_p3;
wire   [4:0] tmp_8_cast_fu_962_p3;
wire   [4:0] or_ln60_fu_1012_p2;
reg   [16:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start_reg = 1'b0;
#0 grp_get_acceptanceCorners_fu_616_ap_start_reg = 1'b0;
end

makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK grp_straightLineProjectorFromLayerIJtoK_fu_603(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start),
    .ap_done(grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_done),
    .ap_idle(grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_idle),
    .ap_ready(grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_ready),
    .ap_ce(1'b1),
    .z_i(grp_straightLineProjectorFromLayerIJtoK_fu_603_z_i),
    .z_j(grp_straightLineProjectorFromLayerIJtoK_fu_603_z_j),
    .i(3'd1),
    .j(add_ln51_reg_1411),
    .k(3'd5),
    .ap_return(grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_return)
);

makePatches_ShadowQuilt_fromEdges_get_acceptanceCorners grp_get_acceptanceCorners_fu_616(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_get_acceptanceCorners_fu_616_ap_start),
    .ap_done(grp_get_acceptanceCorners_fu_616_ap_done),
    .ap_idle(grp_get_acceptanceCorners_fu_616_ap_idle),
    .ap_ready(grp_get_acceptanceCorners_fu_616_ap_ready),
    .wp_parameters_address0(grp_get_acceptanceCorners_fu_616_wp_parameters_address0),
    .wp_parameters_ce0(grp_get_acceptanceCorners_fu_616_wp_parameters_ce0),
    .wp_parameters_q0(wp_parameters_q0),
    .wp_parameters_address1(grp_get_acceptanceCorners_fu_616_wp_parameters_address1),
    .wp_parameters_ce1(grp_get_acceptanceCorners_fu_616_wp_parameters_ce1),
    .wp_parameters_q1(wp_parameters_q1),
    .wp_parameters2_address0(grp_get_acceptanceCorners_fu_616_wp_parameters2_address0),
    .wp_parameters2_ce0(grp_get_acceptanceCorners_fu_616_wp_parameters2_ce0),
    .wp_parameters2_we0(grp_get_acceptanceCorners_fu_616_wp_parameters2_we0),
    .wp_parameters2_d0(grp_get_acceptanceCorners_fu_616_wp_parameters2_d0),
    .wp_parameters2_address1(grp_get_acceptanceCorners_fu_616_wp_parameters2_address1),
    .wp_parameters2_ce1(grp_get_acceptanceCorners_fu_616_wp_parameters2_ce1),
    .wp_parameters2_we1(grp_get_acceptanceCorners_fu_616_wp_parameters2_we1),
    .wp_parameters2_d1(grp_get_acceptanceCorners_fu_616_wp_parameters2_d1),
    .wp_parameters3_address0(grp_get_acceptanceCorners_fu_616_wp_parameters3_address0),
    .wp_parameters3_ce0(grp_get_acceptanceCorners_fu_616_wp_parameters3_ce0),
    .wp_parameters3_we0(grp_get_acceptanceCorners_fu_616_wp_parameters3_we0),
    .wp_parameters3_d0(grp_get_acceptanceCorners_fu_616_wp_parameters3_d0),
    .wp_parameters3_address1(grp_get_acceptanceCorners_fu_616_wp_parameters3_address1),
    .wp_parameters3_ce1(grp_get_acceptanceCorners_fu_616_wp_parameters3_ce1),
    .wp_parameters3_we1(grp_get_acceptanceCorners_fu_616_wp_parameters3_we1),
    .wp_parameters3_d1(grp_get_acceptanceCorners_fu_616_wp_parameters3_d1),
    .wp_parameters4_address0(grp_get_acceptanceCorners_fu_616_wp_parameters4_address0),
    .wp_parameters4_ce0(grp_get_acceptanceCorners_fu_616_wp_parameters4_ce0),
    .wp_parameters4_q0(wp_parameters8_q0)
);

makePatches_ShadowQuilt_fromEdges_add_13ns_13ns_13_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
add_13ns_13ns_13_2_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_indvar_flatten13_phi_fu_535_p4),
    .din1(13'd1),
    .ce(1'b1),
    .dout(grp_fu_646_p2)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U114(
    .din0(superpointsI_load_reg_1254),
    .din1(superpointsI9_load_reg_1259),
    .din2(superpointsI10_load_reg_1264),
    .din3(superpointsI11_load_reg_1269),
    .din4(superpointsI12_load_reg_1274),
    .din5(trunc_ln80_reg_1249),
    .dout(tmp_2_fu_793_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U115(
    .din0(wp_superpoints_load_1_reg_1302),
    .din1(wp_superpoints1_load_1_reg_1377),
    .din2(wp_superpoints2_load_1_reg_1382),
    .din3(wp_superpoints3_load_1_reg_1387),
    .din4(wp_superpoints4_load_1_reg_1392),
    .din5(trunc_ln46_fu_870_p1),
    .dout(tmp_1_fu_874_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U116(
    .din0(wp_superpoints_load_reg_1295),
    .din1(wp_superpoints1_load_reg_1357),
    .din2(wp_superpoints2_load_reg_1362),
    .din3(wp_superpoints3_load_reg_1367),
    .din4(wp_superpoints4_load_reg_1372),
    .din5(trunc_ln46_reg_1401),
    .dout(tmp_fu_945_p7)
);

makePatches_ShadowQuilt_fromEdges_add_32ns_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
add_32ns_32ns_32_1_1_U117(
    .din0(wp_parameters8_load_reg_1425),
    .din1(32'd1),
    .dout(add_ln691_fu_975_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp1_iter16 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_get_acceptanceCorners_fu_616_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state85)) begin
            grp_get_acceptanceCorners_fu_616_ap_start_reg <= 1'b1;
        end else if ((grp_get_acceptanceCorners_fu_616_ap_ready == 1'b1)) begin
            grp_get_acceptanceCorners_fu_616_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_fu_862_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start_reg <= 1'b1;
        end else if ((grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_ready == 1'b1)) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_reg_567 <= select_ln83_2_reg_1174;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_reg_567 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        b_reg_579 <= add_ln85_reg_1184;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        b_reg_579 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        empty_70_fu_150 <= 32'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln57_reg_1416 == 1'd1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        empty_70_fu_150 <= add_ln691_reg_1454;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_1_reg_591 <= j_reg_1460;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        i_1_reg_591 <= 8'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_1116_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_reg_555 <= select_ln80_1_reg_1244;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_555 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten13_reg_531 <= add_ln80_reg_1130;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten13_reg_531 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_543 <= select_ln83_3_reg_1169;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_543 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_fu_862_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln51_reg_1411 <= add_ln51_fu_885_p2;
        icmp_ln57_reg_1416 <= icmp_ln57_fu_901_p2;
        tmp_1_reg_1406 <= tmp_1_fu_874_p7;
        trunc_ln46_reg_1401 <= trunc_ln46_fu_870_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln57_reg_1416_pp1_iter16_reg == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln61_reg_1480[4 : 1] <= add_ln61_fu_1022_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln57_reg_1416_pp1_iter16_reg == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        add_ln62_reg_1485[4 : 1] <= add_ln62_fu_1031_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln57_reg_1416 == 1'd1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        add_ln63_reg_1465[4 : 1] <= add_ln63_fu_986_p2[4 : 1];
        add_ln64_reg_1470[4 : 1] <= add_ln64_fu_991_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln57_reg_1416 == 1'd1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        add_ln691_reg_1454 <= add_ln691_fu_975_p2;
        sub_ln60_reg_1445[4 : 1] <= sub_ln60_fu_969_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln80_reg_1130 <= grp_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln83_reg_1120 == 1'd0) & (icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln83_1_reg_1146 <= add_ln83_1_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln83_reg_1157 <= add_ln83_fu_692_p2;
        and_ln80_reg_1151 <= and_ln80_fu_687_p2;
        select_ln83_reg_1163 <= select_ln83_fu_702_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln85_reg_1184 <= add_ln85_fu_759_p2;
        select_ln83_2_reg_1174 <= select_ln83_2_fu_745_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln87_reg_1179 <= add_ln87_fu_753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (icmp_ln44_reg_1397_pp1_iter15_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_V_reg_1475 <= grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_reg_1106[7 : 0] <= conv_fu_634_p1[7 : 0];
        tmp_3_reg_1111[12 : 5] <= tmp_3_fu_638_p3[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln83_reg_1120_pp0_iter1_reg == 1'd1) & (icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_3_reg_1189 <= i_3_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln44_reg_1397 <= icmp_ln44_fu_862_p2;
        icmp_ln44_reg_1397_pp1_iter10_reg <= icmp_ln44_reg_1397_pp1_iter9_reg;
        icmp_ln44_reg_1397_pp1_iter11_reg <= icmp_ln44_reg_1397_pp1_iter10_reg;
        icmp_ln44_reg_1397_pp1_iter12_reg <= icmp_ln44_reg_1397_pp1_iter11_reg;
        icmp_ln44_reg_1397_pp1_iter13_reg <= icmp_ln44_reg_1397_pp1_iter12_reg;
        icmp_ln44_reg_1397_pp1_iter14_reg <= icmp_ln44_reg_1397_pp1_iter13_reg;
        icmp_ln44_reg_1397_pp1_iter15_reg <= icmp_ln44_reg_1397_pp1_iter14_reg;
        icmp_ln44_reg_1397_pp1_iter16_reg <= icmp_ln44_reg_1397_pp1_iter15_reg;
        icmp_ln44_reg_1397_pp1_iter1_reg <= icmp_ln44_reg_1397;
        icmp_ln44_reg_1397_pp1_iter2_reg <= icmp_ln44_reg_1397_pp1_iter1_reg;
        icmp_ln44_reg_1397_pp1_iter3_reg <= icmp_ln44_reg_1397_pp1_iter2_reg;
        icmp_ln44_reg_1397_pp1_iter4_reg <= icmp_ln44_reg_1397_pp1_iter3_reg;
        icmp_ln44_reg_1397_pp1_iter5_reg <= icmp_ln44_reg_1397_pp1_iter4_reg;
        icmp_ln44_reg_1397_pp1_iter6_reg <= icmp_ln44_reg_1397_pp1_iter5_reg;
        icmp_ln44_reg_1397_pp1_iter7_reg <= icmp_ln44_reg_1397_pp1_iter6_reg;
        icmp_ln44_reg_1397_pp1_iter8_reg <= icmp_ln44_reg_1397_pp1_iter7_reg;
        icmp_ln44_reg_1397_pp1_iter9_reg <= icmp_ln44_reg_1397_pp1_iter8_reg;
        icmp_ln57_reg_1416_pp1_iter10_reg <= icmp_ln57_reg_1416_pp1_iter9_reg;
        icmp_ln57_reg_1416_pp1_iter11_reg <= icmp_ln57_reg_1416_pp1_iter10_reg;
        icmp_ln57_reg_1416_pp1_iter12_reg <= icmp_ln57_reg_1416_pp1_iter11_reg;
        icmp_ln57_reg_1416_pp1_iter13_reg <= icmp_ln57_reg_1416_pp1_iter12_reg;
        icmp_ln57_reg_1416_pp1_iter14_reg <= icmp_ln57_reg_1416_pp1_iter13_reg;
        icmp_ln57_reg_1416_pp1_iter15_reg <= icmp_ln57_reg_1416_pp1_iter14_reg;
        icmp_ln57_reg_1416_pp1_iter16_reg <= icmp_ln57_reg_1416_pp1_iter15_reg;
        icmp_ln57_reg_1416_pp1_iter1_reg <= icmp_ln57_reg_1416;
        icmp_ln57_reg_1416_pp1_iter2_reg <= icmp_ln57_reg_1416_pp1_iter1_reg;
        icmp_ln57_reg_1416_pp1_iter3_reg <= icmp_ln57_reg_1416_pp1_iter2_reg;
        icmp_ln57_reg_1416_pp1_iter4_reg <= icmp_ln57_reg_1416_pp1_iter3_reg;
        icmp_ln57_reg_1416_pp1_iter5_reg <= icmp_ln57_reg_1416_pp1_iter4_reg;
        icmp_ln57_reg_1416_pp1_iter6_reg <= icmp_ln57_reg_1416_pp1_iter5_reg;
        icmp_ln57_reg_1416_pp1_iter7_reg <= icmp_ln57_reg_1416_pp1_iter6_reg;
        icmp_ln57_reg_1416_pp1_iter8_reg <= icmp_ln57_reg_1416_pp1_iter7_reg;
        icmp_ln57_reg_1416_pp1_iter9_reg <= icmp_ln57_reg_1416_pp1_iter8_reg;
        sub_ln59_reg_1420_pp1_iter10_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter9_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter11_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter10_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter12_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter11_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter13_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter12_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter14_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter13_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter15_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter14_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter16_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter15_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter1_reg[4 : 1] <= sub_ln59_reg_1420[4 : 1];
        sub_ln59_reg_1420_pp1_iter2_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter1_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter3_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter2_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter4_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter3_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter5_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter4_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter6_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter5_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter7_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter6_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter8_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter7_reg[4 : 1];
        sub_ln59_reg_1420_pp1_iter9_reg[4 : 1] <= sub_ln59_reg_1420_pp1_iter8_reg[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_1116 <= icmp_ln80_fu_652_p2;
        icmp_ln80_reg_1116_pp0_iter1_reg <= icmp_ln80_reg_1116;
        icmp_ln80_reg_1116_pp0_iter2_reg <= icmp_ln80_reg_1116_pp0_iter1_reg;
        icmp_ln83_reg_1120_pp0_iter1_reg <= icmp_ln83_reg_1120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_652_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln83_reg_1120 <= icmp_ln83_fu_657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln85_reg_1141 <= icmp_ln85_fu_670_p2;
        select_ln80_reg_1135 <= select_ln80_fu_663_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        icmp_ln878_1_reg_1314 <= icmp_ln878_1_fu_813_p2;
        icmp_ln878_reg_1309 <= icmp_ln878_fu_808_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        icmp_ln886_reg_1339 <= icmp_ln886_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        j_reg_1460 <= j_fu_980_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln44_reg_1397_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((icmp_ln44_reg_1397_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((icmp_ln44_reg_1397_pp1_iter15_reg == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        reg_628 <= grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln80_1_reg_1244 <= select_ln80_1_fu_783_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln83_3_reg_1169 <= select_ln83_3_fu_710_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sext_ln28_reg_1351 <= sext_ln28_fu_858_p1;
        sext_ln31_reg_1345 <= sext_ln31_fu_848_p1;
        wp_superpoints1_load_1_reg_1377 <= wp_superpoints1_q0;
        wp_superpoints1_load_reg_1357 <= wp_superpoints1_q1;
        wp_superpoints2_load_1_reg_1382 <= wp_superpoints2_q0;
        wp_superpoints2_load_reg_1362 <= wp_superpoints2_q1;
        wp_superpoints3_load_1_reg_1387 <= wp_superpoints3_q0;
        wp_superpoints3_load_reg_1367 <= wp_superpoints3_q1;
        wp_superpoints4_load_1_reg_1392 <= wp_superpoints4_q0;
        wp_superpoints4_load_reg_1372 <= wp_superpoints4_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln57_fu_901_p2 == 1'd1) & (icmp_ln44_fu_862_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        sub_ln59_reg_1420[4 : 1] <= sub_ln59_fu_931_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        sub_ln60_reg_1445_pp1_iter10_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter9_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter11_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter10_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter12_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter11_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter13_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter12_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter14_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter13_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter15_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter14_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter1_reg[4 : 1] <= sub_ln60_reg_1445[4 : 1];
        sub_ln60_reg_1445_pp1_iter2_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter1_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter3_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter2_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter4_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter3_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter5_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter4_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter6_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter5_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter7_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter6_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter8_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter7_reg[4 : 1];
        sub_ln60_reg_1445_pp1_iter9_reg[4 : 1] <= sub_ln60_reg_1445_pp1_iter8_reg[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        superpointsI10_load_reg_1264 <= superpointsI10_q0;
        superpointsI11_load_reg_1269 <= superpointsI11_q0;
        superpointsI12_load_reg_1274 <= superpointsI12_q0;
        superpointsI9_load_reg_1259 <= superpointsI9_q0;
        superpointsI_load_reg_1254 <= superpointsI_q0;
        trunc_ln80_reg_1249 <= trunc_ln80_fu_789_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_1279 <= tmp_2_fu_793_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        tmp_reg_1440 <= tmp_fu_945_p7;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln28_reg_1324 <= trunc_ln28_fu_824_p1;
        trunc_ln29_reg_1334 <= trunc_ln29_fu_834_p1;
        z1_max_V_reg_1329 <= z1_max_V_fu_828_p3;
        z1_min_V_reg_1319 <= z1_min_V_fu_818_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln57_reg_1416 == 1'd1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        trunc_ln60_1_reg_1435 <= trunc_ln60_1_fu_941_p1;
        trunc_ln60_reg_1430 <= trunc_ln60_fu_937_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln57_reg_1416 == 1'd1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        wp_parameters8_load_reg_1425 <= wp_parameters8_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints1_addr_reg_1199 <= zext_ln87_1_fu_770_p1;
        wp_superpoints2_addr_reg_1204 <= zext_ln87_1_fu_770_p1;
        wp_superpoints3_addr_reg_1209 <= zext_ln87_1_fu_770_p1;
        wp_superpoints4_addr_reg_1214 <= zext_ln87_1_fu_770_p1;
        wp_superpoints_addr_2_reg_1194 <= zext_ln87_1_fu_770_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        wp_superpoints_load_1_reg_1302 <= wp_superpoints_q0;
        wp_superpoints_load_reg_1295 <= wp_superpoints_q1;
    end
end

always @ (*) begin
    if ((icmp_ln80_reg_1116 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln44_fu_862_p2 == 1'd0)) begin
        ap_condition_pp1_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_get_acceptanceCorners_fu_616_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state86)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_a_phi_fu_571_p4 = select_ln83_2_reg_1174;
    end else begin
        ap_phi_mux_a_phi_fu_571_p4 = a_reg_567;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_b_phi_fu_583_p4 = add_ln85_reg_1184;
    end else begin
        ap_phi_mux_b_phi_fu_583_p4 = b_reg_579;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_1_phi_fu_595_p4 = j_reg_1460;
    end else begin
        ap_phi_mux_i_1_phi_fu_595_p4 = i_1_reg_591;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln80_reg_1116_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_i_phi_fu_559_p4 = select_ln80_1_reg_1244;
    end else begin
        ap_phi_mux_i_phi_fu_559_p4 = i_reg_555;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten13_phi_fu_535_p4 = add_ln80_reg_1130;
    end else begin
        ap_phi_mux_indvar_flatten13_phi_fu_535_p4 = indvar_flatten13_reg_531;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln80_reg_1116 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_547_p4 = select_ln83_3_reg_1169;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_547_p4 = indvar_flatten_reg_543;
    end
end

always @ (*) begin
    if (((grp_get_acceptanceCorners_fu_616_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state86))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_603_z_i = sext_ln31_reg_1345;
    end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_603_z_i = sext_ln28_reg_1351;
    end else begin
        grp_straightLineProjectorFromLayerIJtoK_fu_603_z_i = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_603_z_j = tmp_reg_1440;
    end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_603_z_j = tmp_1_reg_1406;
    end else begin
        grp_straightLineProjectorFromLayerIJtoK_fu_603_z_j = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        superpointsI10_ce0 = 1'b1;
    end else begin
        superpointsI10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        superpointsI11_ce0 = 1'b1;
    end else begin
        superpointsI11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        superpointsI12_ce0 = 1'b1;
    end else begin
        superpointsI12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        superpointsI9_ce0 = 1'b1;
    end else begin
        superpointsI9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        superpointsI_ce0 = 1'b1;
    end else begin
        superpointsI_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_parameters5_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        wp_parameters5_address0 = 64'd6;
    end else begin
        wp_parameters5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_parameters5_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        wp_parameters5_address1 = 64'd0;
    end else begin
        wp_parameters5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        wp_parameters5_ce0 = 1'b1;
    end else begin
        wp_parameters5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        wp_parameters5_ce1 = 1'b1;
    end else begin
        wp_parameters5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        wp_parameters5_we0 = 1'b1;
    end else begin
        wp_parameters5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        wp_parameters5_we1 = 1'b1;
    end else begin
        wp_parameters5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        wp_parameters8_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        wp_parameters8_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        wp_parameters8_address0 = grp_get_acceptanceCorners_fu_616_wp_parameters4_address0;
    end else begin
        wp_parameters8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_parameters8_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters8_address1 = 64'd6;
    end else begin
        wp_parameters8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        wp_parameters8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        wp_parameters8_ce0 = grp_get_acceptanceCorners_fu_616_wp_parameters4_ce0;
    end else begin
        wp_parameters8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_parameters8_ce1 = 1'b1;
    end else begin
        wp_parameters8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        wp_parameters8_d0 = add_ln691_reg_1454;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters8_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        wp_parameters8_d0 = apexZ0I;
    end else begin
        wp_parameters8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln57_reg_1416 == 1'd1) & (icmp_ln44_reg_1397 == 1'd1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        wp_parameters8_we0 = 1'b1;
    end else begin
        wp_parameters8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters8_we1 = 1'b1;
    end else begin
        wp_parameters8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        wp_parameters_address0 = zext_ln61_fu_1027_p1;
    end else if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        wp_parameters_address0 = zext_ln60_fu_1017_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_parameters_address0 = zext_ln64_fu_1004_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        wp_parameters_address0 = grp_get_acceptanceCorners_fu_616_wp_parameters_address0;
    end else begin
        wp_parameters_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        wp_parameters_address1 = zext_ln62_fu_1036_p1;
    end else if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        wp_parameters_address1 = zext_ln59_fu_1008_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_parameters_address1 = zext_ln63_fu_1000_p1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        wp_parameters_address1 = grp_get_acceptanceCorners_fu_616_wp_parameters_address1;
    end else begin
        wp_parameters_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        wp_parameters_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        wp_parameters_ce0 = grp_get_acceptanceCorners_fu_616_wp_parameters_ce0;
    end else begin
        wp_parameters_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        wp_parameters_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        wp_parameters_ce1 = grp_get_acceptanceCorners_fu_616_wp_parameters_ce1;
    end else begin
        wp_parameters_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        wp_parameters_d0 = reg_628;
    end else if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        wp_parameters_d0 = b_V_reg_1475;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_parameters_d0 = sext_ln31_reg_1345;
    end else begin
        wp_parameters_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        wp_parameters_d1 = reg_628;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_parameters_d1 = sext_ln28_reg_1351;
    end else begin
        wp_parameters_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln57_reg_1416 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln57_reg_1416_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((icmp_ln57_reg_1416_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        wp_parameters_we0 = 1'b1;
    end else begin
        wp_parameters_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln57_reg_1416 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln57_reg_1416_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((icmp_ln57_reg_1416_pp1_iter16_reg == 1'd1) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        wp_parameters_we1 = 1'b1;
    end else begin
        wp_parameters_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wp_superpoints1_address0 = 64'd31;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints1_address0 = wp_superpoints1_addr_reg_1199;
    end else begin
        wp_superpoints1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        wp_superpoints1_ce0 = 1'b1;
    end else begin
        wp_superpoints1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wp_superpoints1_ce1 = 1'b1;
    end else begin
        wp_superpoints1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln80_reg_1249 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints1_we0 = 1'b1;
    end else begin
        wp_superpoints1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wp_superpoints2_address0 = 64'd31;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints2_address0 = wp_superpoints2_addr_reg_1204;
    end else begin
        wp_superpoints2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        wp_superpoints2_ce0 = 1'b1;
    end else begin
        wp_superpoints2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wp_superpoints2_ce1 = 1'b1;
    end else begin
        wp_superpoints2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln80_reg_1249 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints2_we0 = 1'b1;
    end else begin
        wp_superpoints2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wp_superpoints3_address0 = 64'd31;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints3_address0 = wp_superpoints3_addr_reg_1209;
    end else begin
        wp_superpoints3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        wp_superpoints3_ce0 = 1'b1;
    end else begin
        wp_superpoints3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wp_superpoints3_ce1 = 1'b1;
    end else begin
        wp_superpoints3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln80_reg_1249 == 3'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints3_we0 = 1'b1;
    end else begin
        wp_superpoints3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wp_superpoints4_address0 = 64'd31;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints4_address0 = wp_superpoints4_addr_reg_1214;
    end else begin
        wp_superpoints4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        wp_superpoints4_ce0 = 1'b1;
    end else begin
        wp_superpoints4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wp_superpoints4_ce1 = 1'b1;
    end else begin
        wp_superpoints4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln80_reg_1249 == 3'd0) & ~(trunc_ln80_reg_1249 == 3'd1) & ~(trunc_ln80_reg_1249 == 3'd2) & ~(trunc_ln80_reg_1249 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints4_we0 = 1'b1;
    end else begin
        wp_superpoints4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_superpoints_address0 = 64'd31;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints_address0 = wp_superpoints_addr_2_reg_1194;
    end else begin
        wp_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        wp_superpoints_ce0 = 1'b1;
    end else begin
        wp_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_superpoints_ce1 = 1'b1;
    end else begin
        wp_superpoints_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln80_reg_1249 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wp_superpoints_we0 = 1'b1;
    end else begin
        wp_superpoints_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_1116 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_1116 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_fu_862_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln44_fu_862_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((~((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage3_subdone) & (ap_enable_reg_pp1_iter15 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3)) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage3_subdone) & (ap_enable_reg_pp1_iter15 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            if (((grp_get_acceptanceCorners_fu_616_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state86))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln51_fu_885_p2 = (trunc_ln46_fu_870_p1 + 3'd1);

assign add_ln61_fu_1022_p2 = (sub_ln60_reg_1445_pp1_iter15_reg + 5'd2);

assign add_ln62_fu_1031_p2 = (sub_ln60_reg_1445_pp1_iter15_reg + 5'd3);

assign add_ln63_fu_986_p2 = (sub_ln60_reg_1445 + 5'd4);

assign add_ln64_fu_991_p2 = (sub_ln60_reg_1445 + 5'd5);

assign add_ln83_1_fu_676_p2 = (indvar_flatten_reg_543 + 7'd1);

assign add_ln83_fu_692_p2 = (select_ln80_reg_1135 + 5'd1);

assign add_ln85_fu_759_p2 = (select_ln83_reg_1163 + 2'd1);

assign add_ln87_fu_753_p2 = (tmp_4_cast_fu_737_p3 + zext_ln87_fu_750_p1);

assign and_ln80_fu_687_p2 = (xor_ln80_fu_682_p2 & icmp_ln85_reg_1141);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd16];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage3_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage2_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage3_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage2_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage3_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign conv_fu_634_p1 = superpoint_count;

assign grp_get_acceptanceCorners_fu_616_ap_start = grp_get_acceptanceCorners_fu_616_ap_start_reg;

assign grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start = grp_straightLineProjectorFromLayerIJtoK_fu_603_ap_start_reg;

assign i_3_fu_764_p2 = (ap_phi_mux_i_phi_fu_559_p4 + 8'd1);

assign icmp_ln44_fu_862_p2 = ((ap_phi_mux_i_1_phi_fu_595_p4 < superpoint_count) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_901_p2 = (($signed(tmp_4_fu_891_p4) < $signed(30'd1)) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_652_p2 = ((ap_phi_mux_indvar_flatten13_phi_fu_535_p4 == tmp_3_reg_1111) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_657_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_547_p4 == 7'd32) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_670_p2 = ((ap_phi_mux_b_phi_fu_583_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_813_p2 = (($signed(wp_superpoints_load_1_reg_1302) < $signed(32'd22000100)) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_808_p2 = (($signed(wp_superpoints_load_reg_1295) < $signed(32'd4272967196)) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_838_p2 = (($signed(z1_min_V_reg_1319) > $signed(z1_max_V_reg_1329)) ? 1'b1 : 1'b0);

assign j_fu_980_p2 = (i_1_reg_591 + 8'd1);

assign or_ln60_fu_1012_p2 = (sub_ln60_reg_1445_pp1_iter15_reg | 5'd1);

assign or_ln83_fu_697_p2 = (icmp_ln83_reg_1120 | and_ln80_fu_687_p2);

assign select_ln80_1_fu_783_p3 = ((icmp_ln83_reg_1120_pp0_iter1_reg[0:0] == 1'b1) ? i_3_reg_1189 : i_reg_555);

assign select_ln80_2_fu_723_p3 = ((icmp_ln83_reg_1120[0:0] == 1'b1) ? 4'd0 : trunc_ln87_1_fu_719_p1);

assign select_ln80_fu_663_p3 = ((icmp_ln83_reg_1120[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_a_phi_fu_571_p4);

assign select_ln83_1_fu_730_p3 = ((and_ln80_reg_1151[0:0] == 1'b1) ? trunc_ln87_fu_716_p1 : select_ln80_2_fu_723_p3);

assign select_ln83_2_fu_745_p3 = ((and_ln80_reg_1151[0:0] == 1'b1) ? add_ln83_reg_1157 : select_ln80_reg_1135);

assign select_ln83_3_fu_710_p3 = ((icmp_ln83_reg_1120[0:0] == 1'b1) ? 7'd1 : add_ln83_1_reg_1146);

assign select_ln83_fu_702_p3 = ((or_ln83_fu_697_p2[0:0] == 1'b1) ? 2'd0 : b_reg_579);

assign sext_ln28_fu_858_p1 = $signed(z1_min_V_1_fu_852_p3);

assign sext_ln31_fu_848_p1 = $signed(z1_max_V_1_fu_842_p3);

assign sub_ln59_fu_931_p2 = (tmp_5_cast_fu_911_p3 - tmp_6_cast_fu_923_p3);

assign sub_ln60_fu_969_p2 = (tmp_7_cast_fu_955_p3 - tmp_8_cast_fu_962_p3);

assign superpointsI10_address0 = zext_ln87_1_fu_770_p1;

assign superpointsI11_address0 = zext_ln87_1_fu_770_p1;

assign superpointsI12_address0 = zext_ln87_1_fu_770_p1;

assign superpointsI9_address0 = zext_ln87_1_fu_770_p1;

assign superpointsI_address0 = zext_ln87_1_fu_770_p1;

assign tmp_3_fu_638_p3 = {{superpoint_count}, {5'd0}};

assign tmp_4_cast_fu_737_p3 = {{select_ln83_1_fu_730_p3}, {1'd0}};

assign tmp_4_fu_891_p4 = {{empty_70_fu_150[31:2]}};

assign tmp_5_cast_fu_911_p3 = {{trunc_ln59_fu_907_p1}, {3'd0}};

assign tmp_6_cast_fu_923_p3 = {{trunc_ln59_1_fu_919_p1}, {1'd0}};

assign tmp_7_cast_fu_955_p3 = {{trunc_ln60_reg_1430}, {3'd0}};

assign tmp_8_cast_fu_962_p3 = {{trunc_ln60_1_reg_1435}, {1'd0}};

assign trunc_ln28_fu_824_p1 = z1_min_V_fu_818_p3[25:0];

assign trunc_ln29_fu_834_p1 = z1_max_V_fu_828_p3[25:0];

assign trunc_ln46_fu_870_p1 = ap_phi_mux_i_1_phi_fu_595_p4[2:0];

assign trunc_ln59_1_fu_919_p1 = empty_70_fu_150[3:0];

assign trunc_ln59_fu_907_p1 = empty_70_fu_150[1:0];

assign trunc_ln60_1_fu_941_p1 = wp_parameters8_q1[3:0];

assign trunc_ln60_fu_937_p1 = wp_parameters8_q1[1:0];

assign trunc_ln80_fu_789_p1 = select_ln80_1_fu_783_p3[2:0];

assign trunc_ln87_1_fu_719_p1 = a_reg_567[3:0];

assign trunc_ln87_fu_716_p1 = add_ln83_reg_1157[3:0];

assign wp_parameters5_d0 = 1'd0;

assign wp_parameters5_d1 = 1'd0;

assign wp_parameters6_address0 = grp_get_acceptanceCorners_fu_616_wp_parameters2_address0;

assign wp_parameters6_address1 = grp_get_acceptanceCorners_fu_616_wp_parameters2_address1;

assign wp_parameters6_ce0 = grp_get_acceptanceCorners_fu_616_wp_parameters2_ce0;

assign wp_parameters6_ce1 = grp_get_acceptanceCorners_fu_616_wp_parameters2_ce1;

assign wp_parameters6_d0 = grp_get_acceptanceCorners_fu_616_wp_parameters2_d0;

assign wp_parameters6_d1 = grp_get_acceptanceCorners_fu_616_wp_parameters2_d1;

assign wp_parameters6_we0 = grp_get_acceptanceCorners_fu_616_wp_parameters2_we0;

assign wp_parameters6_we1 = grp_get_acceptanceCorners_fu_616_wp_parameters2_we1;

assign wp_parameters7_address0 = grp_get_acceptanceCorners_fu_616_wp_parameters3_address0;

assign wp_parameters7_address1 = grp_get_acceptanceCorners_fu_616_wp_parameters3_address1;

assign wp_parameters7_ce0 = grp_get_acceptanceCorners_fu_616_wp_parameters3_ce0;

assign wp_parameters7_ce1 = grp_get_acceptanceCorners_fu_616_wp_parameters3_ce1;

assign wp_parameters7_d0 = grp_get_acceptanceCorners_fu_616_wp_parameters3_d0;

assign wp_parameters7_d1 = grp_get_acceptanceCorners_fu_616_wp_parameters3_d1;

assign wp_parameters7_we0 = grp_get_acceptanceCorners_fu_616_wp_parameters3_we0;

assign wp_parameters7_we1 = grp_get_acceptanceCorners_fu_616_wp_parameters3_we1;

assign wp_parameters8_d1 = conv_reg_1106;

assign wp_superpoints1_address1 = 64'd1;

assign wp_superpoints1_d0 = tmp_2_reg_1279;

assign wp_superpoints2_address1 = 64'd1;

assign wp_superpoints2_d0 = tmp_2_reg_1279;

assign wp_superpoints3_address1 = 64'd1;

assign wp_superpoints3_d0 = tmp_2_reg_1279;

assign wp_superpoints4_address1 = 64'd1;

assign wp_superpoints4_d0 = tmp_2_reg_1279;

assign wp_superpoints_address1 = 64'd1;

assign wp_superpoints_d0 = tmp_2_reg_1279;

assign xor_ln80_fu_682_p2 = (icmp_ln83_reg_1120 ^ 1'd1);

assign z1_max_V_1_fu_842_p3 = ((icmp_ln886_reg_1339[0:0] == 1'b1) ? 26'd23000100 : trunc_ln29_reg_1334);

assign z1_max_V_fu_828_p3 = ((icmp_ln878_1_reg_1314[0:0] == 1'b1) ? wp_superpoints_load_1_reg_1302 : 32'd22000100);

assign z1_min_V_1_fu_852_p3 = ((icmp_ln886_reg_1339[0:0] == 1'b1) ? 26'd23000100 : trunc_ln28_reg_1324);

assign z1_min_V_fu_818_p3 = ((icmp_ln878_reg_1309[0:0] == 1'b1) ? 32'd4272967196 : wp_superpoints_load_reg_1295);

assign zext_ln59_fu_1008_p1 = sub_ln59_reg_1420_pp1_iter16_reg;

assign zext_ln60_fu_1017_p1 = or_ln60_fu_1012_p2;

assign zext_ln61_fu_1027_p1 = add_ln61_reg_1480;

assign zext_ln62_fu_1036_p1 = add_ln62_reg_1485;

assign zext_ln63_fu_1000_p1 = add_ln63_reg_1465;

assign zext_ln64_fu_1004_p1 = add_ln64_reg_1470;

assign zext_ln87_1_fu_770_p1 = add_ln87_reg_1179;

assign zext_ln87_fu_750_p1 = select_ln83_reg_1163;

always @ (posedge ap_clk) begin
    conv_reg_1106[31:8] <= 24'b000000000000000000000000;
    tmp_3_reg_1111[4:0] <= 5'b00000;
    sub_ln59_reg_1420[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter1_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter2_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter3_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter4_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter5_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter6_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter7_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter8_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter9_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter10_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter11_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter12_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter13_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter14_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter15_reg[0] <= 1'b0;
    sub_ln59_reg_1420_pp1_iter16_reg[0] <= 1'b0;
    sub_ln60_reg_1445[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter1_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter2_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter3_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter4_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter5_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter6_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter7_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter8_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter9_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter10_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter11_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter12_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter13_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter14_reg[0] <= 1'b0;
    sub_ln60_reg_1445_pp1_iter15_reg[0] <= 1'b0;
    add_ln63_reg_1465[0] <= 1'b0;
    add_ln64_reg_1470[0] <= 1'b1;
    add_ln61_reg_1480[0] <= 1'b0;
    add_ln62_reg_1485[0] <= 1'b1;
end

endmodule //makePatches_ShadowQuilt_fromEdges_wedgePatch_init
