# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../ips/glb_clk_src" \
"../../../../../../ips/glb_clk_src/glb_clk_src_clk_wiz.v" \
"../../../../../../ips/glb_clk_src/glb_clk_src.v" \
"../../../../../../src/frediv.v" \
"../../../../../../src/reset.v" \
"../../../../../../src/syn_block.v" \
"../../../../../../src/top.v" \
"../../../../../../sim/top_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
