Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 18:16:58 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.820        0.000                      0                  515        0.074        0.000                      0                  515        0.922        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_adda_pll   {0.000 15.625}       31.250          32.000          
  clk_out1_video_pll  {0.000 7.692}        15.385          65.000          
  clk_out2_adda_pll   {0.000 4.000}        8.000           125.000         
  clk_out2_video_pll  {0.000 1.538}        3.077           325.000         
  clkfbout_adda_pll   {0.000 10.000}       20.000          50.000          
  clkfbout_video_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     2  
  clk_out1_adda_pll        26.704        0.000                      0                  106        0.074        0.000                      0                  106       15.125        0.000                       0                    55  
  clk_out1_video_pll        8.660        0.000                      0                  382        0.122        0.000                      0                  382        6.712        0.000                       0                   243  
  clk_out2_adda_pll         5.820        0.000                      0                   27        0.149        0.000                      0                   27        3.500        0.000                       0                    13  
  clk_out2_video_pll                                                                                                                                                    0.922        0.000                       0                    10  
  clkfbout_adda_pll                                                                                                                                                    17.845        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adda_pll
  To Clock:  clk_out1_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack       26.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.704ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 2.267ns (51.082%)  route 2.171ns (48.918%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.732 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.553    -0.920    ad9280_sample_m0/clk_out1
    SLICE_X49Y86         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  ad9280_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.314     0.849    ad9280_sample_m0/wait_cnt[0]
    SLICE_X50Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.444 r  ad9280_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample_m0/wait_cnt0_carry_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.561 r  ad9280_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.561    ad9280_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.678 r  ad9280_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.678    ad9280_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.795 r  ad9280_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.795    ad9280_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.912 r  ad9280_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.912    ad9280_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.029 r  ad9280_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.029    ad9280_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.146 r  ad9280_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.146    ad9280_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.365 r  ad9280_sample_m0/wait_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.857     3.223    ad9280_sample_m0/wait_cnt0_carry__6_n_7
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.295     3.518 r  ad9280_sample_m0/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     3.518    ad9280_sample_m0/wait_cnt_0[29]
    SLICE_X51Y88         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.439    29.732    ad9280_sample_m0/clk_out1
    SLICE_X51Y88         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[29]/C
                         clock pessimism              0.561    30.294    
                         clock uncertainty           -0.101    30.192    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)        0.029    30.221    ad9280_sample_m0/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         30.221    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                 26.704    

Slack (MET) :             26.814ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.966ns (22.421%)  route 3.342ns (77.579%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.730 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.618    -0.855    ad9280_sample_m0/clk_out1
    SLICE_X58Y84         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.436 r  ad9280_sample_m0/sample_cnt_reg[1]/Q
                         net (fo=7, routed)           1.280     0.844    ad9280_sample_m0/Q[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.299     1.143 f  ad9280_sample_m0/sample_cnt[9]_i_2/O
                         net (fo=5, routed)           0.826     1.969    ad9280_sample_m0/sample_cnt[9]_i_2_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124     2.093 f  ad9280_sample_m0/sample_cnt[4]_i_2/O
                         net (fo=6, routed)           1.236     3.329    ad9280_sample_m0/sample_cnt[4]_i_2_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.124     3.453 r  ad9280_sample_m0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.453    ad9280_sample_m0/state[1]_i_1_n_0
    SLICE_X54Y86         FDCE                                         r  ad9280_sample_m0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.437    29.730    ad9280_sample_m0/clk_out1
    SLICE_X54Y86         FDCE                                         r  ad9280_sample_m0/state_reg[1]/C
                         clock pessimism              0.561    30.292    
                         clock uncertainty           -0.101    30.190    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.077    30.267    ad9280_sample_m0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         30.267    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 26.814    

Slack (MET) :             26.820ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 2.150ns (49.757%)  route 2.171ns (50.243%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.731 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.553    -0.920    ad9280_sample_m0/clk_out1
    SLICE_X49Y86         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  ad9280_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.314     0.849    ad9280_sample_m0/wait_cnt[0]
    SLICE_X50Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.444 r  ad9280_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample_m0/wait_cnt0_carry_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.561 r  ad9280_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.561    ad9280_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.678 r  ad9280_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.678    ad9280_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.795 r  ad9280_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.795    ad9280_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.912 r  ad9280_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.912    ad9280_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.029 r  ad9280_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.029    ad9280_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.248 r  ad9280_sample_m0/wait_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.857     3.106    ad9280_sample_m0/wait_cnt0_carry__5_n_7
    SLICE_X51Y87         LUT5 (Prop_lut5_I4_O)        0.295     3.401 r  ad9280_sample_m0/wait_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.401    ad9280_sample_m0/wait_cnt_0[25]
    SLICE_X51Y87         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.438    29.731    ad9280_sample_m0/clk_out1
    SLICE_X51Y87         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[25]/C
                         clock pessimism              0.561    30.293    
                         clock uncertainty           -0.101    30.191    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)        0.029    30.220    ad9280_sample_m0/wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         30.220    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                 26.820    

Slack (MET) :             26.826ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.966ns (22.463%)  route 3.334ns (77.537%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.730 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.618    -0.855    ad9280_sample_m0/clk_out1
    SLICE_X58Y84         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  ad9280_sample_m0/sample_cnt_reg[1]/Q
                         net (fo=7, routed)           1.280     0.844    ad9280_sample_m0/Q[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.299     1.143 r  ad9280_sample_m0/sample_cnt[9]_i_2/O
                         net (fo=5, routed)           0.826     1.969    ad9280_sample_m0/sample_cnt[9]_i_2_n_0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.124     2.093 r  ad9280_sample_m0/sample_cnt[4]_i_2/O
                         net (fo=6, routed)           1.228     3.321    ad9280_sample_m0/sample_cnt[4]_i_2_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.445 r  ad9280_sample_m0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.445    ad9280_sample_m0/state[0]_i_1_n_0
    SLICE_X54Y86         FDCE                                         r  ad9280_sample_m0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.437    29.730    ad9280_sample_m0/clk_out1
    SLICE_X54Y86         FDCE                                         r  ad9280_sample_m0/state_reg[0]/C
                         clock pessimism              0.561    30.292    
                         clock uncertainty           -0.101    30.190    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.081    30.271    ad9280_sample_m0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         30.271    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                 26.826    

Slack (MET) :             26.871ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 2.382ns (55.749%)  route 1.891ns (44.251%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.732 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.553    -0.920    ad9280_sample_m0/clk_out1
    SLICE_X49Y86         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  ad9280_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.314     0.849    ad9280_sample_m0/wait_cnt[0]
    SLICE_X50Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.444 r  ad9280_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample_m0/wait_cnt0_carry_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.561 r  ad9280_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.561    ad9280_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.678 r  ad9280_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.678    ad9280_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.795 r  ad9280_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.795    ad9280_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.912 r  ad9280_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.912    ad9280_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.029 r  ad9280_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.029    ad9280_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.146 r  ad9280_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.146    ad9280_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.469 r  ad9280_sample_m0/wait_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.577     3.046    ad9280_sample_m0/wait_cnt0_carry__6_n_6
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.306     3.352 r  ad9280_sample_m0/wait_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     3.352    ad9280_sample_m0/wait_cnt_0[30]
    SLICE_X51Y88         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.439    29.732    ad9280_sample_m0/clk_out1
    SLICE_X51Y88         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[30]/C
                         clock pessimism              0.561    30.294    
                         clock uncertainty           -0.101    30.192    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)        0.031    30.223    ad9280_sample_m0/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         30.223    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 26.871    

Slack (MET) :             26.932ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.828ns (19.626%)  route 3.391ns (80.374%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.554    -0.919    ad9280_sample_m0/clk_out1
    SLICE_X51Y85         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  ad9280_sample_m0/wait_cnt_reg[17]/Q
                         net (fo=2, routed)           0.823     0.360    ad9280_sample_m0/wait_cnt[17]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124     0.484 r  ad9280_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=2, routed)           1.020     1.503    ad9280_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X51Y83         LUT5 (Prop_lut5_I4_O)        0.124     1.627 r  ad9280_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=32, routed)          1.548     3.175    ad9280_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.124     3.299 r  ad9280_sample_m0/wait_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.299    ad9280_sample_m0/wait_cnt_0[4]
    SLICE_X51Y81         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.432    29.725    ad9280_sample_m0/clk_out1
    SLICE_X51Y81         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[4]/C
                         clock pessimism              0.575    30.301    
                         clock uncertainty           -0.101    30.199    
    SLICE_X51Y81         FDCE (Setup_fdce_C_D)        0.032    30.231    ad9280_sample_m0/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         30.231    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 26.932    

Slack (MET) :             26.936ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 2.033ns (48.359%)  route 2.171ns (51.641%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 29.730 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.553    -0.920    ad9280_sample_m0/clk_out1
    SLICE_X49Y86         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  ad9280_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.314     0.849    ad9280_sample_m0/wait_cnt[0]
    SLICE_X50Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.444 r  ad9280_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample_m0/wait_cnt0_carry_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.561 r  ad9280_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.561    ad9280_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.678 r  ad9280_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.678    ad9280_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.795 r  ad9280_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.795    ad9280_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.912 r  ad9280_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.912    ad9280_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.131 r  ad9280_sample_m0/wait_cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.857     2.989    ad9280_sample_m0/wait_cnt0_carry__4_n_7
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.295     3.284 r  ad9280_sample_m0/wait_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.284    ad9280_sample_m0/wait_cnt_0[21]
    SLICE_X51Y86         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.437    29.730    ad9280_sample_m0/clk_out1
    SLICE_X51Y86         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[21]/C
                         clock pessimism              0.561    30.292    
                         clock uncertainty           -0.101    30.190    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)        0.029    30.219    ad9280_sample_m0/wait_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         30.219    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                 26.936    

Slack (MET) :             26.936ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.828ns (19.650%)  route 3.386ns (80.350%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.554    -0.919    ad9280_sample_m0/clk_out1
    SLICE_X51Y85         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  ad9280_sample_m0/wait_cnt_reg[17]/Q
                         net (fo=2, routed)           0.823     0.360    ad9280_sample_m0/wait_cnt[17]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124     0.484 r  ad9280_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=2, routed)           1.020     1.503    ad9280_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X51Y83         LUT5 (Prop_lut5_I4_O)        0.124     1.627 r  ad9280_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=32, routed)          1.543     3.170    ad9280_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.124     3.294 r  ad9280_sample_m0/wait_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.294    ad9280_sample_m0/wait_cnt_0[3]
    SLICE_X51Y81         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.432    29.725    ad9280_sample_m0/clk_out1
    SLICE_X51Y81         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[3]/C
                         clock pessimism              0.575    30.301    
                         clock uncertainty           -0.101    30.199    
    SLICE_X51Y81         FDCE (Setup_fdce_C_D)        0.031    30.230    ad9280_sample_m0/wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         30.230    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 26.936    

Slack (MET) :             26.949ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.258ns (53.836%)  route 1.936ns (46.164%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.731 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.553    -0.920    ad9280_sample_m0/clk_out1
    SLICE_X49Y86         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  ad9280_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          1.314     0.849    ad9280_sample_m0/wait_cnt[0]
    SLICE_X50Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.444 r  ad9280_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample_m0/wait_cnt0_carry_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.561 r  ad9280_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.561    ad9280_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.678 r  ad9280_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.678    ad9280_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.795 r  ad9280_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.795    ad9280_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.912 r  ad9280_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.912    ad9280_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.029 r  ad9280_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.029    ad9280_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.344 r  ad9280_sample_m0/wait_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.623     2.967    ad9280_sample_m0/wait_cnt0_carry__5_n_4
    SLICE_X51Y87         LUT5 (Prop_lut5_I4_O)        0.307     3.274 r  ad9280_sample_m0/wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.274    ad9280_sample_m0/wait_cnt_0[28]
    SLICE_X51Y87         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.438    29.731    ad9280_sample_m0/clk_out1
    SLICE_X51Y87         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[28]/C
                         clock pessimism              0.561    30.293    
                         clock uncertainty           -0.101    30.191    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)        0.031    30.222    ad9280_sample_m0/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 26.949    

Slack (MET) :             26.970ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.828ns (19.790%)  route 3.356ns (80.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.554    -0.919    ad9280_sample_m0/clk_out1
    SLICE_X51Y85         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.463 r  ad9280_sample_m0/wait_cnt_reg[17]/Q
                         net (fo=2, routed)           0.823     0.360    ad9280_sample_m0/wait_cnt[17]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124     0.484 r  ad9280_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=2, routed)           1.020     1.503    ad9280_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X51Y83         LUT5 (Prop_lut5_I4_O)        0.124     1.627 r  ad9280_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=32, routed)          1.513     3.141    ad9280_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.124     3.265 r  ad9280_sample_m0/wait_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     3.265    ad9280_sample_m0/wait_cnt_0[16]
    SLICE_X51Y84         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    32.675 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    33.837    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.616 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.203    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.294 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.436    29.729    ad9280_sample_m0/clk_out1
    SLICE_X51Y84         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[16]/C
                         clock pessimism              0.575    30.305    
                         clock uncertainty           -0.101    30.203    
    SLICE_X51Y84         FDCE (Setup_fdce_C_D)        0.031    30.234    ad9280_sample_m0/wait_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         30.234    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                 26.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.513%)  route 0.306ns (68.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.580    ad9280_sample_m0/clk_out1
    SLICE_X55Y93         FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  ad9280_sample_m0/adc_data_d0_reg[1]/Q
                         net (fo=1, routed)           0.306    -0.133    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.207    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.860%)  route 0.306ns (65.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.580    ad9280_sample_m0/clk_out1
    SLICE_X54Y93         FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  ad9280_sample_m0/adc_data_d0_reg[5]/Q
                         net (fo=1, routed)           0.306    -0.110    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.207    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.304%)  route 0.314ns (65.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.580    ad9280_sample_m0/clk_out1
    SLICE_X54Y93         FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  ad9280_sample_m0/adc_data_d0_reg[6]/Q
                         net (fo=1, routed)           0.314    -0.102    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.207    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.232%)  route 0.315ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.580    ad9280_sample_m0/clk_out1
    SLICE_X54Y93         FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  ad9280_sample_m0/adc_data_d0_reg[2]/Q
                         net (fo=1, routed)           0.315    -0.101    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.207    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.232%)  route 0.315ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.580    ad9280_sample_m0/clk_out1
    SLICE_X54Y93         FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  ad9280_sample_m0/adc_data_d0_reg[3]/Q
                         net (fo=1, routed)           0.315    -0.101    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.207    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.148ns (29.218%)  route 0.359ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560    -0.584    ad9280_sample_m0/clk_out1
    SLICE_X54Y86         FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.436 r  ad9280_sample_m0/adc_data_d0_reg[4]/Q
                         net (fo=1, routed)           0.359    -0.078    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.243    -0.260    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.148ns (29.057%)  route 0.361ns (70.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560    -0.584    ad9280_sample_m0/clk_out1
    SLICE_X54Y86         FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.436 r  ad9280_sample_m0/adc_data_d0_reg[7]/Q
                         net (fo=1, routed)           0.361    -0.075    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.242    -0.261    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.760%)  route 0.275ns (68.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.588    -0.556    ad9280_sample_m0/clk_out1
    SLICE_X58Y85         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.128    -0.428 r  ad9280_sample_m0/sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.275    -0.153    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129    -0.374    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.787%)  route 0.332ns (70.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.588    -0.556    ad9280_sample_m0/clk_out1
    SLICE_X58Y85         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample_m0/sample_cnt_reg[5]/Q
                         net (fo=3, routed)           0.332    -0.083    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.320    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.476%)  route 0.337ns (70.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.588    -0.556    ad9280_sample_m0/clk_out1
    SLICE_X58Y84         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample_m0/sample_cnt_reg[6]/Q
                         net (fo=6, routed)           0.337    -0.078    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.875    -0.776    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.503    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.320    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adda_pll
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         31.250      28.674     RAMB18_X2Y34     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y0    adda_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X55Y86     ad9280_sample_m0/adc_data_d0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X55Y93     ad9280_sample_m0/adc_data_d0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X54Y93     ad9280_sample_m0/adc_data_d0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X54Y93     ad9280_sample_m0/adc_data_d0_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X54Y86     ad9280_sample_m0/adc_data_d0_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X54Y93     ad9280_sample_m0/adc_data_d0_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X54Y93     ad9280_sample_m0/adc_data_d0_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X55Y86     ad9280_sample_m0/adc_data_d0_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y86     ad9280_sample_m0/adc_data_d0_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y86     ad9280_sample_m0/adc_data_d0_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X51Y86     ad9280_sample_m0/wait_cnt_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X51Y88     ad9280_sample_m0/wait_cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X51Y81     ad9280_sample_m0/wait_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X51Y88     ad9280_sample_m0/wait_cnt_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X51Y88     ad9280_sample_m0/wait_cnt_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X51Y81     ad9280_sample_m0/wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X51Y81     ad9280_sample_m0/wait_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X55Y93     ad9280_sample_m0/adc_data_d0_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y93     ad9280_sample_m0/adc_data_d0_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y93     ad9280_sample_m0/adc_data_d0_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y93     ad9280_sample_m0/adc_data_d0_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y93     ad9280_sample_m0/adc_data_d0_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y84     ad9280_sample_m0/sample_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y84     ad9280_sample_m0/sample_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y85     ad9280_sample_m0/sample_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y85     ad9280_sample_m0/sample_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y85     ad9280_sample_m0/sample_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 3.234ns (53.095%)  route 2.857ns (46.905%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 14.038 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    -0.762    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.692 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.298     2.991    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.115 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.115    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.647 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.785     4.432    wav_display_m0/v_data1
    SLICE_X60Y86         LUT2 (Prop_lut2_I1_O)        0.124     4.556 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.773     5.329    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  wav_display_m0/v_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.497    14.038    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y82         FDRE                                         r  wav_display_m0/v_data_reg[14]/C
                         clock pessimism              0.567    14.605    
                         clock uncertainty           -0.091    14.514    
    SLICE_X60Y82         FDRE (Setup_fdre_C_R)       -0.524    13.990    wav_display_m0/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 3.234ns (53.095%)  route 2.857ns (46.905%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 14.038 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    -0.762    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.692 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.298     2.991    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.115 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.115    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.647 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.785     4.432    wav_display_m0/v_data1
    SLICE_X60Y86         LUT2 (Prop_lut2_I1_O)        0.124     4.556 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.773     5.329    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  wav_display_m0/v_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.497    14.038    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y82         FDRE                                         r  wav_display_m0/v_data_reg[4]/C
                         clock pessimism              0.567    14.605    
                         clock uncertainty           -0.091    14.514    
    SLICE_X60Y82         FDRE (Setup_fdre_C_R)       -0.524    13.990    wav_display_m0/v_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 3.234ns (53.095%)  route 2.857ns (46.905%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 14.038 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    -0.762    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.692 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.298     2.991    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.115 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.115    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.647 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.785     4.432    wav_display_m0/v_data1
    SLICE_X60Y86         LUT2 (Prop_lut2_I1_O)        0.124     4.556 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.773     5.329    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  wav_display_m0/v_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.497    14.038    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y82         FDRE                                         r  wav_display_m0/v_data_reg[6]/C
                         clock pessimism              0.567    14.605    
                         clock uncertainty           -0.091    14.514    
    SLICE_X60Y82         FDRE (Setup_fdre_C_R)       -0.524    13.990    wav_display_m0/v_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 3.234ns (53.095%)  route 2.857ns (46.905%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 14.038 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    -0.762    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.692 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.298     2.991    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.115 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.115    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.647 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.785     4.432    wav_display_m0/v_data1
    SLICE_X60Y86         LUT2 (Prop_lut2_I1_O)        0.124     4.556 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.773     5.329    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  wav_display_m0/v_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.497    14.038    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y82         FDRE                                         r  wav_display_m0/v_data_reg[8]/C
                         clock pessimism              0.567    14.605    
                         clock uncertainty           -0.091    14.514    
    SLICE_X60Y82         FDRE (Setup_fdre_C_R)       -0.524    13.990    wav_display_m0/v_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             10.083ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 3.234ns (61.290%)  route 2.043ns (38.710%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.041 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    -0.762    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.692 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.298     2.991    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.115 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.115    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.647 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.744     4.391    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X60Y86         LUT3 (Prop_lut3_I2_O)        0.124     4.515 r  wav_display_m0/timing_gen_xy_m0/v_data[16]_i_1/O
                         net (fo=1, routed)           0.000     4.515    wav_display_m0/timing_gen_xy_m0_n_13
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.500    14.041    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[16]/C
                         clock pessimism              0.567    14.608    
                         clock uncertainty           -0.091    14.517    
    SLICE_X60Y86         FDRE (Setup_fdre_C_D)        0.081    14.598    wav_display_m0/v_data_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 10.083    

Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 3.227ns (61.238%)  route 2.043ns (38.762%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.041 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.594    -0.762    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.692 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.298     2.991    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.115 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.115    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.647 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.744     4.391    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X60Y86         LUT3 (Prop_lut3_I2_O)        0.117     4.508 r  wav_display_m0/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=1, routed)           0.000     4.508    wav_display_m0/timing_gen_xy_m0_n_12
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.500    14.041    wav_display_m0/bbstub_clk_out1
    SLICE_X60Y86         FDRE                                         r  wav_display_m0/v_data_reg[22]/C
                         clock pessimism              0.567    14.608    
                         clock uncertainty           -0.091    14.517    
    SLICE_X60Y86         FDRE (Setup_fdre_C_D)        0.118    14.635    wav_display_m0/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.516ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/vs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.080ns (24.087%)  route 3.404ns (75.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 13.972 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.539    -0.817    color_bar_m0/clk_out1
    SLICE_X57Y76         FDCE                                         r  color_bar_m0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  color_bar_m0/h_cnt_reg[2]/Q
                         net (fo=5, routed)           1.103     0.742    color_bar_m0/h_cnt_reg_n_0_[2]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.146     0.888 f  color_bar_m0/v_cnt[11]_i_3/O
                         net (fo=3, routed)           0.634     1.523    color_bar_m0/v_cnt[11]_i_3_n_0
    SLICE_X54Y77         LUT3 (Prop_lut3_I1_O)        0.328     1.851 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=14, routed)          1.008     2.858    color_bar_m0/v_cnt
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.150     3.008 r  color_bar_m0/vs_reg_i_1/O
                         net (fo=1, routed)           0.658     3.667    color_bar_m0/vs_reg_i_1_n_0
    SLICE_X54Y82         FDCE                                         r  color_bar_m0/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.431    13.972    color_bar_m0/clk_out1
    SLICE_X54Y82         FDCE                                         r  color_bar_m0/vs_reg_reg/C
                         clock pessimism              0.567    14.539    
                         clock uncertainty           -0.091    14.448    
    SLICE_X54Y82         FDCE (Setup_fdce_C_D)       -0.265    14.183    color_bar_m0/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                 10.516    

Slack (MET) :             10.751ns  (required time - arrival time)
  Source:                 color_bar_m0/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.226ns (28.773%)  route 3.035ns (71.227%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.549    -0.807    color_bar_m0/clk_out1
    SLICE_X55Y83         FDCE                                         r  color_bar_m0/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.388 r  color_bar_m0/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.079     0.691    color_bar_m0/v_cnt_reg_n_0_[7]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.326     1.017 r  color_bar_m0/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.407     1.423    color_bar_m0/v_cnt[11]_i_8_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I5_O)        0.327     1.750 r  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=12, routed)          1.025     2.776    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.154     2.930 r  color_bar_m0/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.524     3.454    color_bar_m0/v_cnt[0]_i_1_n_0
    SLICE_X54Y84         FDCE                                         r  color_bar_m0/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.433    13.974    color_bar_m0/clk_out1
    SLICE_X54Y84         FDCE                                         r  color_bar_m0/v_cnt_reg[0]/C
                         clock pessimism              0.581    14.555    
                         clock uncertainty           -0.091    14.464    
    SLICE_X54Y84         FDCE (Setup_fdce_C_D)       -0.259    14.205    color_bar_m0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                 10.751    

Slack (MET) :             11.035ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.362ns (31.951%)  route 2.901ns (68.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.619    -0.737    rgb2dvi_m0/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X64Y85         FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          1.281     1.062    rgb2dvi_m0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I1_O)        0.152     1.214 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__0/O
                         net (fo=5, routed)           0.848     2.062    rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__0_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I3_O)        0.360     2.422 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_3__1/O
                         net (fo=1, routed)           0.772     3.194    rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_3__1_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.332     3.526 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.526    rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X65Y86         FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.501    14.042    rgb2dvi_m0/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X65Y86         FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.581    14.623    
                         clock uncertainty           -0.091    14.532    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.029    14.561    rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -3.526    
  -------------------------------------------------------------------
                         slack                                 11.035    

Slack (MET) :             11.229ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.988ns (25.934%)  route 2.822ns (74.066%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.041 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.616    -0.740    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X63Y83         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.321 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.830     0.509    rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X60Y81         LUT3 (Prop_lut3_I0_O)        0.299     0.808 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_3/O
                         net (fo=3, routed)           0.653     1.461    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_3_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     1.585 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1/O
                         net (fo=4, routed)           1.004     2.589    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1_n_0
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.146     2.735 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1/O
                         net (fo=1, routed)           0.334     3.070    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         1.500    14.041    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X64Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.581    14.622    
                         clock uncertainty           -0.091    14.531    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.232    14.299    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 11.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.591    -0.517    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y93         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.376 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.320    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y93         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.861    -0.748    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y93         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.231    -0.517    
    SLICE_X65Y93         FDPE (Hold_fdpe_C_D)         0.075    -0.442    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.421%)  route 0.226ns (61.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.560    -0.548    wav_display_m0/bbstub_clk_out1
    SLICE_X57Y85         FDRE                                         r  wav_display_m0/rdaddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  wav_display_m0/rdaddress_reg[5]/Q
                         net (fo=3, routed)           0.226    -0.181    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.870    -0.740    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.491    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.308    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.161%)  route 0.225ns (57.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.560    -0.548    wav_display_m0/bbstub_clk_out1
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/rdaddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  wav_display_m0/rdaddress_reg[1]/Q
                         net (fo=7, routed)           0.225    -0.159    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.870    -0.740    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.491    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.308    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.590    -0.518    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X65Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=6, routed)           0.114    -0.263    rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X64Y90         LUT4 (Prop_lut4_I3_O)        0.048    -0.215 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    rgb2dvi_m0/DataEncoders[0].DataEncoder/p_0_in8_in
    SLICE_X64Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.860    -0.749    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X64Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.244    -0.505    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.131    -0.374    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.590    -0.518    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X65Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=6, routed)           0.114    -0.263    rgb2dvi_m0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X64Y90         LUT4 (Prop_lut4_I1_O)        0.045    -0.218 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    rgb2dvi_m0/DataEncoders[0].DataEncoder/minusOp[2]
    SLICE_X64Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.860    -0.749    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X64Y90         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.244    -0.505    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.121    -0.384    rgb2dvi_m0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.584    -0.524    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X62Y81         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=11, routed)          0.109    -0.274    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.048    -0.226 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X63Y81         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.853    -0.757    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X63Y81         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.246    -0.511    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.107    -0.404    rgb2dvi_m0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.057%)  route 0.286ns (66.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.560    -0.548    wav_display_m0/bbstub_clk_out1
    SLICE_X57Y85         FDRE                                         r  wav_display_m0/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  wav_display_m0/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.286    -0.122    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.870    -0.740    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.491    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.308    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.584    -0.524    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X62Y81         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=11, routed)          0.109    -0.274    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X63Y81         LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    rgb2dvi_m0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0_n_0
    SLICE_X63Y81         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.853    -0.757    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X63Y81         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.246    -0.511    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.091    -0.420    rgb2dvi_m0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.453%)  route 0.255ns (66.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.560    -0.548    wav_display_m0/bbstub_clk_out1
    SLICE_X57Y85         FDRE                                         r  wav_display_m0/rdaddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  wav_display_m0/rdaddress_reg[4]/Q
                         net (fo=4, routed)           0.255    -0.166    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.870    -0.740    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.491    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129    -0.362    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.964%)  route 0.242ns (62.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.560    -0.548    wav_display_m0/bbstub_clk_out1
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/rdaddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  wav_display_m0/rdaddress_reg[2]/Q
                         net (fo=6, routed)           0.242    -0.158    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=241, routed)         0.870    -0.740    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.491    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130    -0.361    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y34     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y94     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y93     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y86     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y90     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y84     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y83     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y85     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y89     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y81     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y81     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y81     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y81     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y81     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y81     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y81     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y81     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y82     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y89     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y89     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_adda_pll
  To Clock:  clk_out2_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.518ns (33.355%)  route 1.035ns (66.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 6.698 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.733    -0.740    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  rom_addr_reg[3]/Q
                         net (fo=3, routed)           1.035     0.813    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.655     6.698    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.583     7.281    
                         clock uncertainty           -0.082     7.199    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.633    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.633    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.518ns (33.458%)  route 1.030ns (66.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 6.696 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.733    -0.740    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           1.030     0.808    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.653     6.696    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.583     7.279    
                         clock uncertainty           -0.082     7.197    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     6.631    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 1.374ns (64.992%)  route 0.740ns (35.008%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 6.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.735    -0.738    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  rom_addr_reg[4]/Q
                         net (fo=3, routed)           0.740     0.520    rom_addr_reg[4]
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.157 r  rom_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.157    rom_addr_reg[4]_i_1_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.376 r  rom_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.376    rom_addr_reg[8]_i_1_n_7
    SLICE_X8Y136         FDRE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.610     6.654    ad9708_clk_OBUF
    SLICE_X8Y136         FDRE                                         r  rom_addr_reg[8]/C
                         clock pessimism              0.583     7.237    
                         clock uncertainty           -0.082     7.155    
    SLICE_X8Y136         FDRE (Setup_fdre_C_D)        0.109     7.264    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 1.498ns (72.966%)  route 0.555ns (27.034%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 6.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.733    -0.740    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.555     0.333    rom_addr_reg[1]
    SLICE_X8Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.990 r  rom_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.990    rom_addr_reg[0]_i_1_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.313 r  rom_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.313    rom_addr_reg[4]_i_1_n_6
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.610     6.654    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[5]/C
                         clock pessimism              0.583     7.237    
                         clock uncertainty           -0.082     7.155    
    SLICE_X8Y135         FDRE (Setup_fdre_C_D)        0.109     7.264    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 1.490ns (72.860%)  route 0.555ns (27.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 6.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.733    -0.740    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.555     0.333    rom_addr_reg[1]
    SLICE_X8Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.990 r  rom_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.990    rom_addr_reg[0]_i_1_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.305 r  rom_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.305    rom_addr_reg[4]_i_1_n_4
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.610     6.654    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[7]/C
                         clock pessimism              0.583     7.237    
                         clock uncertainty           -0.082     7.155    
    SLICE_X8Y135         FDRE (Setup_fdre_C_D)        0.109     7.264    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.518ns (38.034%)  route 0.844ns (61.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 6.696 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.733    -0.740    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  rom_addr_reg[3]/Q
                         net (fo=3, routed)           0.844     0.622    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.653     6.696    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.583     7.279    
                         clock uncertainty           -0.082     7.197    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     6.631    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.518ns (38.124%)  route 0.841ns (61.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 6.698 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.733    -0.740    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.841     0.619    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.655     6.698    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.583     7.281    
                         clock uncertainty           -0.082     7.199    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.633    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.633    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 1.414ns (71.813%)  route 0.555ns (28.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 6.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.733    -0.740    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.555     0.333    rom_addr_reg[1]
    SLICE_X8Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.990 r  rom_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.990    rom_addr_reg[0]_i_1_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.229 r  rom_addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.229    rom_addr_reg[4]_i_1_n_5
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.610     6.654    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[6]/C
                         clock pessimism              0.583     7.237    
                         clock uncertainty           -0.082     7.155    
    SLICE_X8Y135         FDRE (Setup_fdre_C_D)        0.109     7.264    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.518ns (39.058%)  route 0.808ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 6.696 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.733    -0.740    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  rom_addr_reg[0]/Q
                         net (fo=3, routed)           0.808     0.586    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.653     6.696    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.583     7.279    
                         clock uncertainty           -0.082     7.197    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.631    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.518ns (39.229%)  route 0.802ns (60.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 6.696 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.236 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.569    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.735    -0.738    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.802     0.582    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     9.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    10.587    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.366 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.953    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.044 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.653     6.696    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.583     7.279    
                         clock uncertainty           -0.082     7.197    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     6.631    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  6.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.099%)  route 0.226ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[7]/Q
                         net (fo=3, routed)           0.226    -0.112    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.959    -0.692    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.444    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.261    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.682%)  route 0.229ns (58.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[2]/Q
                         net (fo=3, routed)           0.229    -0.108    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.962    -0.689    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.441    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.258    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.567%)  route 0.231ns (58.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.231    -0.107    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.962    -0.689    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.441    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.258    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.848%)  route 0.228ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[2]/Q
                         net (fo=3, routed)           0.228    -0.110    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.959    -0.692    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.444    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.261    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.327%)  route 0.275ns (62.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.275    -0.062    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.962    -0.689    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.441    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.258    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.210%)  route 0.277ns (62.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y136         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[8]/Q
                         net (fo=3, routed)           0.277    -0.061    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.962    -0.689    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.441    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.258    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.159%)  route 0.277ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[4]/Q
                         net (fo=3, routed)           0.277    -0.060    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.962    -0.689    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.441    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.258    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.327%)  route 0.275ns (62.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.275    -0.062    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.959    -0.692    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.444    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.261    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.291%)  route 0.276ns (62.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y135         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[4]/Q
                         net (fo=3, routed)           0.276    -0.062    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.959    -0.692    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.444    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.261    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.254%)  route 0.276ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.642    -0.502    ad9708_clk_OBUF
    SLICE_X8Y134         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  rom_addr_reg[0]/Q
                         net (fo=3, routed)           0.276    -0.062    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.959    -0.692    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.444    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.261    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_adda_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y54     da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y54     da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    adda_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y134     rom_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y134     rom_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y134     rom_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y135     rom_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y135     rom_addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y135     rom_addr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y135     rom_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y135     rom_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y135     rom_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y135     rom_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y136     rom_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y134     rom_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y135     rom_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y135     rom_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y135     rom_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y135     rom_addr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y17   video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y94     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y93     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y86     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y90     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y84     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y83     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y85     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y89     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adda_pll
  To Clock:  clkfbout_adda_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adda_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    adda_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



