{
  "module_name": "intel_punit_ipc.h",
  "hash_id": "09c480fa280c5e7c4e6925577f7d818f7cf4c991bd9475c8b357c302a298afea",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/intel_punit_ipc.h",
  "human_readable_source": " \n#ifndef _ASM_X86_INTEL_PUNIT_IPC_H_\n#define  _ASM_X86_INTEL_PUNIT_IPC_H_\n\n \ntypedef enum {\n\tBIOS_IPC = 0,\n\tGTDRIVER_IPC,\n\tISPDRIVER_IPC,\n\tRESERVED_IPC,\n} IPC_TYPE;\n\n#define IPC_TYPE_OFFSET\t\t\t6\n#define IPC_PUNIT_BIOS_CMD_BASE\t\t(BIOS_IPC << IPC_TYPE_OFFSET)\n#define IPC_PUNIT_GTD_CMD_BASE\t\t(GTDDRIVER_IPC << IPC_TYPE_OFFSET)\n#define IPC_PUNIT_ISPD_CMD_BASE\t\t(ISPDRIVER_IPC << IPC_TYPE_OFFSET)\n#define IPC_PUNIT_CMD_TYPE_MASK\t\t(RESERVED_IPC << IPC_TYPE_OFFSET)\n\n \n#define IPC_PUNIT_BIOS_ZERO\t\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x00)\n#define IPC_PUNIT_BIOS_VR_INTERFACE\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x01)\n#define IPC_PUNIT_BIOS_READ_PCS\t\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x02)\n#define IPC_PUNIT_BIOS_WRITE_PCS\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x03)\n#define IPC_PUNIT_BIOS_READ_PCU_CONFIG\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x04)\n#define IPC_PUNIT_BIOS_WRITE_PCU_CONFIG\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x05)\n#define IPC_PUNIT_BIOS_READ_PL1_SETTING\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x06)\n#define IPC_PUNIT_BIOS_WRITE_PL1_SETTING\t(IPC_PUNIT_BIOS_CMD_BASE | 0x07)\n#define IPC_PUNIT_BIOS_TRIGGER_VDD_RAM\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x08)\n#define IPC_PUNIT_BIOS_READ_TELE_INFO\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x09)\n#define IPC_PUNIT_BIOS_READ_TELE_TRACE_CTRL\t(IPC_PUNIT_BIOS_CMD_BASE | 0x0a)\n#define IPC_PUNIT_BIOS_WRITE_TELE_TRACE_CTRL\t(IPC_PUNIT_BIOS_CMD_BASE | 0x0b)\n#define IPC_PUNIT_BIOS_READ_TELE_EVENT_CTRL\t(IPC_PUNIT_BIOS_CMD_BASE | 0x0c)\n#define IPC_PUNIT_BIOS_WRITE_TELE_EVENT_CTRL\t(IPC_PUNIT_BIOS_CMD_BASE | 0x0d)\n#define IPC_PUNIT_BIOS_READ_TELE_TRACE\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x0e)\n#define IPC_PUNIT_BIOS_WRITE_TELE_TRACE\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x0f)\n#define IPC_PUNIT_BIOS_READ_TELE_EVENT\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x10)\n#define IPC_PUNIT_BIOS_WRITE_TELE_EVENT\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x11)\n#define IPC_PUNIT_BIOS_READ_MODULE_TEMP\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x12)\n#define IPC_PUNIT_BIOS_RESERVED\t\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x13)\n#define IPC_PUNIT_BIOS_READ_VOLTAGE_OVER\t(IPC_PUNIT_BIOS_CMD_BASE | 0x14)\n#define IPC_PUNIT_BIOS_WRITE_VOLTAGE_OVER\t(IPC_PUNIT_BIOS_CMD_BASE | 0x15)\n#define IPC_PUNIT_BIOS_READ_RATIO_OVER\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x16)\n#define IPC_PUNIT_BIOS_WRITE_RATIO_OVER\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x17)\n#define IPC_PUNIT_BIOS_READ_VF_GL_CTRL\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x18)\n#define IPC_PUNIT_BIOS_WRITE_VF_GL_CTRL\t\t(IPC_PUNIT_BIOS_CMD_BASE | 0x19)\n#define IPC_PUNIT_BIOS_READ_FM_SOC_TEMP_THRESH\t(IPC_PUNIT_BIOS_CMD_BASE | 0x1a)\n#define IPC_PUNIT_BIOS_WRITE_FM_SOC_TEMP_THRESH\t(IPC_PUNIT_BIOS_CMD_BASE | 0x1b)\n\n \n#define IPC_PUNIT_GTD_ZERO\t\t\t(IPC_PUNIT_GTD_CMD_BASE | 0x00)\n#define IPC_PUNIT_GTD_CONFIG\t\t\t(IPC_PUNIT_GTD_CMD_BASE | 0x01)\n#define IPC_PUNIT_GTD_READ_ICCP_LIC_CDYN_SCAL\t(IPC_PUNIT_GTD_CMD_BASE | 0x02)\n#define IPC_PUNIT_GTD_WRITE_ICCP_LIC_CDYN_SCAL\t(IPC_PUNIT_GTD_CMD_BASE | 0x03)\n#define IPC_PUNIT_GTD_GET_WM_VAL\t\t(IPC_PUNIT_GTD_CMD_BASE | 0x06)\n#define IPC_PUNIT_GTD_WRITE_CONFIG_WISHREQ\t(IPC_PUNIT_GTD_CMD_BASE | 0x07)\n#define IPC_PUNIT_GTD_READ_REQ_DUTY_CYCLE\t(IPC_PUNIT_GTD_CMD_BASE | 0x16)\n#define IPC_PUNIT_GTD_DIS_VOL_FREQ_CHG_REQUEST\t(IPC_PUNIT_GTD_CMD_BASE | 0x17)\n#define IPC_PUNIT_GTD_DYNA_DUTY_CYCLE_CTRL\t(IPC_PUNIT_GTD_CMD_BASE | 0x1a)\n#define IPC_PUNIT_GTD_DYNA_DUTY_CYCLE_TUNING\t(IPC_PUNIT_GTD_CMD_BASE | 0x1c)\n\n \n#define IPC_PUNIT_ISPD_ZERO\t\t\t(IPC_PUNIT_ISPD_CMD_BASE | 0x00)\n#define IPC_PUNIT_ISPD_CONFIG\t\t\t(IPC_PUNIT_ISPD_CMD_BASE | 0x01)\n#define IPC_PUNIT_ISPD_GET_ISP_LTR_VAL\t\t(IPC_PUNIT_ISPD_CMD_BASE | 0x02)\n#define IPC_PUNIT_ISPD_ACCESS_IU_FREQ_BOUNDS\t(IPC_PUNIT_ISPD_CMD_BASE | 0x03)\n#define IPC_PUNIT_ISPD_READ_CDYN_LEVEL\t\t(IPC_PUNIT_ISPD_CMD_BASE | 0x04)\n#define IPC_PUNIT_ISPD_WRITE_CDYN_LEVEL\t\t(IPC_PUNIT_ISPD_CMD_BASE | 0x05)\n\n \n#define IPC_PUNIT_ERR_SUCCESS\t\t\t0\n#define IPC_PUNIT_ERR_INVALID_CMD\t\t1\n#define IPC_PUNIT_ERR_INVALID_PARAMETER\t\t2\n#define IPC_PUNIT_ERR_CMD_TIMEOUT\t\t3\n#define IPC_PUNIT_ERR_CMD_LOCKED\t\t4\n#define IPC_PUNIT_ERR_INVALID_VR_ID\t\t5\n#define IPC_PUNIT_ERR_VR_ERR\t\t\t6\n\n#if IS_ENABLED(CONFIG_INTEL_PUNIT_IPC)\n\nint intel_punit_ipc_simple_command(int cmd, int para1, int para2);\nint intel_punit_ipc_command(u32 cmd, u32 para1, u32 para2, u32 *in, u32 *out);\n\n#else\n\nstatic inline int intel_punit_ipc_simple_command(int cmd,\n\t\t\t\t\t\t  int para1, int para2)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int intel_punit_ipc_command(u32 cmd, u32 para1, u32 para2,\n\t\t\t\t\t  u32 *in, u32 *out)\n{\n\treturn -ENODEV;\n}\n\n#endif  \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}