INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol FlagN, assumed default net type wire [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv:36]
INFO: [VRFC 10-2458] undeclared symbol FlagC, assumed default net type wire [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv:36]
INFO: [VRFC 10-2458] undeclared symbol FlagV, assumed default net type wire [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/COMP541/Lab7/Lab7.srcs/sources_1/new/bitmapmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmapmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/datamem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_4/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/memIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/screenmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module screenmem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/screenmem.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_5/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/tester_screentest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_screentest
INFO: [VRFC 10-311] analyzing module selfcheck_nopause
