# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../neuronio_gmbh.srcs/sources_1/imports/simauto/fpupack.vhd" \
"../../../../neuronio_gmbh.srcs/sources_1/imports/simauto/addsubfsm_v6.vhd" \
"../../../../neuronio_gmbh.srcs/sources_1/imports/simauto/entities.vhd" \
"../../../../neuronio_gmbh.srcs/sources_1/imports/simauto/multiplierfsm_v2.vhd" \
"../../../../neuronio_gmbh.srcs/sources_1/new/neuronio_gmbh.vhd" \
"../../../../neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd" \

# Do not sort compile order
nosort
