//oanab
//10 nov 2007
//csl_port can't be declared in a testbench

csl_unit u{
  csl_port x(input),y(output);
  csl_port clk(input);
  u(){
    clk.set_attr(clock);
  }
};

csl_vector stim{
  stim(){
    set_unit_name(u);
    set_direction(input);
  }
};

csl_vector exp{
  exp(){
   set_unit_name(u);
   set_direction(output);
  }
};

csl_testbench tb{
  csl_signal clk(wire);
  u u;
  csl_port a(input); // this should be in a unit or interface
   tb(){
    clk.set_attr(clock);
    add_logic(clock,clk,4,ns);
  }
};
