error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/system.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_sys.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_textio.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/v2009.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
testcases/force_arrayofSVI_port_input.sv:18: syntax error
testcases/force_arrayofSVI_port_input.sv:18: Errors in port declarations.
testcases/force_arrayofSVI_port_input.sv:42: syntax error
testcases/force_arrayofSVI_port_input.sv:1: Errors in port declarations.
testcases/force_arrayofSVI_port_input.sv:50: warning: implicit definition of wire 'o_a'.
testcases/force_arrayofSVI_port_input.sv:52: warning: implicit definition of wire 'i_a'.
