# Aliases
alias = "",
# VCS emulation log file
aceemulvcslogfile = Compile_vcs.emu.log,
# Full path to the ace env file
aceenvfile = [model_root]/target/*/aceroot/ace/*.env,
# VCS FPGA log file
acefpgavcslogfile = Compile_vcs.fpga.log,
# VCS log file
acevcslogfile = [alias]_vcs.log,
# Verdi log file
aceverdilogfile = [alias]_verdi.log,
# Path to the Array-Dft-Audit violations XML file
arraydftauditxmlfile = [model_root]/tools/arraydft/outputs/[alias]/sip[alias]_wrapper/[alias]_wrapper_violations.xml,
# Path to CDC directory
cdcdir = [model_root]/tools/cdc,
# Path to Spyglass CDC directory
cdcdirspyglass = [model_root]/tools/cdc,
# Path to the CdcLint violations xml file
cdclintviolationsfile = [model_root]/tools/cdcLint/[alias]_violations.xml,
# Path to the Spyglass CdcLint violations xml file
cdclintviolationsfilespyglass = [model_root]/tools/cdcLint/[alias]_violations_sgcdc.xml,
# Are you running QuestaCDC?
cdcquesta = True
# Are you running QuestaCDC-CFM flow?
cdcquestacfm = False
# Are you running QuestaCDC-HDM flow?
cdcquestahdm = True
# Are you running SpyglassCDC?
cdcspyglass = False
# Name of the top CDC source file
cdctopfile = cdc_hier_ctrl_[alias].v,
# Path to collage builder script directory
collagebldscrdir = [model_root]/tools/collage,
# Collage builder script file name(s)
collagebldscrfile = [model_root]/tools/collage,
# Path to Collage collateral directory
collagedir = [model_root]/tools/collage,
# Collage summary report file names
collagesumrptfile = [alias].build.summary,
# Collage warning report file names
collagewarnrptfile = [alias].build.warning,
# CR CRIF_vs_RTL Check Summary Log File
crifvsrtlcrcheckerfile = [alias]_crifvsrtl_summary.txt,
# CTECH simulation log file
ctechsimulationlog = "",
# Mode(ace/bman) in which datgen needs to be run
datgenmode = ace
# Path to Documentation directory
docdir = [model_root]/doc,
# DUT name
dutname = ""
# effm_status log file name
effmstatuslog = effm_status.log,
# Emulation log directory
emuldir = [model_root]/tools/emul,
# CHECK_FPGA log file name
emulfpgalog = CHECK_FPGA.log,
# Emulation log file
emullog = emul_build_soc_status.log,
# CHECK_VELOCE log file name
emulvelocelog = CHECK_VELOCE.log,
# CHECK_SZE log file
emulzselog = CHECK_ZSE.log,
# Fuse RDL output search path
falsearchpath = [model_root]/tb/verif/output/fuse,
# Path to Fishtail report file
fishtailreport = ft_audit.rpt,
# Path to Fishtail waiver directory
fishtailwaiverdir = "",
# Name of FUSE review file
fusereviewfile = "",
# Directories where global waiver files exists
globaldirs = "",
# Path to the ISAF scan stuckat coverage Report
isafscanstuckatreport = [model_root]/target/[alias]/aceroot/results/DC/[alias]/spyglassdft/reports/[alias]_stuck_at_coverage.rpt,
# Path to LEC/FEV collateral directory
lecdir = [model_root]/tools/fev,
# Path to the LEC/FEV report file
lecrptfile = [model_root]/tools/fev/reports/[alias].rpt,
# Path to the LEC/FEV undriven report file
lecundrptfile = [model_root]/tools/fev/reports/[alias].undriven.rpt,
# Path to Lintra collateral directory
lintradir = [model_root]/tools/lint,
# Path to lintra open latch config directory
lintraopenlatchconfigdir = [model_root]/tools/openlatch/config,
# Prefix string to use in lintra config file names
lintraopenlatchconfigprefix = ""
# Path to lintra open latch directory
lintraopenlatchdir = [model_root]/tools/openlatch,
# Path to the Lintra Open Latch violations xml file
lintraopenlatchxmlfile = [alias]_violations.xml,
# Uniquified prefix for Lintra waiver files
lintrawaiverfileprefix = [alias]_,
# Path to the Lintra violations xml file
lintraxmlfile = [model_root]/tools/lint/report/[alias]_violations.xml,
# What is the name or path, relative to lintradir, of the Lintra rules report xml file
lintrarulesconfig = [alias]_lintra_rules_report.xml,
# Mat version to be checked against for compliance
matversion = 1.4
# csv file with msv block names in second column
msv_blocksinfo_file = "",
# MSV SCAM run area of an IP that has SCAM log files
msv_scam_dir = "",
# Netlisting tag (single value) for the MSV blocks 
msv_tag = "",
# Path to the NebulonChecker violations XML file
nebuloncheckerxmlfile = [model_root]/tools/nebulon/output/nebulon_[alias]_violations.xml,
# Nebulon TAP RDLChecker report File
nebulontapcheckerxmlfile = nebulon_[alias]_violations.xml,
# OneSource CR checker Report file
osrcrcheckerfile = "",
# Name of OneSource CR Criff waiver file
osrcriffwaiverfile = "",
# Name of OneSource IP/SOC Contract file
osripsocontractfile = "",
# Name of OneSource IP Sequence file
osripsequencefile = "",
# Search path to OneSource CR checker results
osrqtchcrsearchpath = "",
# Search path to OneSource Source files
osrsrccrsearchpath = "",
# Search path to OneSource CR XML
osxmlsearchpath = "",
# Converged power template filename
powercsv = [alias].power.csv,
# Compressed cell report filename
powercell = [alias].avg.compressed_cell_power,
# DCGI report filename
powercgi = [alias].red.cge.seq.csv,
# Path to Power directory
powerdir = [model_root]/tools/power,
# Hierarchical report filename
powerhier = [alias].avg.bar.txt,
# Name of the power rollup CSV file
powerrollcsv = [alias].avg.rollup,
# PUNI Lintra violations xml
punilintraviolationsfile = [model_root]/tools/uniquification/outputs/[alias]_puni_lintra_all_violations.xml,
# FUSE Quality checker results path
qtchfusesearchpath = "",
# Search path to Nebulon CR RDL Quality Checker Results
rdlqtchcrsearchpath = [model_root]/tb/verif/output/qualitychecker,
# Search path to SoCFusGen RDLChecker results
rdlqtchfusesearchpath = [model_root]/tools/srdl/fuse/srdl_qc,
# Search path to Nebulon TAP RDL Checker results
rdlqtchtapsearchpath = [model_root]/tools/srdl/tap/srdl_qc,
# RAL output search path
ralsearchpath = [model_root]/tb/verif/output/ovm,
# RDL CR top
rdlcrtop = [alias]_cr_top,
# FUSE Quality checker report file
rdlfusecheckerfile = "",
# RDL search path for FUSE
rdlfusesearchpath = "",
# RDL FUSE top
rdlfusetop = [alias]_fuse_top,
# RDL search path
rdlsearchpath = [model_root]/tools/srdl,
# Name of the tap RDL file
rdltapfile = tap.rdl,
# TAP RDL Search Path
rdltapsearchpath = [model_root]/tools/srdl/tap/srdl,
# RDL TAP top
rdltaptop = "",
# CR RDL_vs_RTL Check Summary Log File
rdlvsrtlcrcheckerfile = [alias]_rdlvsrtl_summary.txt,
# Path to RDT-SYN summary file
rdtsynsummaryfile = syn/reports/[alias].syn_final.ipds.summary,
# RTL Lint - Lintra is enabled
rtllintlintra = True
# RTL Lint - Spyglass Lint is enabled
rtllintspyglass = False
# Path to VCS reports directory
rtlrptdir = [model_root]/tools/reports,
# Path to SAGE scan atspeed coverage Report
sagescanatspeedreport = [model_root]/target/[alias]/aceroot/results/DC/[alias]/sage/WORK/atspeed_bypass/reports/[alias].bypass.atspeed.xxxx.*,
# Path to SAGE scan stuckat coverage Report
sagescanstuckatreport = [model_root]/target/[alias]/aceroot/results/DC/[alias]/sage/WORK/stuckat_bypass/reports/[alias].bypass.stuckat.xxxx.*,
# Path to Scan-Audit violations XML file
scanauditxmlfile = [model_root]/target/aceroot/results/DC/scan_audit/violations.xml,
# Are your running Spyglass LP?
sglp = True
# CR CRIF XML file
speccrcrifxml = [alias]_crif.xml,
# Search Path to CR CRIF files
speccrsearchpath = "",
# Path to spyglasslp collateral directory
spyglasslpdir = [model_root]/tools/spyglasslp,
# What is the uniquified prefix for Spyglass Lint waiver files
spyglasslintwaiverfileprefix = [alias]_,
# Path to spyglasslp output directory
spyglasslpoutputdir = [model_root]/tools/spyglasslp,
# Uniquified prefix for SpyglassLP waiver files
spyglasslpwaiverprefix = [alias]_,
# Spyglass Lint violations xml file
spyglasslintxmlfile = [model_root]/tools/spyglass_lint/spyglass_violations_report.xml,
# Spyglass Lint rules report xml file
spyglasslintrulesconfig = spyglass_rules_report.xml,
# Search path to the Spyglass Lint collateral directory
spyglasslintdir = [model_root]/tools/spyglass_lint,
# Path/report file to the performance analysis testbench
svtbperformance = "",
# Path/report file for reference of stand alone integration test
svtbstandalone = "",
# Path/report file to the use case testbench
svtbusecase = "",
# Path/file for error waivers and disable calls
svtbwaiversanddisable = "",
# Directory path for Accessible Power mode
svtestpwr_accessible = "",
# Directory path for deep_idle power mode
svtestpwr_deep_idle = "",
# Directory path for active_idle power mode
svtestpwr_active_idle = "",
# Directory path for activeinterface power mode
svtestpwr_active_interface = "",
# Directory path for virus power mode
svtestpwr_virus = "",
# Directory path for test sequence directory
svtbtestseq = "",
# Path to the ATPG directory
synatpgdir = [model_root]/tools/atpg, [model_root]/tools/ATPG
# Path to Synthesis collateral directory
syndir = [model_root]/tools/syn,
# TAL search path
talsearchpath = [model_root]/tb/verif/output/dfx,
# Top level block name at which synthesis is run
topblockname = [alias],
# Path to UDF collateral directory
upfdir = [model_root]/tools/upf,
# InspectUPF Log file
upflog = inspect.log,
# Are your running VC LP?
vclp = False
# Path to VC LP collateral directory
vclpdir = [model_root]/tools/vclp,
# Path to VC LP output directory
vclpoutputdir = [model_root]/tools/vclp,
# Uniquified prefix for VCLP waiver files
vclpwaiverprefix = [alias]_,
# Path to Verdi reports directory
verdirptdir = [model_root]/tools/reports,
# Path to the Visa Lint violations XML file
visalintviolxml = [model_root]/tools/visa/outputs/[alias]/sip[alias]_wrapper/[alias]_wrapper_violations.xml,
