=====
SETUP
-8.579
29.252
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s0
21.043
22.075
initialize/PSRAM_com/n497_s1
23.880
24.979
initialize/PSRAM_com/n496_s1
26.279
27.378
initialize/PSRAM_com/n499_s0
28.220
29.252
initialize/PSRAM_com/counter_2_s0
29.252
=====
SETUP
-8.173
28.846
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s0
21.043
22.075
initialize/PSRAM_com/n497_s1
23.880
24.979
initialize/PSRAM_com/n496_s1
26.279
27.378
initialize/PSRAM_com/n500_s0
28.220
28.846
initialize/PSRAM_com/counter_1_s0
28.846
=====
SETUP
-8.054
28.726
20.673
sys_clk_ibuf
18.519
19.503
UART1/n3334_s0
19.765
20.224
address_15_s4
20.730
21.829
address_13_s0
22.677
23.709
initialize/PSRAM_com/n662_s17
25.003
25.825
initialize/PSRAM_com/n662_s13
25.831
26.653
initialize/PSRAM_com/n662_s11
27.627
28.726
initialize/PSRAM_com/n556_s0
28.726
=====
SETUP
-7.692
28.365
20.673
sys_clk_ibuf
18.519
19.503
UART1/n3334_s0
19.765
20.224
address_15_s4
20.730
21.829
address_3_s0
21.862
22.684
initialize/PSRAM_com/n588_s18
24.798
25.830
initialize/PSRAM_com/n588_s14
26.634
27.733
initialize/PSRAM_com/n588_s11
27.739
28.365
initialize/PSRAM_com/n554_s0
28.365
=====
SETUP
-7.544
28.217
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s0
21.043
22.075
initialize/PSRAM_com/n497_s1
23.880
24.979
initialize/PSRAM_com/n496_s1
26.279
27.378
initialize/PSRAM_com/n498_s0
27.395
28.217
initialize/PSRAM_com/counter_3_s0
28.217
=====
SETUP
-7.544
28.217
20.673
sys_clk_ibuf
18.519
19.503
UART1/com_start_s0
19.765
20.224
quad_start_s0
21.043
22.075
initialize/PSRAM_com/n497_s1
23.880
24.979
initialize/PSRAM_com/n496_s1
26.279
27.378
initialize/PSRAM_com/n496_s0
27.395
28.217
initialize/PSRAM_com/counter_5_s0
28.217
=====
SETUP
-7.468
9.964
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.986
UART1/n2753_s0
7.407
8.468
UART1/n1863_s0
9.964
=====
SETUP
-7.404
28.077
20.673
sys_clk_ibuf
18.519
19.503
UART1/n3334_s0
19.765
20.224
address_15_s4
20.730
21.829
address_0_s0
22.682
23.781
initialize/PSRAM_com/n700_s7
24.591
25.413
initialize/PSRAM_com/n700_s2
25.418
26.240
initialize/PSRAM_com/n700_s0
27.045
28.077
initialize/PSRAM_com/n557_s0
28.077
=====
SETUP
-7.238
27.911
20.673
sys_clk_ibuf
18.519
19.503
UART1/n3334_s0
19.765
20.224
address_15_s4
20.730
21.829
address_10_s1
23.660
24.482
initialize/PSRAM_com/n625_s15
24.978
25.800
initialize/PSRAM_com/n625_s19
25.805
26.866
initialize/PSRAM_com/n625_s10
27.285
27.911
initialize/PSRAM_com/n555_s0
27.911
=====
SETUP
-7.182
28.211
21.029
sys_clk_ibuf
18.519
19.503
UART1/read_write_1_s0
19.765
20.224
read_write_1_s0
21.031
21.657
n855_s2
22.951
23.773
initialize/PSRAM_com/n580_s2
24.920
26.019
initialize/PSRAM_com/n580_s0
26.024
27.050
initialize/PSRAM_com/n556_s0
28.211
=====
SETUP
-7.145
28.175
21.029
sys_clk_ibuf
18.519
19.503
UART1/read_write_1_s0
19.765
20.224
read_write_1_s0
21.031
21.657
n855_s2
22.951
23.773
initialize/PSRAM_com/n580_s2
24.920
26.019
initialize/PSRAM_com/n580_s0
26.024
27.050
initialize/PSRAM_com/n557_s0
28.175
=====
SETUP
-7.096
9.571
2.475
process_0_s0
1.904
2.363
address_15_s3
4.015
4.837
address_11_s0
6.636
7.458
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s
9.571
=====
SETUP
-7.096
28.125
21.029
sys_clk_ibuf
18.519
19.503
UART1/read_write_1_s0
19.765
20.224
read_write_1_s0
21.031
21.657
n855_s2
22.951
23.773
initialize/PSRAM_com/n580_s2
24.920
26.019
initialize/PSRAM_com/n580_s0
26.024
27.050
initialize/PSRAM_com/n554_s0
28.125
=====
SETUP
-7.067
9.563
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.992
UART1/n3033_s2
7.003
8.064
UART1/n1869_s0
9.563
=====
SETUP
-6.814
27.844
21.029
sys_clk_ibuf
18.519
19.503
UART1/read_write_1_s0
19.765
20.224
read_write_1_s0
21.031
21.657
n855_s2
22.951
23.773
initialize/PSRAM_com/n580_s2
24.920
26.019
initialize/PSRAM_com/n580_s0
26.024
27.050
initialize/PSRAM_com/n555_s0
27.844
=====
SETUP
-6.771
9.267
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.986
UART1/n2753_s0
7.407
8.468
UART1/n2768_s0
9.267
=====
SETUP
-6.771
9.267
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.986
UART1/n2753_s0
7.407
8.468
UART1/n1861_s0
9.267
=====
SETUP
-6.771
9.267
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.986
UART1/n2753_s0
7.407
8.468
UART1/n1859_s0
9.267
=====
SETUP
-6.766
9.262
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.986
UART1/n2753_s0
7.407
8.468
UART1/n1864_s0
9.262
=====
SETUP
-6.728
27.758
21.029
sys_clk_ibuf
18.519
19.503
UART1/read_write_1_s0
19.765
20.224
read_write_1_s0
21.031
21.657
n855_s2
22.951
23.773
initialize/PSRAM_com/n580_s2
24.920
26.019
initialize/PSRAM_com/n580_s0
26.024
27.050
initialize/PSRAM_com/n703_s0
27.758
=====
SETUP
-6.728
27.758
21.029
sys_clk_ibuf
18.519
19.503
UART1/read_write_1_s0
19.765
20.224
read_write_1_s0
21.031
21.657
n855_s2
22.951
23.773
initialize/PSRAM_com/n580_s2
24.920
26.019
initialize/PSRAM_com/n580_s0
26.024
27.050
initialize/PSRAM_com/n591_s0
27.758
=====
SETUP
-6.695
9.191
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.992
UART1/n3033_s2
7.003
8.064
UART1/n1872_s0
9.191
=====
SETUP
-6.695
9.191
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.992
UART1/n3033_s2
7.003
8.064
UART1/n1871_s0
9.191
=====
SETUP
-6.683
9.180
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.986
UART1/n2753_s0
7.407
8.468
UART1/n1862_s0
9.180
=====
SETUP
-6.683
9.180
2.496
send_uart_s0
1.904
2.363
UART1/n2764_s2
3.185
4.284
UART1/n2753_s3
5.960
6.986
UART1/n2753_s0
7.407
8.468
UART1/n1858_s0
9.180
=====
HOLD
-0.535
2.150
2.685
sys_clk_ibuf
0.000
0.844
gw_gao_inst_0/u_ao_top/capture_start_sel_s1
1.029
1.362
gw_gao_inst_0/u_ao_top/n1299_s1
1.594
2.150
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
2.150
=====
HOLD
0.418
3.232
2.815
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/address_counter_7_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
3.232
=====
HOLD
0.556
2.416
1.860
com_start_s0
1.845
2.178
quad_start_mcu_s0
2.416
=====
HOLD
0.561
2.421
1.860
debuttonB/sync_button_debounced/resync_2_s0
1.845
2.178
debuttonB/sync_button_debounced/button_once_s0
2.421
=====
HOLD
0.570
20.131
19.561
sys_clk_ibuf
18.519
19.365
gw_gao_inst_0/u_ao_top/rst_ao_syn_s0
19.561
19.894
gw_gao_inst_0/u_ao_top/rst_ao_s0
20.131
=====
HOLD
0.570
2.415
1.845
initialize/PSRAM_com/data_out_15_s0
1.845
2.178
read_15_s0
2.415
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_22_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/internal_reg_status_22_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_13_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_12_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_16_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_15_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_18_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_17_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_22_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_21_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_25_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_24_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_28_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_27_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_29_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_28_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_30_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_29_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_55_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_54_s0
3.226
=====
HOLD
0.571
3.226
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_79_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_78_s0
3.226
=====
HOLD
0.571
2.416
1.845
debuttonB/deb_button/shift_22_s0
1.845
2.178
debuttonB/deb_button/shift_23_s0
2.416
=====
HOLD
0.571
2.416
1.845
debuttonB/deb_button/shift_23_s0
1.845
2.178
debuttonB/deb_button/shift_24_s0
2.416
=====
HOLD
0.572
28.486
27.914
gw_gao_inst_0/tck_ibuf
25.000
25.847
gw_gao_inst_0/u_gw_jtag
25.847
26.694
gw_gao_inst_0/u_icon_top/enable_reg_2_s0
27.914
28.248
gw_gao_inst_0/u_icon_top/enable_reg_1_s0
28.486
=====
HOLD
0.573
3.228
2.655
gw_gao_inst_0/tck_ibuf
0.000
0.844
gw_gao_inst_0/u_gw_jtag
0.844
1.689
gw_gao_inst_0/u_ao_top/data_register_65_s0
2.655
2.988
gw_gao_inst_0/u_ao_top/data_register_64_s0
3.228
=====
HOLD
0.576
20.136
19.561
sys_clk_ibuf
18.519
19.365
UART1/dataIn_4_s0
19.561
19.894
UART1/dataIn_3_s0
20.136
=====
HOLD
0.577
2.422
1.845
debuttonB/deb_button/shift_26_s0
1.845
2.178
debuttonB/deb_button/shift_27_s0
2.422
=====
HOLD
0.577
2.422
1.845
debuttonB/deb_button/shift_1_s0
1.845
2.178
debuttonB/deb_button/shift_2_s0
2.422
