// Seed: 1758517823
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_4 = 0;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5, id_6 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_1 = 32'd59,
    parameter id_3 = 32'd36
) (
    input supply1 _id_0[1  +  id_3  +  1 : id_1],
    output tri1 _id_1[id_0 : ""],
    input wire id_2,
    output tri1 _id_3
    , id_6, id_7,
    output wand id_4
);
  wire id_8;
  assign id_6 = 1 == -1'b0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7
  );
endmodule
