<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Tagged memory support &middot; lowRISC</title>
        <link rel="stylesheet" href="http://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="http://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="http://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="http://www.lowrisc.org"><img src="http://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/"> Home </a></li>
          
          <li><a href="/about/"> About </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/faq/"> FAQ </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="http://www.lowrisc.org/docs/tagged-memory-v0.1/">â‡¡ lowRISC tagged memory tutorial</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Tagged memory support</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<h2 id="tagged-memory-support:97f061f6e721d99ff473e04294bd8fcf">Tagged memory support</h2>

<p>Tagged memory associates metadata with each memory location and can be
used to implement fine-grained memory access restrictions.  Attacks
which hijack control flow can be prevented by using this protection to
restrict writes to memory locations containing return addresses,
function pointers, and vtable pointers <a href="#Memo1">[1]</a>.</p>

<p>The implementation of tagged memory presented here provides only basic
support by extending on-chip caches to hold tags and by adding a tag
cache. Instruction set support is provided for testing in the form of
load and store tag (<code>ltag</code>, <code>stag</code>) instructions. Future releases will
add hardware support for particular security policies (e.g.
generating an exception upon modifying data tagged as read-only) and
Linux kernel support.</p>

<p>The tagged memory extensions add a configurable number of tag bits to
each 64-bit double word. The size of the L1 data arrays is increased
to accommodate the additional tag bits, i.e for 4-bit tags the cache
line size increases from 512-bits to 544-bits (+6.5%):</p>

<p><img src="../figures/tag_extension.png" alt="Drawing" style="width: 700px;"/></p>

<p>Tags must also be associated with data in main memory. For this
implementation tags are stored in a reserved area of physical memory
(rather than attempting to use ECC bits to store tags). In order to
minimise the performance and memory traffic overheads associated with
tags a tag cache is added to the baseline Rocket chip SoC:</p>

<p><img src="../figures/tag_cache.png" alt="Drawing" style="width: 500px;"/></p>

<p>The tag cache also performs the role of the original TileLink/MemIO
converter, converting TileLink transactions to memory transactions
(MemIO). Multiple trackers are provided to allow multiple memory requests
to be served in parallel.</p>

<h3 id="tag-cache-parameters:97f061f6e721d99ff473e04294bd8fcf">Tag cache parameters</h3>

<table>
<thead>
<tr>
<th>Description</th>
<th>Parameter Name</th>
<th>Default Value</th>
<th>Possible Value</th>
</tr>
</thead>

<tbody>
<tr>
<td>No. of tag bits</td>
<td>TagBits</td>
<td>4</td>
<td>&gt;0, &lt;=8</td>
</tr>

<tr>
<td>log2(Size of tag partition)</td>
<td>TagMemSize</td>
<td>24</td>
<td>[22..25]</td>
</tr>

<tr>
<td>Base address of tag partition</td>
<td>TagBaseAddr</td>
<td>0x0F000000</td>
<td></td>
</tr>

<tr>
<td>No. of ways in tag cache</td>
<td>TagCacheWays</td>
<td>8</td>
<td>&gt;0, power of 2</td>
</tr>

<tr>
<td>No. of sets in tag cache</td>
<td>TagCacheSets</td>
<td>64</td>
<td>&gt;0, power of 2</td>
</tr>

<tr>
<td>No. of trackers</td>
<td>TagCacheTrackers</td>
<td>1</td>
<td>&gt;0</td>
</tr>
</tbody>
</table>

<p>The maximum number of tag bits per 64-bit double word currently supported is 8.</p>

<table>
<thead>
<tr>
<th>No. of tag bits</th>
<th>Size of tag partition</th>
<th>Base address of partition</th>
</tr>
</thead>

<tbody>
<tr>
<td>1</td>
<td>4MB (2^22)</td>
<td>0x0FC00000</td>
</tr>

<tr>
<td>2</td>
<td>8MB (2^23)</td>
<td>0x0F800000</td>
</tr>

<tr>
<td>4</td>
<td>16MB (2^24)</td>
<td>0x0F000000</td>
</tr>

<tr>
<td>8</td>
<td>32MB (2^25)</td>
<td>0x0E000000</td>
</tr>
</tbody>
</table>

<p>The number of tag bits does not need to be a power of two, although
the size of the tag partition must be a power of 2, e.g. if 6 tag bits
are required a 32MB tag partition should be specified (rather than a
24MB one).</p>

<p>If a 32MB tag partition is required the amount of physical memory
available to the Rocket cores must be reduced to 224MB, i.e. edit the
function <code>htif_zedboard_t::mem_mb()</code> in
<code>riscv-tools/riscv-fesvr/fesvr/htif_zedboard.h</code> to return 224.</p>

<h3 id="new-load-and-store-tag-instructions:97f061f6e721d99ff473e04294bd8fcf">New load and store tag instructions</h3>

<p>Two new instructions have been added to the ISA for loading and storing tags:</p>

<pre><code># rd: destination register
# rs1: 1st source resister
# imm: immediate number, address offset, 12 bits wide

# load the tag associated with DW located at rs1 + imm to register rd
ltag rd, imm(rs1)

# store the tag in rd to the DW located at rs1 + imm
stag rd, imm(rs1)
</code></pre>

<p>Addresses must be double word aligned otherwise a misalignment exception will be raised.</p>

<p>Current support for tags is limited to these simple instructions for
testing. Future additions will allow both data and tag to be read
atomically.</p>

<p>A step-by-step guide describing how hardware and software support for these new instructions was added
is provided <a href="http://www.lowrisc.org/docs/tagged-memory-v0.1/new-instructions/">here</a>.</p>

<h3 id="bibliography:97f061f6e721d99ff473e04294bd8fcf">Bibliography</h3>

<p><a name="Memo1"></a>
[1] <a href="http://www.lowrisc.org/docs/memo-2014-001-tagged-memory-and-minion-cores/">Tagged memory and minion cores
in the lowRISC SoC</a>, lowRISC-MEMO 2014-001</p>

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="http://www.lowrisc.org/docs/tagged-memory-v0.1/rocket-core/"> Rocket core overview</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="http://www.lowrisc.org/docs/tagged-memory-v0.1/new-instructions/"> Adding HW/SW support for the load and store tag instructions</a>
          
        </div>
      </div>
    </div>
    


                

            <div id="disqus_thread"></div>
            <script type="text/javascript">
                 
                var disqus_shortname = 'lowrisc'; 
                var disqus_identifier = "/" + "docs/tagged-memory-v0.1/tags";
                var disqus_title = "Tagged memory support";
                var disqus_url = "http://www.lowrisc.org" + "docs/tagged-memory-v0.1/tags";

                 
                (function() {
                    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
                    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
                    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
                })();
            </script>
            <noscript>Please enable JavaScript to view the <a href="http://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
            </div>
            

        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a Creative Commons Attribution ShareAlike 4.0 International License
            </p>

          </section>

        </footer>
    </body>
</html>


    </body>
</html>

