Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /mnt/hdd1/dev/risc/de0_nano/nios/coprocessor.qsys --block-symbol-file --output-directory=/mnt/hdd1/dev/risc/de0_nano/nios/nios --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading nios/coprocessor.qsys
Progress: Reading input file
Progress: Adding NiosII [altera_nios2_gen2 20.1]
Progress: Parameterizing module NiosII
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding io_addr [altera_avalon_pio 20.1]
Progress: Parameterizing module io_addr
Progress: Adding io_control [altera_avalon_pio 20.1]
Progress: Parameterizing module io_control
Progress: Adding io_data_high [altera_avalon_pio 20.1]
Progress: Parameterizing module io_data_high
Progress: Adding io_data_low [altera_avalon_pio 20.1]
Progress: Parameterizing module io_data_low
Progress: Adding io_riscv_flags [altera_avalon_pio 20.1]
Progress: Parameterizing module io_riscv_flags
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding memory [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: coprocessor.io_data_high: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coprocessor.io_data_low: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coprocessor.io_riscv_flags: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coprocessor.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /mnt/hdd1/dev/risc/de0_nano/nios/coprocessor.qsys --synthesis=VERILOG --output-directory=/mnt/hdd1/dev/risc/de0_nano/nios/nios/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading nios/coprocessor.qsys
Progress: Reading input file
Progress: Adding NiosII [altera_nios2_gen2 20.1]
Progress: Parameterizing module NiosII
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding io_addr [altera_avalon_pio 20.1]
Progress: Parameterizing module io_addr
Progress: Adding io_control [altera_avalon_pio 20.1]
Progress: Parameterizing module io_control
Progress: Adding io_data_high [altera_avalon_pio 20.1]
Progress: Parameterizing module io_data_high
Progress: Adding io_data_low [altera_avalon_pio 20.1]
Progress: Parameterizing module io_data_low
Progress: Adding io_riscv_flags [altera_avalon_pio 20.1]
Progress: Parameterizing module io_riscv_flags
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding memory [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: coprocessor.io_data_high: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coprocessor.io_data_low: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coprocessor.io_riscv_flags: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coprocessor.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: coprocessor: Generating coprocessor "coprocessor" for QUARTUS_SYNTH
Info: NiosII: "coprocessor" instantiated altera_nios2_gen2 "NiosII"
Info: io_addr: Starting RTL generation for module 'coprocessor_io_addr'
Info: io_addr:   Generation command is [exec /home/agem/.local/share/quartus/quartus/linux64/perl/bin/perl -I /home/agem/.local/share/quartus/quartus/linux64/perl/lib -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin/europa -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=coprocessor_io_addr --dir=/tmp/alt9550_5466544740217808007.dir/0028_io_addr_gen/ --quartus_dir=/home/agem/.local/share/quartus/quartus --verilog --config=/tmp/alt9550_5466544740217808007.dir/0028_io_addr_gen//coprocessor_io_addr_component_configuration.pl  --do_build_sim=0  ]
Info: io_addr: Done RTL generation for module 'coprocessor_io_addr'
Info: io_addr: "coprocessor" instantiated altera_avalon_pio "io_addr"
Info: io_control: Starting RTL generation for module 'coprocessor_io_control'
Info: io_control:   Generation command is [exec /home/agem/.local/share/quartus/quartus/linux64/perl/bin/perl -I /home/agem/.local/share/quartus/quartus/linux64/perl/lib -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin/europa -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=coprocessor_io_control --dir=/tmp/alt9550_5466544740217808007.dir/0029_io_control_gen/ --quartus_dir=/home/agem/.local/share/quartus/quartus --verilog --config=/tmp/alt9550_5466544740217808007.dir/0029_io_control_gen//coprocessor_io_control_component_configuration.pl  --do_build_sim=0  ]
Info: io_control: Done RTL generation for module 'coprocessor_io_control'
Info: io_control: "coprocessor" instantiated altera_avalon_pio "io_control"
Info: io_data_high: Starting RTL generation for module 'coprocessor_io_data_high'
Info: io_data_high:   Generation command is [exec /home/agem/.local/share/quartus/quartus/linux64/perl/bin/perl -I /home/agem/.local/share/quartus/quartus/linux64/perl/lib -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin/europa -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=coprocessor_io_data_high --dir=/tmp/alt9550_5466544740217808007.dir/0030_io_data_high_gen/ --quartus_dir=/home/agem/.local/share/quartus/quartus --verilog --config=/tmp/alt9550_5466544740217808007.dir/0030_io_data_high_gen//coprocessor_io_data_high_component_configuration.pl  --do_build_sim=0  ]
Info: io_data_high: Done RTL generation for module 'coprocessor_io_data_high'
Info: io_data_high: "coprocessor" instantiated altera_avalon_pio "io_data_high"
Info: io_riscv_flags: Starting RTL generation for module 'coprocessor_io_riscv_flags'
Info: io_riscv_flags:   Generation command is [exec /home/agem/.local/share/quartus/quartus/linux64/perl/bin/perl -I /home/agem/.local/share/quartus/quartus/linux64/perl/lib -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin/europa -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=coprocessor_io_riscv_flags --dir=/tmp/alt9550_5466544740217808007.dir/0031_io_riscv_flags_gen/ --quartus_dir=/home/agem/.local/share/quartus/quartus --verilog --config=/tmp/alt9550_5466544740217808007.dir/0031_io_riscv_flags_gen//coprocessor_io_riscv_flags_component_configuration.pl  --do_build_sim=0  ]
Info: io_riscv_flags: Done RTL generation for module 'coprocessor_io_riscv_flags'
Info: io_riscv_flags: "coprocessor" instantiated altera_avalon_pio "io_riscv_flags"
Info: jtag_uart: Starting RTL generation for module 'coprocessor_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/agem/.local/share/quartus/quartus/linux64/perl/bin/perl -I /home/agem/.local/share/quartus/quartus/linux64/perl/lib -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin/europa -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=coprocessor_jtag_uart --dir=/tmp/alt9550_5466544740217808007.dir/0032_jtag_uart_gen/ --quartus_dir=/home/agem/.local/share/quartus/quartus --verilog --config=/tmp/alt9550_5466544740217808007.dir/0032_jtag_uart_gen//coprocessor_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'coprocessor_jtag_uart'
Info: jtag_uart: "coprocessor" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: memory: Starting RTL generation for module 'coprocessor_memory'
Info: memory:   Generation command is [exec /home/agem/.local/share/quartus/quartus/linux64/perl/bin/perl -I /home/agem/.local/share/quartus/quartus/linux64/perl/lib -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin/europa -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/agem/.local/share/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=coprocessor_memory --dir=/tmp/alt9550_5466544740217808007.dir/0033_memory_gen/ --quartus_dir=/home/agem/.local/share/quartus/quartus --verilog --config=/tmp/alt9550_5466544740217808007.dir/0033_memory_gen//coprocessor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'coprocessor_memory'
Info: memory: "coprocessor" instantiated altera_avalon_onchip_memory2 "memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "coprocessor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "coprocessor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "coprocessor" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'coprocessor_NiosII_cpu'
Info: cpu:   Generation command is [exec /home/agem/.local/share/quartus/quartus/linux64//perl/bin/perl -I /home/agem/.local/share/quartus/quartus/linux64//perl/lib -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin/europa -I /home/agem/.local/share/quartus/quartus/sopc_builder/bin -I /home/agem/.local/share/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/agem/.local/share/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/agem/.local/share/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/agem/.local/share/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/agem/.local/share/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=coprocessor_NiosII_cpu --dir=/tmp/alt9550_5466544740217808007.dir/0036_cpu_gen/ --quartus_bindir=/home/agem/.local/share/quartus/quartus/linux64/ --verilog --config=/tmp/alt9550_5466544740217808007.dir/0036_cpu_gen//coprocessor_NiosII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.07.11 21:45:46 (*) Starting Nios II generation
Info: cpu: # 2023.07.11 21:45:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.07.11 21:45:46 (*)   Creating all objects for CPU
Info: cpu: # 2023.07.11 21:45:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.07.11 21:45:47 (*)   Creating plain-text RTL
Info: cpu: # 2023.07.11 21:45:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'coprocessor_NiosII_cpu'
Info: cpu: "NiosII" instantiated altera_nios2_gen2_unit "cpu"
Info: NiosII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NiosII_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: NiosII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NiosII_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /mnt/hdd1/dev/risc/de0_nano/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /mnt/hdd1/dev/risc/de0_nano/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /mnt/hdd1/dev/risc/de0_nano/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: coprocessor: Done "coprocessor" with 30 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
