$date
	Tue Aug 29 10:49:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1!
1"
#20000
0!
0"
1#
#30000
1!
1"
#40000
0!
0"
0#
1$
#50000
1"
#60000
1!
0"
1#
#70000
1"
#80000
0!
0"
0#
0$
#90000
1!
1"
#100000
0!
0"
1#
