{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690419046651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690419046656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 21:50:46 2023 " "Processing started: Wed Jul 26 21:50:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690419046656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419046656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE " "Command: quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419046656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690419046980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690419046980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_FETCH-behavioral " "Found design unit 1: PIPE_FETCH-behavioral" {  } { { "PIPE_FETCH.vhd" "" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054474 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_FETCH " "Found entity 1: PIPE_FETCH" {  } { { "PIPE_FETCH.vhd" "" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE-behavioral " "Found design unit 1: PIPELINE-behavioral" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054476 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE " "Found entity 1: PIPELINE" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-RTL " "Found design unit 1: MI-RTL" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline1/MI.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054477 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline1/MI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054479 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-Behavioral " "Found design unit 1: Mux21-Behavioral" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline1/Mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054480 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline1/Mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_IF_ID-arch " "Found design unit 1: PIPE_IF_ID-arch" {  } { { "PIPE_IF_ID.vhd" "" { Text "D:/projects/Pipeline1/PIPE_IF_ID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054481 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_IF_ID " "Found entity 1: PIPE_IF_ID" {  } { { "PIPE_IF_ID.vhd" "" { Text "D:/projects/Pipeline1/PIPE_IF_ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE_TB-behavior " "Found design unit 1: PIPELINE_TB-behavior" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054484 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_TB " "Found entity 1: PIPELINE_TB" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_DECODE-behavioral " "Found design unit 1: PIPE_DECODE-behavioral" {  } { { "PIPE_DECODE.vhd" "" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054485 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_DECODE " "Found entity 1: PIPE_DECODE" {  } { { "PIPE_DECODE.vhd" "" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-behavioral " "Found design unit 1: Controle-behavioral" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054487 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file x_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X_REG-main " "Found design unit 1: X_REG-main" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline1/X_REG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054489 ""} { "Info" "ISGN_ENTITY_NAME" "1 X_REG " "Found entity 1: X_REG" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline1/X_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-a " "Found design unit 1: genImm32-a" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline1/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054490 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline1/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_ID_EX-main " "Found design unit 1: PIPE_ID_EX-main" {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline1/PIPE_ID_EX.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054491 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_ID_EX " "Found entity 1: PIPE_ID_EX" {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline1/PIPE_ID_EX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_EXECUTE-behavioral " "Found design unit 1: PIPE_EXECUTE-behavioral" {  } { { "PIPE_EXECUTE.vhd" "" { Text "D:/projects/Pipeline1/PIPE_EXECUTE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054493 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_EXECUTE " "Found entity 1: PIPE_EXECUTE" {  } { { "PIPE_EXECUTE.vhd" "" { Text "D:/projects/Pipeline1/PIPE_EXECUTE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline1/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054494 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline1/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_EX_MEM-main " "Found design unit 1: PIPE_EX_MEM-main" {  } { { "PIPE_EX_MEM.vhd" "" { Text "D:/projects/Pipeline1/PIPE_EX_MEM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054496 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_EX_MEM " "Found entity 1: PIPE_EX_MEM" {  } { { "PIPE_EX_MEM.vhd" "" { Text "D:/projects/Pipeline1/PIPE_EX_MEM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_MEM-behavioral " "Found design unit 1: PIPE_MEM-behavioral" {  } { { "PIPE_MEM.vhd" "" { Text "D:/projects/Pipeline1/PIPE_MEM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054497 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_MEM " "Found entity 1: PIPE_MEM" {  } { { "PIPE_MEM.vhd" "" { Text "D:/projects/Pipeline1/PIPE_MEM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-RTL " "Found design unit 1: MD-RTL" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline1/MD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054499 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline1/MD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_WB-behavioral " "Found design unit 1: PIPE_WB-behavioral" {  } { { "PIPE_WB.vhd" "" { Text "D:/projects/Pipeline1/PIPE_WB.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054500 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_WB " "Found entity 1: PIPE_WB" {  } { { "PIPE_WB.vhd" "" { Text "D:/projects/Pipeline1/PIPE_WB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690419054500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIPELINE " "Elaborating entity \"PIPELINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690419054537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2r_s PIPELINE.vhd(69) " "Verilog HDL or VHDL warning at PIPELINE.vhd(69): object \"m2r_s\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690419054548 "|PIPELINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_FETCH PIPE_FETCH:INST_FETCH " "Elaborating entity \"PIPE_FETCH\" for hierarchy \"PIPE_FETCH:INST_FETCH\"" {  } { { "PIPELINE.vhd" "INST_FETCH" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054549 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "updated_pc PIPE_FETCH.vhd(76) " "VHDL Process Statement warning at PIPE_FETCH.vhd(76): signal \"updated_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPE_FETCH.vhd" "" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690419054565 "|PIPELINE|PIPE_FETCH:INST_FETCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 PIPE_FETCH:INST_FETCH\|Mux21:MUX_FETCH " "Elaborating entity \"Mux21\" for hierarchy \"PIPE_FETCH:INST_FETCH\|Mux21:MUX_FETCH\"" {  } { { "PIPE_FETCH.vhd" "MUX_FETCH" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PIPE_FETCH:INST_FETCH\|PC:PC_FETCH " "Elaborating entity \"PC\" for hierarchy \"PIPE_FETCH:INST_FETCH\|PC:PC_FETCH\"" {  } { { "PIPE_FETCH.vhd" "PC_FETCH" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI PIPE_FETCH:INST_FETCH\|MI:MI_FETCH " "Elaborating entity \"MI\" for hierarchy \"PIPE_FETCH:INST_FETCH\|MI:MI_FETCH\"" {  } { { "PIPE_FETCH.vhd" "MI_FETCH" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054576 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_b MI.vhd(43) " "Using initial value X (don't care) for net \"mem.raddr_b\" at MI.vhd(43)" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline1/MI.vhd" 43 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054576 "|PIPELINE|PIPE_FETCH:INST_FETCH|MI:MI_FETCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_IF_ID PIPE_IF_ID:INST_IFID " "Elaborating entity \"PIPE_IF_ID\" for hierarchy \"PIPE_IF_ID:INST_IFID\"" {  } { { "PIPELINE.vhd" "INST_IFID" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_DECODE PIPE_DECODE:INST_DECODE " "Elaborating entity \"PIPE_DECODE\" for hierarchy \"PIPE_DECODE:INST_DECODE\"" {  } { { "PIPELINE.vhd" "INST_DECODE" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 PIPE_DECODE:INST_DECODE\|genImm32:DECODE_IMM32 " "Elaborating entity \"genImm32\" for hierarchy \"PIPE_DECODE:INST_DECODE\|genImm32:DECODE_IMM32\"" {  } { { "PIPE_DECODE.vhd" "DECODE_IMM32" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle PIPE_DECODE:INST_DECODE\|Controle:DECODE_CONTROLE " "Elaborating entity \"Controle\" for hierarchy \"PIPE_DECODE:INST_DECODE\|Controle:DECODE_CONTROLE\"" {  } { { "PIPE_DECODE.vhd" "DECODE_CONTROLE" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controle.vhd(15) " "Verilog HDL or VHDL warning at Controle.vhd(15): object \"ALUOp\" assigned a value but never read" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690419054583 "|PIPELINE|PIPE_DECODE:INST_DECODE|Controle:DECODE_CONTROLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem2Reg Controle.vhd(20) " "VHDL Process Statement warning at Controle.vhd(20): inferring latch(es) for signal or variable \"Mem2Reg\", which holds its previous value in one or more paths through the process" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690419054583 "|PIPELINE|PIPE_DECODE:INST_DECODE|Controle:DECODE_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg Controle.vhd(20) " "Inferred latch for \"Mem2Reg\" at Controle.vhd(20)" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419054583 "|PIPELINE|PIPE_DECODE:INST_DECODE|Controle:DECODE_CONTROLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_REG PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG " "Elaborating entity \"X_REG\" for hierarchy \"PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\"" {  } { { "PIPE_DECODE.vhd" "DECODE_XREG" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_ID_EX PIPE_ID_EX:INST_IDEX " "Elaborating entity \"PIPE_ID_EX\" for hierarchy \"PIPE_ID_EX:INST_IDEX\"" {  } { { "PIPELINE.vhd" "INST_IDEX" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054584 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD_EXECUTE PIPE_ID_EX.vhd(22) " "VHDL Signal Declaration warning at PIPE_ID_EX.vhd(22): used implicit default value for signal \"RD_EXECUTE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline1/PIPE_ID_EX.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690419054586 "|PIPELINE|PIPE_ID_EX:INST_IDEX"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite_out PIPE_ID_EX.vhd(28) " "VHDL Signal Declaration warning at PIPE_ID_EX.vhd(28): used implicit default value for signal \"RegWrite_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline1/PIPE_ID_EX.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690419054586 "|PIPELINE|PIPE_ID_EX:INST_IDEX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_EXECUTE PIPE_EXECUTE:INST_EXECUTE " "Elaborating entity \"PIPE_EXECUTE\" for hierarchy \"PIPE_EXECUTE:INST_EXECUTE\"" {  } { { "PIPELINE.vhd" "INST_EXECUTE" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA PIPE_EXECUTE:INST_EXECUTE\|ULA:EXECUTE_ULA " "Elaborating entity \"ULA\" for hierarchy \"PIPE_EXECUTE:INST_EXECUTE\|ULA:EXECUTE_ULA\"" {  } { { "PIPE_EXECUTE.vhd" "EXECUTE_ULA" { Text "D:/projects/Pipeline1/PIPE_EXECUTE.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_EX_MEM PIPE_EX_MEM:INST_EXMEM " "Elaborating entity \"PIPE_EX_MEM\" for hierarchy \"PIPE_EX_MEM:INST_EXMEM\"" {  } { { "PIPELINE.vhd" "INST_EXMEM" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_MEM PIPE_MEM:INST_MEM " "Elaborating entity \"PIPE_MEM\" for hierarchy \"PIPE_MEM:INST_MEM\"" {  } { { "PIPELINE.vhd" "INST_MEM" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD PIPE_MEM:INST_MEM\|MD:MEM_MD " "Elaborating entity \"MD\" for hierarchy \"PIPE_MEM:INST_MEM\|MD:MEM_MD\"" {  } { { "PIPE_MEM.vhd" "MEM_MD" { Text "D:/projects/Pipeline1/PIPE_MEM.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_WB PIPE_WB:INST_WB " "Elaborating entity \"PIPE_WB\" for hierarchy \"PIPE_WB:INST_WB\"" {  } { { "PIPELINE.vhd" "INST_WB" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419054611 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m2r PIPE_WB.vhd(18) " "VHDL Signal Declaration warning at PIPE_WB.vhd(18): used implicit default value for signal \"m2r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPE_WB.vhd" "" { Text "D:/projects/Pipeline1/PIPE_WB.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690419054621 "|PIPELINE|PIPE_WB:INST_WB"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690419055339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690419055339 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690419055355 "|PIPELINE|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690419055355 "|PIPELINE|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690419055355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690419055355 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690419055355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690419055355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690419055372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 21:50:55 2023 " "Processing ended: Wed Jul 26 21:50:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690419055372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690419055372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690419055372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690419055372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690419089302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690419089307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 21:51:29 2023 " "Processing started: Wed Jul 26 21:51:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690419089307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1690419089307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp PIPELINE -c PIPELINE --netlist_type=sgate " "Command: quartus_npp PIPELINE -c PIPELINE --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1690419089307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1690419089419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690419089486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 21:51:29 2023 " "Processing ended: Wed Jul 26 21:51:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690419089486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690419089486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690419089486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1690419089486 ""}
