diff --speed-large-files --no-dereference --minimal -Naur linux-6.14.2/arch/arm64/boot/dts/allwinner/sun55i-a523-cpu-opp.dtsi linux-6.14.2/arch/arm64/boot/dts/allwinner/sun55i-a523-cpu-opp.dtsi
--- linux-6.14.2/arch/arm64/boot/dts/allwinner/sun55i-a523-cpu-opp.dtsi	1970-01-01 01:00:00.000000000 +0100
+++ linux-6.14.2/arch/arm64/boot/dts/allwinner/sun55i-a523-cpu-opp.dtsi	2025-04-13 17:47:51.013307367 +0200
@@ -0,0 +1,173 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+
+/ {
+	cpu0_opp_table: opp-table-cluster0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp-408000000 {
+			opp-hz = /bits/ 64 <408000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-672000000 {
+			opp-hz = /bits/ 64 <672000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-792000000 {
+			opp-hz = /bits/ 64 <792000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-936000000 {
+			opp-hz = /bits/ 64 <936000000>;
+			opp-microvolt = <920000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			opp-microvolt = <920000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1104000000 {
+			opp-hz = /bits/ 64 <1104000000>;
+			opp-microvolt = <960000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1224000000 {
+			opp-hz = /bits/ 64 <1224000000>;
+			opp-microvolt = <1000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1320000000 {
+			opp-hz = /bits/ 64 <1320000000>;
+			opp-microvolt = <1050000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1416000000 {
+			opp-hz = /bits/ 64 <1416000000>;
+			opp-microvolt = <1100000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+	};
+
+	cpu1_opp_table: opp-table-cluster1 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp-408000000 {
+			opp-hz = /bits/ 64 <408000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-672000000 {
+			opp-hz = /bits/ 64 <672000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-840000000 {
+			opp-hz = /bits/ 64 <840000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1200000000 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <920000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1344000000 {
+			opp-hz = /bits/ 64 <1344000000>;
+			opp-microvolt = <960000>;  //fixme
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1488000000 {
+			opp-hz = /bits/ 64 <1488000000>;
+			opp-microvolt = <1000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1584000000 {
+			opp-hz = /bits/ 64 <1584000000>;
+			opp-microvolt = <1050000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1680000000 {
+			opp-hz = /bits/ 64 <1680000000>;
+			opp-microvolt = <1100000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1800000000 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <1150000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-1992000000 {
+			opp-hz = /bits/ 64 <1992000000>;
+			opp-microvolt = <1220000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+	};
+};
+
+&cpu0 {
+	capacity-dmips-mhz = <5>;
+	operating-points-v2 = <&cpu0_opp_table>;
+};
+
+&cpu1 {
+	capacity-dmips-mhz = <5>;
+	operating-points-v2 = <&cpu0_opp_table>;
+};
+
+&cpu2 {
+	capacity-dmips-mhz = <5>;
+	operating-points-v2 = <&cpu0_opp_table>;
+};
+
+&cpu3 {
+	capacity-dmips-mhz = <5>;
+	operating-points-v2 = <&cpu0_opp_table>;
+};
+
+&cpu4 {
+	capacity-dmips-mhz = <9>;
+	operating-points-v2 = <&cpu1_opp_table>;
+};
+
+&cpu5 {
+	capacity-dmips-mhz = <9>;
+	operating-points-v2 = <&cpu1_opp_table>;
+};
+
+&cpu6 {
+	capacity-dmips-mhz = <9>;
+	operating-points-v2 = <&cpu1_opp_table>;
+};
+
+&cpu7 {
+	capacity-dmips-mhz = <9>;
+	operating-points-v2 = <&cpu1_opp_table>;
+};
diff --speed-large-files --no-dereference --minimal -Naur linux-6.14.2/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi linux-6.14.2/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi
--- linux-6.14.2/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi	2025-04-13 17:51:00.679969966 +0200
+++ linux-6.14.2/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi	2025-04-13 17:50:32.976637229 +0200
@@ -4,6 +4,7 @@
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/clock/sun6i-rtc.h>
 #include <dt-bindings/clock/sun55i-a523-ccu.h>
+#include <dt-bindings/clock/sun55i-a523-ccu-cpu.h>
 #include <dt-bindings/clock/sun55i-a523-r-ccu.h>
 #include <dt-bindings/reset/sun55i-a523-ccu.h>
 #include <dt-bindings/reset/sun55i-a523-r-ccu.h>
@@ -24,6 +25,7 @@
 			device_type = "cpu";
 			reg = <0x000>;
 			enable-method = "psci";
+			clocks = <&ccu_cpu CLK_CPUL>;
 			#cooling-cells = <2>;
 		};
 
@@ -32,6 +34,7 @@
 			device_type = "cpu";
 			reg = <0x100>;
 			enable-method = "psci";
+			clocks = <&ccu_cpu CLK_CPUL>;
 			#cooling-cells = <2>;
 		};
 
@@ -40,6 +43,7 @@
 			device_type = "cpu";
 			reg = <0x200>;
 			enable-method = "psci";
+			clocks = <&ccu_cpu CLK_CPUL>;
 			#cooling-cells = <2>;
 		};
 
@@ -48,6 +52,7 @@
 			device_type = "cpu";
 			reg = <0x300>;
 			enable-method = "psci";
+			clocks = <&ccu_cpu CLK_CPUL>;
 			#cooling-cells = <2>;
 		};
 
@@ -56,6 +61,7 @@
 			device_type = "cpu";
 			reg = <0x400>;
 			enable-method = "psci";
+			clocks = <&ccu_cpu CLK_CPUB>;
 			#cooling-cells = <2>;
 		};
 
@@ -64,6 +70,7 @@
 			device_type = "cpu";
 			reg = <0x500>;
 			enable-method = "psci";
+			clocks = <&ccu_cpu CLK_CPUB>;
 			#cooling-cells = <2>;
 		};
 
@@ -72,6 +79,7 @@
 			device_type = "cpu";
 			reg = <0x600>;
 			enable-method = "psci";
+			clocks = <&ccu_cpu CLK_CPUB>;
 			#cooling-cells = <2>;
 		};
 
@@ -80,6 +88,7 @@
 			device_type = "cpu";
 			reg = <0x700>;
 			enable-method = "psci";
+			clocks = <&ccu_cpu CLK_CPUB>;
 			#cooling-cells = <2>;
 		};
 	};
@@ -620,6 +629,13 @@
 			#clock-cells = <1>;
 			#reset-cells = <1>;
 		};
+
+		ccu_cpu: clock@8817000 {
+			compatible = "allwinner,sun55i-a523-ccu-cpu";
+			reg = <0x08817000 0x4000>;
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
 
 		nmi_intc: interrupt-controller@7010320 {
 			compatible = "allwinner,sun55i-a523-nmi";
