Library IEEE;
use IEEE.std_logic_1164.all;

entity bin2dec is
	port (
		bin: in std_logic_vector(3 downto 0);
		dec: out std_logic_vector(6 downto 0)
	);
end bin2dec;

architecture Behavior of bin2dec is
begin
 
	process(bin)
	begin
 
	case bin is
		when "0000" => dec <= "1000000"; -- 0
		when "0001" => dec <= "1111001"; -- 1
		when "0010" => dec <= "0100100"; -- 2
		when "0011" => dec <= "0110000"; -- 3
		when "0100" => dec <= "0011001"; -- 4
		when "0101" => dec <= "0010010"; -- 5
		when "0110" => dec <= "0000010"; -- 6
		when "0111" => dec <= "1111000"; -- 7
		when "1000" => dec <= "0000000"; -- 8
		when "1001" => dec <= "0010000"; -- 9
		when others => dec <= "0000110"; -- erro
	end case;
	end process;
 
end Behavior;