// Seed: 4091945346
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd7
) (
    input uwire id_0,
    output logic id_1,
    input tri id_2,
    input supply0 _id_3,
    input tri0 id_4,
    output logic id_5
);
  assign id_5 = id_4;
  wire [id_3 : -1] id_7;
  always @* id_5 = id_3;
  always @(1 or posedge 1) begin : LABEL_0
    id_1 <= -1'b0;
  end
  module_0 modCall_1 ();
  wire id_8;
endmodule
module module_2 #(
    parameter id_7 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout supply0 id_1;
  assign id_1 = id_6[!id_7 : id_7] == id_5;
  module_0 modCall_1 ();
  assign id_7 = id_7;
  logic id_8;
  assign id_1 = id_7;
  assign id_8 = ~{id_3{id_7}} + -1 - id_5;
  assign id_4 = id_1;
  wire id_9;
endmodule
