
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.802733                       # Number of seconds simulated
sim_ticks                                1802733406000                       # Number of ticks simulated
final_tick                               1802733406000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 376888                       # Simulator instruction rate (inst/s)
host_op_rate                                   603816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              729048477                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686268                       # Number of bytes of host memory used
host_seconds                                  2472.72                       # Real time elapsed on the host
sim_insts                                   931937792                       # Number of instructions simulated
sim_ops                                    1493068820                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1176064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46912                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19109                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             652378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                678401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            652378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               678401                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884772                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936673                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649859                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3605466812                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937792                       # Number of instructions committed
system.cpu.committedOps                    1493068820                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560053                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585124                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560053                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287709                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170680                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292051                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371002                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235489                       # number of memory refs
system.cpu.num_load_insts                   382884763                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3605466812                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937649                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492225     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883791     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068820                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.890557                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235498                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1746666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.470801                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.890557                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         880217662                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        880217662                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    381157226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       381157226                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56331606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56331606                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437488832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437488832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437488832                       # number of overall hits
system.cpu.dcache.overall_hits::total       437488832                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1727546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1727546                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        19120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19120                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1746666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1746666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1746666                       # number of overall misses
system.cpu.dcache.overall_misses::total       1746666                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  22580795000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22580795000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    907789000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    907789000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  23488584000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23488584000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  23488584000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23488584000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235498                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235498                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235498                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000339                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003977                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13071.023869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13071.023869                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47478.504184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47478.504184                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13447.667728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13447.667728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13447.667728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13447.667728                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1744565                       # number of writebacks
system.cpu.dcache.writebacks::total           1744565                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1727546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1727546                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        19120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19120                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1746666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1746666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1746666                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1746666                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  20853249000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20853249000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    888669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    888669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  21741918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21741918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  21741918000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21741918000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003977                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12071.023869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12071.023869                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46478.504184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46478.504184                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12447.667728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12447.667728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12447.667728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12447.667728                       # average overall mshr miss latency
system.cpu.dcache.replacements                1745642                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           438.974407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1779376.470822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   438.974407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300472                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341649105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341649105                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341649105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341649105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341649105                       # number of overall hits
system.cpu.icache.overall_hits::total      1341649105                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           754                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          754                       # number of overall misses
system.cpu.icache.overall_misses::total           754                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    107205000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107205000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    107205000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107205000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    107205000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107205000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649859                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649859                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 142181.697613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 142181.697613                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 142181.697613                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 142181.697613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 142181.697613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 142181.697613                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    106451000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106451000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    106451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    106451000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106451000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 141181.697613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 141181.697613                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 141181.697613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 141181.697613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 141181.697613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 141181.697613                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16168.422900                       # Cycle average of tags in use
system.l2.tags.total_refs                     3493366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    182.812601                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        674.887331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15493.535569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.020596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.472825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.493421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19045                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.583160                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27966037                       # Number of tag accesses
system.l2.tags.data_accesses                 27966037                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1744565                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1744565                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               1816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1816                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1726474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1726474                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1728290                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1728311                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   21                       # number of overall hits
system.l2.overall_hits::cpu.data              1728290                       # number of overall hits
system.l2.overall_hits::total                 1728311                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            17304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17304                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              733                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1072                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 733                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18376                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19109                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                733                       # number of overall misses
system.l2.overall_misses::cpu.data              18376                       # number of overall misses
system.l2.overall_misses::total                 19109                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    840920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     840920000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    105095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105095500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    133945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    133945000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     105095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     974865000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1079960500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    105095500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    974865000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1079960500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1744565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1744565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          19120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1727546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1727546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1746666                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1747420                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1746666                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1747420                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.905021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905021                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.972149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972149                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.000621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000621                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.972149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.010521                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010936                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.972149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.010521                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010936                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 48596.856218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48596.856218                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 143377.216917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 143377.216917                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 124948.694030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124948.694030                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 143377.216917                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53050.990422                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56515.804071                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 143377.216917                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53050.990422                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56515.804071                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data        17304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17304                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          733                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          733                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1072                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19109                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19109                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    667880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    667880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     97765500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97765500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    123225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    123225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     97765500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    791105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    888870500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     97765500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    791105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    888870500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.905021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.905021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.972149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.000621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000621                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.972149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.010521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010936                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.972149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.010521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010936                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 38596.856218                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38596.856218                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 133377.216917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 133377.216917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 114948.694030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114948.694030                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 133377.216917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 43050.990422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46515.804071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 133377.216917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 43050.990422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46515.804071                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16168.423011                       # Cycle average of tags in use
system.l3.tags.total_refs                       19109                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19109                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        674.887335                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15493.535676                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.020596                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.472825                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.493421                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         19109                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        19045                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.583160                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     95545                       # Number of tag accesses
system.l3.tags.data_accesses                    95545                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu.data            17304                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17304                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          733                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1072                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1805                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 733                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18376                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19109                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                733                       # number of overall misses
system.l3.overall_misses::cpu.data              18376                       # number of overall misses
system.l3.overall_misses::total                 19109                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    477536000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     477536000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     89702500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    111433000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    201135500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      89702500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     588969000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        678671500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     89702500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    588969000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       678671500                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data          17304                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17304                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          733                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data         1072                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1805                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               733                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             18376                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                19109                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              733                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            18376                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               19109                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 27596.856218                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 27596.856218                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 122377.216917                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 103948.694030                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 111432.409972                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 122377.216917                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 32050.990422                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 35515.804071                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 122377.216917                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 32050.990422                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 35515.804071                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data        17304                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17304                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          733                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1072                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1805                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            733                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18376                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19109                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           733                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18376                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19109                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    304496000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    304496000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     82372500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    100713000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    183085500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     82372500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    405209000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    487581500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     82372500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    405209000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    487581500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 17596.856218                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 17596.856218                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 112377.216917                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93948.694030                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 101432.409972                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 112377.216917                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 22050.990422                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 25515.804071                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 112377.216917                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 22050.990422                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 25515.804071                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1805                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17304                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1805                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        38218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        38218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1222976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1222976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19109                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19121500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95557500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3493367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1745947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1728300                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1744565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1077                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19120                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1727546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5238974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5240787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    223438784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              223506560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1747420                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000756                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1747419    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1747420                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3491553500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1131000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2619999000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        19109                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1802733406000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              1805                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17304                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17304                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1805                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        38218                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      1222976                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            19109                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  19109    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              19109                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            9554500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          28663500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
