Attribute VB_Name = "AHB_REG_MAP2"
'T-AutoGen-Version : 1.3.0.1
'ProjectName_A1_TestPlan_20220226.xlsx
'ProjectName_A0_otp_AVA.otp
'ProjectName_A0_OTP_register_map.yaml
'ProjectName_A0_Pattern_List_Ext_20190823.csv
'ProjectName_A0_scgh_file#1_20200207.xlsx
'ProjectName_A0_VBTPOP_Gen_tool_MP10P_BuckSW_UVI80_DiffMeter_20200430.xlsm
'Public Enum SEC_SECLOCK_DVC_LOCK3
'Addr = &H31B0&
'DVC_LOCK_6 = &HFC
'DVC_LOCK_7 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK4
'Addr = &H31B1&
'DVC_LOCK_8 = &HFC
'DVC_LOCK_9 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK5
'Addr = &H31B2&
'DVC_LOCK_10 = &HFC
'DVC_LOCK_11 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK6
'Addr = &H31B3&
'DVC_LOCK_12 = &HFC
'DVC_LOCK_13 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK7
'Addr = &H31B4&
'DVC_LOCK_14 = &HFC
'DVC_LOCK_15 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK8
'Addr = &H31B5&
'DVC_LOCK_16 = &HFC
'DVC_LOCK_17 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK9
'Addr = &H31B6&
'DVC_LOCK_18 = &HFC
'DVC_LOCK_19 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK10
'Addr = &H31B7&
'DVC_LOCK_20 = &HFC
'DVC_LOCK_21 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK11
'Addr = &H31B8&
'DVC_LOCK_22 = &HFC
'DVC_LOCK_23 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK12
'Addr = &H31B9&
'DVC_LOCK_24 = &HFC
'DVC_LOCK_25 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK0
'Addr = &H31BA&
'LDO_LOCK_0 = &HFC
'LDO_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK1
'Addr = &H31BB&
'LDO_LOCK_2 = &HFC
'LDO_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK2
'Addr = &H31BC&
'LDO_LOCK_4 = &HFC
'LDO_LOCK_5 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK3
'Addr = &H31BD&
'LDO_LOCK_6 = &HFC
'LDO_LOCK_7 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK4
'Addr = &H31BE&
'LDO_LOCK_8 = &HFC
'LDO_LOCK_9 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK5
'Addr = &H31BF&
'LDO_LOCK_10 = &HFC
'LDO_LOCK_11 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK6
'Addr = &H31C0&
'LDO_LOCK_12 = &HFC
'LDO_LOCK_13 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK7
'Addr = &H31C1&
'LDO_LOCK_14 = &HFC
'LDO_LOCK_15 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK8
'Addr = &H31C2&
'LDO_LOCK_16 = &HFC
'LDO_LOCK_17 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK9
'Addr = &H31C3&
'LDO_LOCK_18 = &HFC
'LDO_LOCK_19 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK10
'Addr = &H31C4&
'LDO_LOCK_20 = &HFC
'LDO_LOCK_21 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK11
'Addr = &H31C5&
'LDO_LOCK_22 = &HFC
'LDO_LOCK_23 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_LDO_LOCK12
'Addr = &H31C6&
'LDO_LOCK_24 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_WLED_LOCK0
'Addr = &H31C7&
'WLED_LOCK_0 = &HFC
'WLED_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_WLED_LOCK1
'Addr = &H31C8&
'WLED_LOCK_2 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_BSTLQ_LOCK0
'Addr = &H31C9&
'BSTLQ_LOCK_0 = &HFC
'BSTLQ_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BSTLQ_LOCK1
'Addr = &H31CA&
'BSTLQ_LOCK_2 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_TEST_MISC_LOCK0
'Addr = &H31CB&
'TEST_MISC_LOCK_0 = &HFC
'TEST_MISC_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_CM0SS_0_LOCK0
'Addr = &H31CC&
'CM0SS_0_LOCK_0 = &HFC
'CM0SS_0_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_CM0SS_0_LOCK1
'Addr = &H31CD&
'CM0SS_0_LOCK_2 = &HFC
'CM0SS_0_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_CM0SS_1_LOCK0
'Addr = &H31CE&
'CM0SS_1_LOCK_0 = &HFC
'CM0SS_1_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_CM0SS_1_LOCK1
'Addr = &H31CF&
'CM0SS_1_LOCK_2 = &HFC
'CM0SS_1_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SPARE0_LOCK0
'Addr = &H31D0&
'SPARE0_LOCK_0 = &HFC
'SPARE0_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SPARE1_LOCK0
'Addr = &H31D1&
'SPARE1_LOCK_0 = &HFC
'SPARE1_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SPARE2_LOCK0
'Addr = &H31D2&
'SPARE2_LOCK_0 = &HFC
'SPARE2_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SPARE3_LOCK0
'Addr = &H31D3&
'SPARE3_LOCK_0 = &HFC
'SPARE3_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SPARE4_LOCK0
'Addr = &H31D4&
'SPARE4_LOCK_0 = &HFC
'SPARE4_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SPARE5_LOCK0
'Addr = &H31D5&
'SPARE5_LOCK_0 = &HFC
'SPARE5_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SPARE6_LOCK0
'Addr = &H31D6&
'SPARE6_LOCK_0 = &HFC
'SPARE6_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SPARE7_LOCK0
'Addr = &H31D7&
'SPARE7_LOCK_0 = &HFC
'SPARE7_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECGATE_CM0SS_SECURE_GATE0
'Addr = &H31FC&
'OTP_READ_SEC_GATE = &HFE
'SPMI_SW_EVENT_SEC_GATE = &HFD
'SELF_TRIM_SEC_GATE = &HFB
'SPMI_SW_EVENT_HIGH_SEC_GATE = &HF7
'End Enum
'Public Enum SEC_SECGATE_CM0SS_SECURE_GATE1
'Addr = &H31FD&
'PMU_BRIDGE_CM0_WR_SEC_GATE = &HFE
'PMU_BRIDGE_CM0_RDWR_SEC_GATE = &HFD
'PMU_BRIDGE_SWD_WR_SEC_GATE = &HFB
'PMU_BRIDGE_SWD_RDWR_SEC_GATE = &HF7
'ADDR_FENCE_EN_SEC_GATE = &HEF
'End Enum
'Public Enum FABRIC_AHB_FABRIC_RMWU_MAIN_EN
'Addr = &H3200&
'RMWU_MAIN_EN = &HFE
'End Enum
'Public Enum FABRIC_AHB_FABRIC_RMWU_MODE
'Addr = &H3201&
'RMWU_MODE = &HFC
'End Enum
'Public Enum FABRIC_AHB_FABRIC_RMWU_WRMASK
'Addr = &H3202&
'RMWU_WRMASK = &H0
'End Enum
'Public Enum BUCK0_DIG_DVC_1
'Addr = &H4000&
'PWRUP = &HFE
'DVC_CMD = &HFB
'FAST_STARTUP = &HF7
'CFG_DVC_SR = &HF
'End Enum
'Public Enum BUCK0_DIG_DVC_2
'Addr = &H4001&
'VSEL_TARGET = &H0
'End Enum
'Public Enum BUCK0_DIG_CNTRL_0
'Addr = &H4002&
'DEEP_SLEEP_OFF = &HFC
'DEEP_SLEEP_S2R = &HF3
'DEEP_SLEEP_DDR = &HCF
'DEEP_SLEEP_ACT = &H3F
'End Enum
'Public Enum BUCK0_DIG_CNTRL_1
'Addr = &H4003&
'CFG_PH_CLK_MODE = &HFE
'CFG_SAFEGUARD_TURN_OFF = &HFD
'CFG_EN_FILTER = &HFB
'CFG_FORCE_CLK_GATE = &HC7
'CFG_OV_DISCHARGE_MODE = &H3F
'End Enum
'Public Enum BUCK0_DIG_CNTRL_2
'Addr = &H4004&
'CFG_PULLDN_DIS = &HF0
'CFG_BLANK_OV_EVT_DIS = &HEF
'CFG_BLANK_UV_EVT_DIS = &HDF
'CFG_BLANK_EVT_DLY = &HBF
'CFG_THROTTLE_COMP_ON = &H7F
'End Enum
'Public Enum BUCK0_DIG_DVC_CNTRL_0
'Addr = &H4005&
'CFG_DVC_WAIT_TIME = &HF8
'CFG_USE_SERVOCOMP_FOR_OV = &HF7
'CFG_DVC_DONE_CONDITION = &HCF
'CFG_DYN_PWM5 = &H3F
'End Enum
'Public Enum BUCK0_DIG_DVC_CNTRL_1
'Addr = &H4006&
'CFG_OPEN_DVC_UP = &HFC
'CFG_DVC_DONE_DLY = &HF3
'CFG_SLEWDIS = &HF
'End Enum
'Public Enum BUCK0_DIG_DVC_CNTRL_2
'Addr = &H4007&
'CFG_NO_DISCHARGE_SINGLE_DVC = &HFC
'CFG_NO_DISCHARGE_GROUP_DVC = &HF3
'CFG_DIS_DVC_DN_PH_SHED = &HEF
'CFG_DIS_DVC_UP_PH_SHED = &HDF
'CFG_PFM_DVCDN_OV_MODE = &HBF
'CFG_NO_SHED_PFM_DVC_FIX = &H7F
'End Enum
'Public Enum BUCK0_DIG_DVC_CNTRL_3
'Addr = &H4008&
'CFG_DVC_FAST_STARTUP_SR_UP = &HF0
'CFG_DVC_FAST_STARTUP_SR_DN = &HF
'End Enum
'Public Enum BUCK0_DIG_STARTUP_CNTRL_0
'Addr = &H4009&
'CFG_STARTUP_IREF_TIMER = &HE0
'CFG_FAST_STARTUP_MODE = &H9F
'End Enum
'Public Enum BUCK0_DIG_STARTUP_CNTRL_1
'Addr = &H400A&
'CFG_STARTUP_TIMER = &HC0
'CFG_DIG_SPARE = &H3F
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_0
'Addr = &H400B&
'CFG_PWM2PFM_CMP_LIM = &HF0
'CFG_PFM2PWM_CMP_LIM = &HF
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_1
'Addr = &H400C&
'CFG_PFM_IPEAK = &HF0
'CFG_LOW_POWER_MODE = &HEF
'CFG_LOW_LATENCY_MODE = &HDF
'CFG_PFM2PWM_FILTER = &H7F
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_2
'Addr = &H400D&
'CFG_PFM_PULSE_CNT = &HF0
'CFG_FORCE_PWM_CNT_RES = &H7F
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_3
'Addr = &H400E&
'CFG_2PFM = &HFC
'CFG_PH_DN_TIMER = &H7
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_4
'Addr = &H400F&
'CFG_BLANK_VUP0_SET = &HF0
'CFG_COMP_STBY = &H1F
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_5
'Addr = &H4010&
'CFG_PANIC_IN_PFM = &HF8
'CFG_PANIC_IN_PWM1 = &HE7
'CFG_LP_PWM_MODE = &H3F
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_6
'Addr = &H4011&
'CFG_DISABLE_PH_ADD = &HFC
'CFG_DISABLE_PH_SHED = &HFB
'CFG_DISABLE_MODE_PFM = &HF7
'CFG_DISABLE_MODE_PWM1 = &HEF
'CFG_DISABLE_MODE_PWM3 = &HDF
'CFG_DISABLE_MODE_PWM5 = &HBF
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_7
'Addr = &H4012&
'CFG_EN_RST_FILTER = &HFE
'CFG_FORCE_CCM_MODE = &HFD
'CFG_FORCE_CCM_TRIG = &HFB
'CFG_ZXC_FREE_RUN = &HF7
'CFG_PWM3_DN = &HCF
'CFG_PWM5_DN = &H3F
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_8
'Addr = &H4013&
'CFG_PH_ZXC_LIM = &HC0
'CFG_PWM_STARTUP = &H3F
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_9
'Addr = &H4014&
'ZXC_COUNT_PWM35 = &HC0
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_10
'Addr = &H4015&
'ZXC_COUNT_PWM5 = &HC0
'End Enum
'Public Enum BUCK0_DIG_MDSW_CNTRL_11
'Addr = &H4016&
'CFG_PWM1_OV_MODE = &HF8
'CFG_PWM3_OV_MODE = &HC7
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_0
'Addr = &H4017&
'CFG_LFSR_EN = &HFE
'CFG_FREQ_AVOID_EN = &HFD
'FREQ_LFSR_IP_EN = &HFB
'FREQ_LFSR_NP_EN = &HF7
'CFG_ADC_PULSE_CNT_EN = &H7F
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_1
'Addr = &H4018&
'RTC_TIME_WINDOW_CFG = &HC0
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_2
'Addr = &H4019&
'FREQ_IP_REL_MIN_CFG = &HF8
'FREQ_IP_REL_MAX_CFG = &HC7
'FREQ_NP_REL_MIN_CFG = &H3F
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_3
'Addr = &H401A&
'FREQ_NP_REL_MAX_CFG = &HFC
'FREQ_0_IP_REL_CFG = &HE3
'FREQ_1_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_4
'Addr = &H401B&
'FREQ_2_IP_REL_CFG = &HE3
'FREQ_3_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_5
'Addr = &H401C&
'FREQ_0_NP_REL_CFG = &HFC
'FREQ_1_NP_REL_CFG = &HF3
'FREQ_2_NP_REL_CFG = &HCF
'FREQ_3_NP_REL_CFG = &H3F
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_6
'Addr = &H401D&
'FREQ_0_OFFSET_CFG = &HF8
'FREQ_1_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_7
'Addr = &H401E&
'FREQ_2_OFFSET_CFG = &HF8
'FREQ_3_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_8
'Addr = &H401F&
'FREQ_0_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_9
'Addr = &H4020&
'FREQ_1_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_10
'Addr = &H4021&
'FREQ_2_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK0_DIG_FA_CNTRL_11
'Addr = &H4022&
'FREQ_3_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK0_DIG_SERVO_CNTRL_0
'Addr = &H4023&
'CFG_SERVO_CLK = &HF0
'CFG_SERVO_BLANK_TIME = &HF
'End Enum
'Public Enum BUCK0_DIG_SERVO_CNTRL_1
'Addr = &H4024&
'CFG_SERVO_PRESET = &H0
'End Enum
'Public Enum BUCK0_DIG_SERVO_CNTRL_2
'Addr = &H4025&
'CFG_EN_SERVO = &HFE
'CFG_DISABLE_SERVO_MSB = &H7F
'End Enum
'Public Enum BUCK0_DIG_OT_CTRL_0
'Addr = &H4026&
'CFG_OT_ABS_EN_PWM1 = &HFE
'CFG_OT_ABS_EN_PWM3 = &HFD
'CFG_OT_ABS_EN_PWM5 = &HFB
'CFG_OT_ABS_EN = &HF7
'CFG_OT_WARN_EN_PWM1 = &HEF
'CFG_OT_WARN_EN_PWM3 = &HDF
'CFG_OT_WARN_EN_PWM5 = &HBF
'CFG_OT_WARN_EN = &H7F
'End Enum
'Public Enum BUCK0_DIG_OT_CTRL_1
'Addr = &H4027&
'CFG_OT_WARN_BLANK = &HFC
'CFG_OT_WARN_DEB = &HF3
'CFG_OT_ABS_BLANK = &HCF
'CFG_OT_ABS_DEB = &H3F
'End Enum
'Public Enum BUCK0_DIG_OT_CTRL_2
'Addr = &H4028&
'CFG_OT_WARN_THR_LO = &HF0
'CFG_OT_WARN_THR_HI = &HF
'End Enum
'Public Enum BUCK0_DIG_OT_CTRL_3
'Addr = &H4029&
'CFG_OT_ABS_THR_LO = &HF0
'CFG_OT_ABS_THR_HI = &HF
'End Enum
'Public Enum BUCK0_DIG_EVTS_0
'Addr = &H402A&
'ILIM_POS_MASK = &HF0
'ILIM_NEG_MASK = &H1F
'End Enum
'Public Enum BUCK0_DIG_TS_0
'Addr = &H402B&
'DTBO_MUX_SEL1 = &HC0
'End Enum
'Public Enum BUCK0_DIG_TS_1
'Addr = &H402C&
'DTBO_MUX_SEL0 = &HC0
'End Enum
'Public Enum BUCK0_DIG_TS_2
'Addr = &H402D&
'STATE_BYP_STRB = &HFE
'STATE_BYP = &H3
'End Enum
'Public Enum BUCK0_DIG_TS_3
'Addr = &H402E&
'TST_SPARE = &HFC
'TST_OT_ABS_EN = &HF7
'TST_OT_WARN_EN = &HEF
'TST_SINGLE_SHOT_DVC = &HDF
'TST_ACKNOWLEDGE = &HBF
'TST_DISABLE_UP01_HYST = &H7F
'End Enum
'Public Enum BUCK0_DIG_TS_4
'Addr = &H402F&
'DFT_STATEMON = &HF0
'End Enum
'Public Enum BUCK0_REF_CFG_0
'Addr = &H4030&
'CFG_VCOMMON_TRIM = &H1
'End Enum
'Public Enum BUCK0_REF_CFG_1
'Addr = &H4031&
'CFG_VID_RTRIM = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_2
'Addr = &H4032&
'CFG_EN_VD_COMP_0 = &HFE
'CFG_VDROOP0_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK0_REF_CFG_3
'Addr = &H4033&
'CFG_EN_VD_COMP_1 = &HFE
'CFG_VDROOP1_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK0_REF_CFG_4
'Addr = &H4034&
'CFG_VD_CMP1_R = &HF0
'CFG_VD_CMP0_R = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_5
'Addr = &H4035&
'CFG_VD_CMP1_C = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_6
'Addr = &H4036&
'CFG_VD_CMP0_C = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_7
'Addr = &H4037&
'CFG_VD_CMP0_TR = &HC0
'End Enum
'Public Enum BUCK0_REF_CFG_8
'Addr = &H4038&
'CFG_VD_CMP1_TR = &HC0
'End Enum
'Public Enum BUCK0_REF_CFG_9
'Addr = &H4039&
'CFG_GM_LL_SET = &HF0
'CFG_GM_BIAS = &H1F
'End Enum
'Public Enum BUCK0_REF_CFG_10
'Addr = &H403A&
'CFG_GM_GAIN = &HF0
'CFG_GAIN_ADJUST_PWM3 = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_11
'Addr = &H403B&
'CFG_MIRROR_RATIO5 = &HF8
'CFG_SEL_SC_EA_CAS = &HF7
'CFG_MIRROR_RATIO3 = &H8F
'CFG_SEL_PWM35_STARTUP_MODE = &H7F
'End Enum
'Public Enum BUCK0_REF_CFG_12
'Addr = &H403C&
'CFG_MIRROR_RATIO1 = &HF8
'CFG_IMAX_SET = &H7
'End Enum
'Public Enum BUCK0_REF_CFG_13
'Addr = &H403D&
'CFG_EN_UVP_CMP = &HFE
'CFG_EN_OVP_CMP = &HFD
'CFG_PFM_OS_SET = &H7
'End Enum
'Public Enum BUCK0_REF_CFG_14
'Addr = &H403E&
'CFG_EN_IMAX_ALARM_COMP = &HFE
'CFG_EN_IMAX_ALARM_DAC = &HFD
'CFG_PANIC_OS_SET = &H7
'End Enum
'Public Enum BUCK0_REF_CFG_15
'Addr = &H403F&
'CFG_OUVP_SET = &HFC
'CFG_SERVO_OS_SET = &H7
'End Enum
'Public Enum BUCK0_REF_CFG_16
'Addr = &H4040&
'CFG_SC_OS_SET = &HF0
'CFG_IMAX_ALARM_SET = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_17
'Addr = &H4041&
'CFG_SC_L_SET = &HFC
'CFG_SC_R0_TRIM = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_18
'Addr = &H4042&
'CFG_STBY_IMAX_ALARM_DAC = &HFE
'CFG_UPSTATE0_SET = &H3
'End Enum
'Public Enum BUCK0_REF_CFG_19
'Addr = &H4043&
'CFG_STBY_IMAX_ALARM_COMP = &HFE
'CFG_UPSTATE1_SET = &H3
'End Enum
'Public Enum BUCK0_REF_CFG_20
'Addr = &H4044&
'CFG_BLANK_IMAX_ABS = &HFE
'CFG_BLANK_IMAX_ALARM = &HFD
'CFG_DNSTATE0_SET = &H3
'End Enum
'Public Enum BUCK0_REF_CFG_21
'Addr = &H4045&
'CFG_DNSTATE1_SET = &H3
'End Enum
'Public Enum BUCK0_REF_CFG_22
'Addr = &H4046&
'CFG_DNSTATE2_SET = &H3
'End Enum
'Public Enum BUCK0_REF_CFG_23
'Addr = &H4047&
'CFG_CAL_DAC_SET_1 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_24
'Addr = &H4048&
'CFG_CAL_DAC_SET_3 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_25
'Addr = &H4049&
'CFG_CAL_DAC_SET_5 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_26
'Addr = &H404A&
'I_TEST_EN = &HF8
'TEST_MODE_EN = &HF7
'CFG_EN_IREFV = &HEF
'CFG_EN_IREF = &HDF
'CFG_EN_VID = &HBF
'CFG_EN_OS = &H7F
'End Enum
'Public Enum BUCK0_REF_CFG_27
'Addr = &H404B&
'CFG_EN_VCOM = &HFE
'CFG_EN_PFMPANIC_FBK = &HFD
'CFG_EN_GM_LCLB = &HFB
'CFG_EN_CLD_DAC = &HF7
'CFG_EN_GM = &HEF
'CFG_STBY_GM = &HDF
'CFG_EN_GM_MIRROR = &HBF
'CFG_STBY_GMM = &H7F
'End Enum
'Public Enum BUCK0_REF_CFG_28
'Addr = &H404C&
'CFG_EN_SC = &HFE
'CFG_EN_SC_OS = &HFD
'CFG_EN_PANIC_COMP = &HFB
'CFG_EN_PFM_COMP = &HF7
'CFG_EN_UPSTATE0_COMP = &HEF
'CFG_EN_UPSTATE1_COMP = &HDF
'CFG_EN_DNSTATE1_COMP = &HBF
'CFG_EN_DNSTATE2_COMP = &H7F
'End Enum
'Public Enum BUCK0_REF_CFG_29
'Addr = &H404D&
'CFG_EN_UPSTATE0_DAC = &HFE
'CFG_EN_UPSTATE1_DAC = &HFD
'CFG_EN_DNSTATE1_DAC = &HFB
'CFG_EN_DNSTATE2_DAC = &HF7
'CFG_STBY_UPSTATE0_DAC = &HEF
'CFG_STBY_UPSTATE1_DAC = &HDF
'CFG_STBY_DNSTATE1_DAC = &HBF
'CFG_STBY_DNSTATE2_DAC = &H7F
'End Enum
'Public Enum BUCK0_REF_CFG_30
'Addr = &H404E&
'EN_RES_PD = &HFE
'EN_IDEM_MEAS = &HFD
'EN_RDAC_HZ = &HF7
'EN_VDAC_TEST = &HEF
'EN_VCTAT_TEST = &HDF
'TST_STBY_BYPASS = &H7F
'End Enum
'Public Enum BUCK0_REF_CFG_31
'Addr = &H404F&
'IDEM_REF_GTRIM = &HF0
'IDEM_REF_OTRIM = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_32
'Addr = &H4050&
'CFG_DN2_PWM1 = &HFE
'CFG_DN2_PWM1_SET = &HF1
'CFG_EN_DN1_FULLRANGE = &HEF
'CFG_PANIC_PWM1_OS = &H9F
'End Enum
'Public Enum BUCK0_REF_CFG_33
'Addr = &H4051&
'CFG_GM_IOFF_TRIM = &HE0
'DIS_GM_BST = &HBF
'EN_IMAX_LRANGE = &H7F
'End Enum
'Public Enum BUCK0_REF_CFG_34
'Addr = &H4052&
'CFG_GM_BOOST = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_35
'Addr = &H4053&
'CFG_GM_CLAMP = &HF8
'CFG_IMAX_ALARM_EXT = &HF7
'CFG_IMAX_ABS_THR_SET = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_36
'Addr = &H4054&
'CFG_IN_PWM_STARTUP_SET = &HFC
'End Enum
'Public Enum BUCK0_REF_CFG_37
'Addr = &H4055&
'OTP_SPARE3 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_38
'Addr = &H4056&
'VCOMMON_DEBUG_OFFSET = &H80
'End Enum
'Public Enum BUCK0_REF_CFG_39
'Addr = &H4057&
'IMAX_ALARM_OFFSET_TRIM = &HF8
'IMAX_ABS_THR_TRIM = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_40
'Addr = &H4058&
'PWM_STUP_OFFSET = &HF8
'CFG_OT_GAIN_TR = &H7
'End Enum
'Public Enum BUCK0_REF_CFG_41
'Addr = &H4059&
'CFG_VDROOP0_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_42
'Addr = &H405A&
'CFG_VDROOP0_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_43
'Addr = &H405B&
'CFG_VDROOP0_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_44
'Addr = &H405C&
'CFG_VDROOP0_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_45
'Addr = &H405D&
'CFG_VDROOP1_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_46
'Addr = &H405E&
'CFG_VDROOP1_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_47
'Addr = &H405F&
'CFG_VDROOP1_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_48
'Addr = &H4060&
'CFG_VDROOP1_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_49
'Addr = &H4061&
'CFG_VDROOP0_THR0 = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_50
'Addr = &H4062&
'CFG_VDROOP0_THR1 = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_51
'Addr = &H4063&
'CFG_VDROOP0_THR2 = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_52
'Addr = &H4064&
'CFG_VDROOP0_THR3 = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_53
'Addr = &H4065&
'CFG_VDROOP1_THR0 = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_54
'Addr = &H4066&
'CFG_VDROOP1_THR1 = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_56
'Addr = &H4067&
'CFG_VDROOP1_THR2 = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_57
'Addr = &H4068&
'CFG_VDROOP1_THR3 = &HE0
'End Enum
'Public Enum BUCK0_REF_CFG_58
'Addr = &H4069&
'CFG_UP_STEP = &HF0
'CFG_DN_STEP = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_59
'Addr = &H406A&
'CFG_SET_TRIG7T0 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_60
'Addr = &H406B&
'CFG_CLEAR_TRIG7T0 = &H0
'End Enum
'Public Enum BUCK0_REF_CFG_61
'Addr = &H406C&
'CFG_SET_TRIG11T8 = &HF0
'CFG_CLEAR_TRIG11T8 = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_62
'Addr = &H406D&
'OTP_SPARE1 = &HFE
'OTP_SPARE2 = &HFD
'EN_LP_OT_COMP = &HFB
'EN_IMAX_ABS_COMP = &HF7
'CFG_SC_RDAC_CLAMP_TR = &HF
'End Enum
'Public Enum BUCK0_REF_CFG_63
'Addr = &H406E&
'CFG_OT_WARN_TR = &HE0
'CFG_OT_IDAC_TR = &H1F
'End Enum
'Public Enum BUCK0_REF_CFG_64
'Addr = &H406F&
'CFG_OT_ABS_TR = &HE0
'End Enum
'Public Enum BUCK0_LP_CFG_0
'Addr = &H4070&
'CFG_ENABLE_LP = &HFE
'End Enum
'Public Enum BUCK0_LP_CFG_1
'Addr = &H4071&
'CFG_ISOFT_START = &HF0
'CFG_FAST_STARTUP_CURRENT_LIMIT = &HF
'End Enum
'Public Enum BUCK0_LP_CFG_2
'Addr = &H4072&
'TR_CSA_GAIN = &HF0
'TR_LS_CS_OS = &HF
'End Enum
'Public Enum BUCK0_LP_CFG_3
'Addr = &H4073&
'CFG_INEG_LIMIT_SET = &HE0
'TR_LSON_BLANK = &H3F
'End Enum
'Public Enum BUCK0_LP_CFG_4
'Addr = &H4074&
'CFG_HS_ILIM_SET = &HC0
'CFG_CSA_OUT_HIGH_LSOFF = &HBF
'CFG_HS_ILIM_DISABLE = &H7F
'End Enum
'Public Enum BUCK0_LP_CFG_5
'Addr = &H4075&
'CFG_HS_ILIM_TRIM = &HF0
'TR_LSOFF_BLANK = &H3F
'End Enum
'Public Enum BUCK0_LP_CFG_6
'Addr = &H4076&
'TR_ZD_OS = &HE0
'CFG_CS_LS_ON_DLY = &H1F
'End Enum
'Public Enum BUCK0_LP_CFG_7
'Addr = &H4077&
'CFG_LP_FREQ_SEL = &HF8
'CFG_CSA_OS_SET_LOW = &H7F
'End Enum
'Public Enum BUCK0_LP_CFG_8
'Addr = &H4078&
'TR_LP_FREQ = &HC0
'CFG_FLOCK_EN = &HBF
'CFG_TON_START = &H7F
'End Enum
'Public Enum BUCK0_LP_CFG_9
'Addr = &H4079&
'TR_LP_TON_DEL = &HF0
'TR_HSON_BLANK = &H3F
'End Enum
'Public Enum BUCK0_LP_CFG_10
'Addr = &H407A&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_LP_CFG_11
'Addr = &H407B&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_LP_CFG_12
'Addr = &H407C&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &H1F
'End Enum
'Public Enum BUCK0_LP_CFG_13
'Addr = &H407D&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &HF3
'CFG_ZCD_SYS_OS_MODE = &HCF
'CFG_ZCD_OS_AZCAL_EN = &H3F
'End Enum
'Public Enum BUCK0_LP_CFG_14
'Addr = &H407E&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HF
'End Enum
'Public Enum BUCK0_LP_CFG_15
'Addr = &H407F&
'CFG_LP_SC_TR = &HC0
'CFG_EN_LP_SC = &HBF
'CFG_EN_LP_SC_MODE = &H7F
'End Enum
'Public Enum BUCK0_LP_CFG_19
'Addr = &H4083&
'DTB_EN = &HFE
'DTB_SEL = &HF1
'End Enum
'Public Enum BUCK0_LP_CFG_20
'Addr = &H4084&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'TEST_EN_SC = &HBF
'TEST_BYPASS_DCM = &H7F
'End Enum
'Public Enum BUCK0_LP_CFG_21
'Addr = &H4085&
'I_TEST_SWITCH_EN = &HFC
'TEST_RON_ATB = &HFB
'TEST_EN_HS_ILIM = &HF7
'TEST_EN_TON = &HEF
'CFG_LP_EN_SELFOSC = &HDF
'TEST_EN_ZCD = &HBF
'TEST_EN_CSA = &H7F
'End Enum
'Public Enum BUCK0_LP_CFG_22
'Addr = &H4086&
'CFG_LP_SC_OS_TR = &HF8
'CFG_LP_SC_GAIN = &H8F
'CFG_LP_COMP_GAIN = &H7F
'End Enum
'Public Enum BUCK0_LP_CFG_23
'Addr = &H4087&
'CFG_I2V_TR = &HE0
'DIS_PWM_ZXC = &HDF
'CFG_VTUNE_LOW = &H7F
'End Enum
'Public Enum BUCK0_LP_CFG_24
'Addr = &H4088&
'TM_CC_COMP_RES = &HFE
'CFG_ATB_EXTENSION_SEL = &HFD
'OTP_SPARE = &H3
'End Enum
'Public Enum BUCK0_LP_CFG_25
'Addr = &H4089&
'OTP_SPARE2 = &H0
'End Enum
'Public Enum BUCK0_HP1_CFG_0
'Addr = &H4090&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK0_HP1_CFG_1
'Addr = &H4091&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK0_HP1_CFG_2
'Addr = &H4092&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK0_HP1_CFG_3
'Addr = &H4093&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK0_HP1_CFG_4
'Addr = &H4094&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK0_HP1_CFG_5
'Addr = &H4095&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK0_HP1_CFG_6
'Addr = &H4096&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK0_HP1_CFG_7
'Addr = &H4097&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK0_HP1_CFG_8
'Addr = &H4098&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK0_HP1_CFG_10
'Addr = &H409A&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_HP1_CFG_11
'Addr = &H409B&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_HP1_CFG_12
'Addr = &H409C&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK0_HP1_CFG_14
'Addr = &H409E&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK0_HP1_CFG_15
'Addr = &H409F&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK0_HP1_CFG_16
'Addr = &H40A0&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK0_HP1_CFG_17
'Addr = &H40A1&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK0_HP1_CFG_19
'Addr = &H40A3&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK0_HP1_CFG_20
'Addr = &H40A4&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK0_HP1_CFG_21
'Addr = &H40A5&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK0_HP1_CFG_22
'Addr = &H40A6&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK0_HP1_CFG_23
'Addr = &H40A7&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK0_HP2_CFG_0
'Addr = &H40A8&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK0_HP2_CFG_1
'Addr = &H40A9&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK0_HP2_CFG_2
'Addr = &H40AA&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK0_HP2_CFG_3
'Addr = &H40AB&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK0_HP2_CFG_4
'Addr = &H40AC&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK0_HP2_CFG_5
'Addr = &H40AD&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK0_HP2_CFG_6
'Addr = &H40AE&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK0_HP2_CFG_7
'Addr = &H40AF&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK0_HP2_CFG_8
'Addr = &H40B0&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK0_HP2_CFG_10
'Addr = &H40B2&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_HP2_CFG_11
'Addr = &H40B3&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_HP2_CFG_12
'Addr = &H40B4&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK0_HP2_CFG_14
'Addr = &H40B6&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK0_HP2_CFG_15
'Addr = &H40B7&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK0_HP2_CFG_16
'Addr = &H40B8&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK0_HP2_CFG_17
'Addr = &H40B9&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK0_HP2_CFG_19
'Addr = &H40BB&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK0_HP2_CFG_20
'Addr = &H40BC&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK0_HP2_CFG_21
'Addr = &H40BD&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK0_HP2_CFG_22
'Addr = &H40BE&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK0_HP2_CFG_23
'Addr = &H40BF&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK0_HP3_CFG_0
'Addr = &H40C0&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK0_HP3_CFG_1
'Addr = &H40C1&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK0_HP3_CFG_2
'Addr = &H40C2&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK0_HP3_CFG_3
'Addr = &H40C3&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK0_HP3_CFG_4
'Addr = &H40C4&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK0_HP3_CFG_5
'Addr = &H40C5&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK0_HP3_CFG_6
'Addr = &H40C6&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK0_HP3_CFG_7
'Addr = &H40C7&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK0_HP3_CFG_8
'Addr = &H40C8&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK0_HP3_CFG_10
'Addr = &H40CA&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_HP3_CFG_11
'Addr = &H40CB&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_HP3_CFG_12
'Addr = &H40CC&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK0_HP3_CFG_14
'Addr = &H40CE&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK0_HP3_CFG_15
'Addr = &H40CF&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK0_HP3_CFG_16
'Addr = &H40D0&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK0_HP3_CFG_17
'Addr = &H40D1&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK0_HP3_CFG_19
'Addr = &H40D3&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK0_HP3_CFG_20
'Addr = &H40D4&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK0_HP3_CFG_21
'Addr = &H40D5&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK0_HP3_CFG_22
'Addr = &H40D6&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK0_HP3_CFG_23
'Addr = &H40D7&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK0_HP4_CFG_0
'Addr = &H40D8&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK0_HP4_CFG_1
'Addr = &H40D9&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK0_HP4_CFG_2
'Addr = &H40DA&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK0_HP4_CFG_3
'Addr = &H40DB&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK0_HP4_CFG_4
'Addr = &H40DC&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK0_HP4_CFG_5
'Addr = &H40DD&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK0_HP4_CFG_6
'Addr = &H40DE&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK0_HP4_CFG_7
'Addr = &H40DF&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK0_HP4_CFG_8
'Addr = &H40E0&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK0_HP4_CFG_10
'Addr = &H40E2&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_HP4_CFG_11
'Addr = &H40E3&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK0_HP4_CFG_12
'Addr = &H40E4&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK0_HP4_CFG_14
'Addr = &H40E6&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK0_HP4_CFG_15
'Addr = &H40E7&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK0_HP4_CFG_16
'Addr = &H40E8&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK0_HP4_CFG_17
'Addr = &H40E9&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK0_HP4_CFG_19
'Addr = &H40EB&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK0_HP4_CFG_20
'Addr = &H40EC&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK0_HP4_CFG_21
'Addr = &H40ED&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK0_HP4_CFG_22
'Addr = &H40EE&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK0_HP4_CFG_23
'Addr = &H40EF&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK0_STATUS_EVENTS_REG_0
'Addr = &H40FC&
'STATUS_REG_0 = &H0
'End Enum
'Public Enum BUCK0_STATUS_EVENTS_REG_1
'Addr = &H40FD&
'STATUS_REG_1 = &H0
'End Enum
'Public Enum BUCK1_DIG_DVC_1
'Addr = &H4100&
'PWRUP = &HFE
'DVC_CMD = &HFB
'FAST_STARTUP = &HF7
'CFG_DVC_SR = &HF
'End Enum
'Public Enum BUCK1_DIG_DVC_2
'Addr = &H4101&
'VSEL_TARGET = &H0
'End Enum
'Public Enum BUCK1_DIG_CNTRL_0
'Addr = &H4102&
'DEEP_SLEEP_OFF = &HFC
'DEEP_SLEEP_S2R = &HF3
'DEEP_SLEEP_DDR = &HCF
'DEEP_SLEEP_ACT = &H3F
'End Enum
'Public Enum BUCK1_DIG_CNTRL_1
'Addr = &H4103&
'CFG_PH_CLK_MODE = &HFE
'CFG_SAFEGUARD_TURN_OFF = &HFD
'CFG_EN_FILTER = &HFB
'CFG_FORCE_CLK_GATE = &HC7
'CFG_OV_DISCHARGE_MODE = &H3F
'End Enum
'Public Enum BUCK1_DIG_CNTRL_2
'Addr = &H4104&
'CFG_PULLDN_DIS = &HF0
'CFG_BLANK_OV_EVT_DIS = &HEF
'CFG_BLANK_UV_EVT_DIS = &HDF
'CFG_BLANK_EVT_DLY = &HBF
'CFG_THROTTLE_COMP_ON = &H7F
'End Enum
'Public Enum BUCK1_DIG_DVC_CNTRL_0
'Addr = &H4105&
'CFG_DVC_WAIT_TIME = &HF8
'CFG_USE_SERVOCOMP_FOR_OV = &HF7
'CFG_DVC_DONE_CONDITION = &HCF
'CFG_DYN_PWM5 = &H3F
'End Enum
'Public Enum BUCK1_DIG_DVC_CNTRL_1
'Addr = &H4106&
'CFG_OPEN_DVC_UP = &HFC
'CFG_DVC_DONE_DLY = &HF3
'CFG_SLEWDIS = &HF
'End Enum
'Public Enum BUCK1_DIG_DVC_CNTRL_2
'Addr = &H4107&
'CFG_NO_DISCHARGE_SINGLE_DVC = &HFC
'CFG_NO_DISCHARGE_GROUP_DVC = &HF3
'CFG_DIS_DVC_DN_PH_SHED = &HEF
'CFG_DIS_DVC_UP_PH_SHED = &HDF
'CFG_PFM_DVCDN_OV_MODE = &HBF
'CFG_NO_SHED_PFM_DVC_FIX = &H7F
'End Enum
'Public Enum BUCK1_DIG_DVC_CNTRL_3
'Addr = &H4108&
'CFG_DVC_FAST_STARTUP_SR_UP = &HF0
'CFG_DVC_FAST_STARTUP_SR_DN = &HF
'End Enum
'Public Enum BUCK1_DIG_STARTUP_CNTRL_0
'Addr = &H4109&
'CFG_STARTUP_IREF_TIMER = &HE0
'CFG_FAST_STARTUP_MODE = &H9F
'End Enum
'Public Enum BUCK1_DIG_STARTUP_CNTRL_1
'Addr = &H410A&
'CFG_STARTUP_TIMER = &HC0
'CFG_DIG_SPARE = &H3F
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_0
'Addr = &H410B&
'CFG_PWM2PFM_CMP_LIM = &HF0
'CFG_PFM2PWM_CMP_LIM = &HF
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_1
'Addr = &H410C&
'CFG_PFM_IPEAK = &HF0
'CFG_LOW_POWER_MODE = &HEF
'CFG_LOW_LATENCY_MODE = &HDF
'CFG_PFM2PWM_FILTER = &H7F
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_2
'Addr = &H410D&
'CFG_PFM_PULSE_CNT = &HF0
'CFG_FORCE_PWM_CNT_RES = &H7F
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_3
'Addr = &H410E&
'CFG_2PFM = &HFC
'CFG_PH_DN_TIMER = &H7
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_4
'Addr = &H410F&
'CFG_BLANK_VUP0_SET = &HF0
'CFG_COMP_STBY = &H1F
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_5
'Addr = &H4110&
'CFG_PANIC_IN_PFM = &HF8
'CFG_PANIC_IN_PWM1 = &HE7
'CFG_LP_PWM_MODE = &H3F
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_6
'Addr = &H4111&
'CFG_DISABLE_PH_ADD = &HFC
'CFG_DISABLE_PH_SHED = &HFB
'CFG_DISABLE_MODE_PFM = &HF7
'CFG_DISABLE_MODE_PWM1 = &HEF
'CFG_DISABLE_MODE_PWM3 = &HDF
'CFG_DISABLE_MODE_PWM5 = &HBF
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_7
'Addr = &H4112&
'CFG_EN_RST_FILTER = &HFE
'CFG_FORCE_CCM_MODE = &HFD
'CFG_FORCE_CCM_TRIG = &HFB
'CFG_ZXC_FREE_RUN = &HF7
'CFG_PWM3_DN = &HCF
'CFG_PWM5_DN = &H3F
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_8
'Addr = &H4113&
'CFG_PH_ZXC_LIM = &HC0
'CFG_PWM_STARTUP = &H3F
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_9
'Addr = &H4114&
'ZXC_COUNT_PWM35 = &HC0
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_10
'Addr = &H4115&
'ZXC_COUNT_PWM5 = &HC0
'End Enum
'Public Enum BUCK1_DIG_MDSW_CNTRL_11
'Addr = &H4116&
'CFG_PWM1_OV_MODE = &HF8
'CFG_PWM3_OV_MODE = &HC7
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_0
'Addr = &H4117&
'CFG_LFSR_EN = &HFE
'CFG_FREQ_AVOID_EN = &HFD
'FREQ_LFSR_IP_EN = &HFB
'FREQ_LFSR_NP_EN = &HF7
'CFG_ADC_PULSE_CNT_EN = &H7F
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_1
'Addr = &H4118&
'RTC_TIME_WINDOW_CFG = &HC0
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_2
'Addr = &H4119&
'FREQ_IP_REL_MIN_CFG = &HF8
'FREQ_IP_REL_MAX_CFG = &HC7
'FREQ_NP_REL_MIN_CFG = &H3F
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_3
'Addr = &H411A&
'FREQ_NP_REL_MAX_CFG = &HFC
'FREQ_0_IP_REL_CFG = &HE3
'FREQ_1_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_4
'Addr = &H411B&
'FREQ_2_IP_REL_CFG = &HE3
'FREQ_3_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_5
'Addr = &H411C&
'FREQ_0_NP_REL_CFG = &HFC
'FREQ_1_NP_REL_CFG = &HF3
'FREQ_2_NP_REL_CFG = &HCF
'FREQ_3_NP_REL_CFG = &H3F
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_6
'Addr = &H411D&
'FREQ_0_OFFSET_CFG = &HF8
'FREQ_1_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_7
'Addr = &H411E&
'FREQ_2_OFFSET_CFG = &HF8
'FREQ_3_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_8
'Addr = &H411F&
'FREQ_0_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_9
'Addr = &H4120&
'FREQ_1_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_10
'Addr = &H4121&
'FREQ_2_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK1_DIG_FA_CNTRL_11
'Addr = &H4122&
'FREQ_3_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK1_DIG_SERVO_CNTRL_0
'Addr = &H4123&
'CFG_SERVO_CLK = &HF0
'CFG_SERVO_BLANK_TIME = &HF
'End Enum
'Public Enum BUCK1_DIG_SERVO_CNTRL_1
'Addr = &H4124&
'CFG_SERVO_PRESET = &H0
'End Enum
'Public Enum BUCK1_DIG_SERVO_CNTRL_2
'Addr = &H4125&
'CFG_EN_SERVO = &HFE
'CFG_DISABLE_SERVO_MSB = &H7F
'End Enum
'Public Enum BUCK1_DIG_OT_CTRL_0
'Addr = &H4126&
'CFG_OT_ABS_EN_PWM1 = &HFE
'CFG_OT_ABS_EN_PWM3 = &HFD
'CFG_OT_ABS_EN_PWM5 = &HFB
'CFG_OT_ABS_EN = &HF7
'CFG_OT_WARN_EN_PWM1 = &HEF
'CFG_OT_WARN_EN_PWM3 = &HDF
'CFG_OT_WARN_EN_PWM5 = &HBF
'CFG_OT_WARN_EN = &H7F
'End Enum
'Public Enum BUCK1_DIG_OT_CTRL_1
'Addr = &H4127&
'CFG_OT_WARN_BLANK = &HFC
'CFG_OT_WARN_DEB = &HF3
'CFG_OT_ABS_BLANK = &HCF
'CFG_OT_ABS_DEB = &H3F
'End Enum
'Public Enum BUCK1_DIG_OT_CTRL_2
'Addr = &H4128&
'CFG_OT_WARN_THR_LO = &HF0
'CFG_OT_WARN_THR_HI = &HF
'End Enum
'Public Enum BUCK1_DIG_OT_CTRL_3
'Addr = &H4129&
'CFG_OT_ABS_THR_LO = &HF0
'CFG_OT_ABS_THR_HI = &HF
'End Enum
'Public Enum BUCK1_DIG_EVTS_0
'Addr = &H412A&
'ILIM_POS_MASK = &HF0
'ILIM_NEG_MASK = &H1F
'End Enum
'Public Enum BUCK1_DIG_TS_0
'Addr = &H412B&
'DTBO_MUX_SEL1 = &HC0
'End Enum
'Public Enum BUCK1_DIG_TS_1
'Addr = &H412C&
'DTBO_MUX_SEL0 = &HC0
'End Enum
'Public Enum BUCK1_DIG_TS_2
'Addr = &H412D&
'STATE_BYP_STRB = &HFE
'STATE_BYP = &H3
'End Enum
'Public Enum BUCK1_DIG_TS_3
'Addr = &H412E&
'TST_SPARE = &HFC
'TST_OT_ABS_EN = &HF7
'TST_OT_WARN_EN = &HEF
'TST_SINGLE_SHOT_DVC = &HDF
'TST_ACKNOWLEDGE = &HBF
'TST_DISABLE_UP01_HYST = &H7F
'End Enum
'Public Enum BUCK1_DIG_TS_4
'Addr = &H412F&
'DFT_STATEMON = &HF0
'End Enum
'Public Enum BUCK1_REF_CFG_0
'Addr = &H4130&
'CFG_VCOMMON_TRIM = &H1
'End Enum
'Public Enum BUCK1_REF_CFG_1
'Addr = &H4131&
'CFG_VID_RTRIM = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_2
'Addr = &H4132&
'CFG_EN_VD_COMP_0 = &HFE
'CFG_VDROOP0_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK1_REF_CFG_3
'Addr = &H4133&
'CFG_EN_VD_COMP_1 = &HFE
'CFG_VDROOP1_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK1_REF_CFG_4
'Addr = &H4134&
'CFG_VD_CMP1_R = &HF0
'CFG_VD_CMP0_R = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_5
'Addr = &H4135&
'CFG_VD_CMP1_C = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_6
'Addr = &H4136&
'CFG_VD_CMP0_C = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_7
'Addr = &H4137&
'CFG_VD_CMP0_TR = &HC0
'End Enum
'Public Enum BUCK1_REF_CFG_8
'Addr = &H4138&
'CFG_VD_CMP1_TR = &HC0
'End Enum
'Public Enum BUCK1_REF_CFG_9
'Addr = &H4139&
'CFG_GM_LL_SET = &HF0
'CFG_GM_BIAS = &H1F
'End Enum
'Public Enum BUCK1_REF_CFG_10
'Addr = &H413A&
'CFG_GM_GAIN = &HF0
'CFG_GAIN_ADJUST_PWM3 = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_11
'Addr = &H413B&
'CFG_MIRROR_RATIO5 = &HF8
'CFG_SEL_SC_EA_CAS = &HF7
'CFG_MIRROR_RATIO3 = &H8F
'CFG_SEL_PWM35_STARTUP_MODE = &H7F
'End Enum
'Public Enum BUCK1_REF_CFG_12
'Addr = &H413C&
'CFG_MIRROR_RATIO1 = &HF8
'CFG_IMAX_SET = &H7
'End Enum
'Public Enum BUCK1_REF_CFG_13
'Addr = &H413D&
'CFG_EN_UVP_CMP = &HFE
'CFG_EN_OVP_CMP = &HFD
'CFG_PFM_OS_SET = &H7
'End Enum
'Public Enum BUCK1_REF_CFG_14
'Addr = &H413E&
'CFG_EN_IMAX_ALARM_COMP = &HFE
'CFG_EN_IMAX_ALARM_DAC = &HFD
'CFG_PANIC_OS_SET = &H7
'End Enum
'Public Enum BUCK1_REF_CFG_15
'Addr = &H413F&
'CFG_OUVP_SET = &HFC
'CFG_SERVO_OS_SET = &H7
'End Enum
'Public Enum BUCK1_REF_CFG_16
'Addr = &H4140&
'CFG_SC_OS_SET = &HF0
'CFG_IMAX_ALARM_SET = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_17
'Addr = &H4141&
'CFG_SC_L_SET = &HFC
'CFG_SC_R0_TRIM = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_18
'Addr = &H4142&
'CFG_STBY_IMAX_ALARM_DAC = &HFE
'CFG_UPSTATE0_SET = &H3
'End Enum
'Public Enum BUCK1_REF_CFG_19
'Addr = &H4143&
'CFG_STBY_IMAX_ALARM_COMP = &HFE
'CFG_UPSTATE1_SET = &H3
'End Enum
'Public Enum BUCK1_REF_CFG_20
'Addr = &H4144&
'CFG_BLANK_IMAX_ABS = &HFE
'CFG_BLANK_IMAX_ALARM = &HFD
'CFG_DNSTATE0_SET = &H3
'End Enum
'Public Enum BUCK1_REF_CFG_21
'Addr = &H4145&
'CFG_DNSTATE1_SET = &H3
'End Enum
'Public Enum BUCK1_REF_CFG_22
'Addr = &H4146&
'CFG_DNSTATE2_SET = &H3
'End Enum
'Public Enum BUCK1_REF_CFG_23
'Addr = &H4147&
'CFG_CAL_DAC_SET_1 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_24
'Addr = &H4148&
'CFG_CAL_DAC_SET_3 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_25
'Addr = &H4149&
'CFG_CAL_DAC_SET_5 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_26
'Addr = &H414A&
'I_TEST_EN = &HF8
'TEST_MODE_EN = &HF7
'CFG_EN_IREFV = &HEF
'CFG_EN_IREF = &HDF
'CFG_EN_VID = &HBF
'CFG_EN_OS = &H7F
'End Enum
'Public Enum BUCK1_REF_CFG_27
'Addr = &H414B&
'CFG_EN_VCOM = &HFE
'CFG_EN_PFMPANIC_FBK = &HFD
'CFG_EN_GM_LCLB = &HFB
'CFG_EN_CLD_DAC = &HF7
'CFG_EN_GM = &HEF
'CFG_STBY_GM = &HDF
'CFG_EN_GM_MIRROR = &HBF
'CFG_STBY_GMM = &H7F
'End Enum
'Public Enum BUCK1_REF_CFG_28
'Addr = &H414C&
'CFG_EN_SC = &HFE
'CFG_EN_SC_OS = &HFD
'CFG_EN_PANIC_COMP = &HFB
'CFG_EN_PFM_COMP = &HF7
'CFG_EN_UPSTATE0_COMP = &HEF
'CFG_EN_UPSTATE1_COMP = &HDF
'CFG_EN_DNSTATE1_COMP = &HBF
'CFG_EN_DNSTATE2_COMP = &H7F
'End Enum
'Public Enum BUCK1_REF_CFG_29
'Addr = &H414D&
'CFG_EN_UPSTATE0_DAC = &HFE
'CFG_EN_UPSTATE1_DAC = &HFD
'CFG_EN_DNSTATE1_DAC = &HFB
'CFG_EN_DNSTATE2_DAC = &HF7
'CFG_STBY_UPSTATE0_DAC = &HEF
'CFG_STBY_UPSTATE1_DAC = &HDF
'CFG_STBY_DNSTATE1_DAC = &HBF
'CFG_STBY_DNSTATE2_DAC = &H7F
'End Enum
'Public Enum BUCK1_REF_CFG_30
'Addr = &H414E&
'EN_RES_PD = &HFE
'EN_IDEM_MEAS = &HFD
'EN_RDAC_HZ = &HF7
'EN_VDAC_TEST = &HEF
'EN_VCTAT_TEST = &HDF
'TST_STBY_BYPASS = &H7F
'End Enum
'Public Enum BUCK1_REF_CFG_31
'Addr = &H414F&
'IDEM_REF_GTRIM = &HF0
'IDEM_REF_OTRIM = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_32
'Addr = &H4150&
'CFG_DN2_PWM1 = &HFE
'CFG_DN2_PWM1_SET = &HF1
'CFG_EN_DN1_FULLRANGE = &HEF
'CFG_PANIC_PWM1_OS = &H9F
'End Enum
'Public Enum BUCK1_REF_CFG_33
'Addr = &H4151&
'CFG_GM_IOFF_TRIM = &HE0
'DIS_GM_BST = &HBF
'EN_IMAX_LRANGE = &H7F
'End Enum
'Public Enum BUCK1_REF_CFG_34
'Addr = &H4152&
'CFG_GM_BOOST = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_35
'Addr = &H4153&
'CFG_GM_CLAMP = &HF8
'CFG_IMAX_ALARM_EXT = &HF7
'CFG_IMAX_ABS_THR_SET = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_36
'Addr = &H4154&
'CFG_IN_PWM_STARTUP_SET = &HFC
'End Enum
'Public Enum BUCK1_REF_CFG_37
'Addr = &H4155&
'OTP_SPARE3 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_38
'Addr = &H4156&
'VCOMMON_DEBUG_OFFSET = &H80
'End Enum
'Public Enum BUCK1_REF_CFG_39
'Addr = &H4157&
'IMAX_ALARM_OFFSET_TRIM = &HF8
'IMAX_ABS_THR_TRIM = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_40
'Addr = &H4158&
'PWM_STUP_OFFSET = &HF8
'CFG_OT_GAIN_TR = &H7
'End Enum
'Public Enum BUCK1_REF_CFG_41
'Addr = &H4159&
'CFG_VDROOP0_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_42
'Addr = &H415A&
'CFG_VDROOP0_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_43
'Addr = &H415B&
'CFG_VDROOP0_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_44
'Addr = &H415C&
'CFG_VDROOP0_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_45
'Addr = &H415D&
'CFG_VDROOP1_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_46
'Addr = &H415E&
'CFG_VDROOP1_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_47
'Addr = &H415F&
'CFG_VDROOP1_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_48
'Addr = &H4160&
'CFG_VDROOP1_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_49
'Addr = &H4161&
'CFG_VDROOP0_THR0 = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_50
'Addr = &H4162&
'CFG_VDROOP0_THR1 = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_51
'Addr = &H4163&
'CFG_VDROOP0_THR2 = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_52
'Addr = &H4164&
'CFG_VDROOP0_THR3 = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_53
'Addr = &H4165&
'CFG_VDROOP1_THR0 = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_54
'Addr = &H4166&
'CFG_VDROOP1_THR1 = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_56
'Addr = &H4167&
'CFG_VDROOP1_THR2 = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_57
'Addr = &H4168&
'CFG_VDROOP1_THR3 = &HE0
'End Enum
'Public Enum BUCK1_REF_CFG_58
'Addr = &H4169&
'CFG_UP_STEP = &HF0
'CFG_DN_STEP = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_59
'Addr = &H416A&
'CFG_SET_TRIG7T0 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_60
'Addr = &H416B&
'CFG_CLEAR_TRIG7T0 = &H0
'End Enum
'Public Enum BUCK1_REF_CFG_61
'Addr = &H416C&
'CFG_SET_TRIG11T8 = &HF0
'CFG_CLEAR_TRIG11T8 = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_62
'Addr = &H416D&
'OTP_SPARE1 = &HFE
'OTP_SPARE2 = &HFD
'EN_LP_OT_COMP = &HFB
'EN_IMAX_ABS_COMP = &HF7
'CFG_SC_RDAC_CLAMP_TR = &HF
'End Enum
'Public Enum BUCK1_REF_CFG_63
'Addr = &H416E&
'CFG_OT_WARN_TR = &HE0
'CFG_OT_IDAC_TR = &H1F
'End Enum
'Public Enum BUCK1_REF_CFG_64
'Addr = &H416F&
'CFG_OT_ABS_TR = &HE0
'End Enum
'Public Enum BUCK1_LP_CFG_0
'Addr = &H4170&
'CFG_ENABLE_LP = &HFE
'End Enum
'Public Enum BUCK1_LP_CFG_1
'Addr = &H4171&
'CFG_ISOFT_START = &HF0
'CFG_FAST_STARTUP_CURRENT_LIMIT = &HF
'End Enum
'Public Enum BUCK1_LP_CFG_2
'Addr = &H4172&
'TR_CSA_GAIN = &HF0
'TR_LS_CS_OS = &HF
'End Enum
'Public Enum BUCK1_LP_CFG_3
'Addr = &H4173&
'CFG_INEG_LIMIT_SET = &HE0
'TR_LSON_BLANK = &H3F
'End Enum
'Public Enum BUCK1_LP_CFG_4
'Addr = &H4174&
'CFG_HS_ILIM_SET = &HC0
'CFG_CSA_OUT_HIGH_LSOFF = &HBF
'CFG_HS_ILIM_DISABLE = &H7F
'End Enum
'Public Enum BUCK1_LP_CFG_5
'Addr = &H4175&
'CFG_HS_ILIM_TRIM = &HF0
'TR_LSOFF_BLANK = &H3F
'End Enum
'Public Enum BUCK1_LP_CFG_6
'Addr = &H4176&
'TR_ZD_OS = &HE0
'CFG_CS_LS_ON_DLY = &H1F
'End Enum
'Public Enum BUCK1_LP_CFG_7
'Addr = &H4177&
'CFG_LP_FREQ_SEL = &HF8
'CFG_CSA_OS_SET_LOW = &H7F
'End Enum
'Public Enum BUCK1_LP_CFG_8
'Addr = &H4178&
'TR_LP_FREQ = &HC0
'CFG_FLOCK_EN = &HBF
'CFG_TON_START = &H7F
'End Enum
'Public Enum BUCK1_LP_CFG_9
'Addr = &H4179&
'TR_LP_TON_DEL = &HF0
'TR_HSON_BLANK = &H3F
'End Enum
'Public Enum BUCK1_LP_CFG_10
'Addr = &H417A&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_LP_CFG_11
'Addr = &H417B&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_LP_CFG_12
'Addr = &H417C&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &H1F
'End Enum
'Public Enum BUCK1_LP_CFG_13
'Addr = &H417D&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &HF3
'CFG_ZCD_SYS_OS_MODE = &HCF
'CFG_ZCD_OS_AZCAL_EN = &H3F
'End Enum
'Public Enum BUCK1_LP_CFG_14
'Addr = &H417E&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HF
'End Enum
'Public Enum BUCK1_LP_CFG_15
'Addr = &H417F&
'CFG_LP_SC_TR = &HC0
'CFG_EN_LP_SC = &HBF
'CFG_EN_LP_SC_MODE = &H7F
'End Enum
'Public Enum BUCK1_LP_CFG_19
'Addr = &H4183&
'DTB_EN = &HFE
'DTB_SEL = &HF1
'End Enum
'Public Enum BUCK1_LP_CFG_20
'Addr = &H4184&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'TEST_EN_SC = &HBF
'TEST_BYPASS_DCM = &H7F
'End Enum
'Public Enum BUCK1_LP_CFG_21
'Addr = &H4185&
'I_TEST_SWITCH_EN = &HFC
'TEST_RON_ATB = &HFB
'TEST_EN_HS_ILIM = &HF7
'TEST_EN_TON = &HEF
'CFG_LP_EN_SELFOSC = &HDF
'TEST_EN_ZCD = &HBF
'TEST_EN_CSA = &H7F
'End Enum
'Public Enum BUCK1_LP_CFG_22
'Addr = &H4186&
'CFG_LP_SC_OS_TR = &HF8
'CFG_LP_SC_GAIN = &H8F
'CFG_LP_COMP_GAIN = &H7F
'End Enum
'Public Enum BUCK1_LP_CFG_23
'Addr = &H4187&
'CFG_I2V_TR = &HE0
'DIS_PWM_ZXC = &HDF
'CFG_VTUNE_LOW = &H7F
'End Enum
'Public Enum BUCK1_LP_CFG_24
'Addr = &H4188&
'TM_CC_COMP_RES = &HFE
'CFG_ATB_EXTENSION_SEL = &HFD
'OTP_SPARE = &H3
'End Enum
'Public Enum BUCK1_LP_CFG_25
'Addr = &H4189&
'OTP_SPARE2 = &H0
'End Enum
'Public Enum BUCK1_HP1_CFG_0
'Addr = &H4190&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK1_HP1_CFG_1
'Addr = &H4191&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK1_HP1_CFG_2
'Addr = &H4192&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK1_HP1_CFG_3
'Addr = &H4193&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK1_HP1_CFG_4
'Addr = &H4194&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK1_HP1_CFG_5
'Addr = &H4195&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK1_HP1_CFG_6
'Addr = &H4196&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK1_HP1_CFG_7
'Addr = &H4197&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK1_HP1_CFG_8
'Addr = &H4198&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK1_HP1_CFG_10
'Addr = &H419A&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_HP1_CFG_11
'Addr = &H419B&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_HP1_CFG_12
'Addr = &H419C&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK1_HP1_CFG_14
'Addr = &H419E&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK1_HP1_CFG_15
'Addr = &H419F&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK1_HP1_CFG_16
'Addr = &H41A0&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK1_HP1_CFG_17
'Addr = &H41A1&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK1_HP1_CFG_19
'Addr = &H41A3&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK1_HP1_CFG_20
'Addr = &H41A4&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK1_HP1_CFG_21
'Addr = &H41A5&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK1_HP1_CFG_22
'Addr = &H41A6&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK1_HP1_CFG_23
'Addr = &H41A7&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK1_HP2_CFG_0
'Addr = &H41A8&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK1_HP2_CFG_1
'Addr = &H41A9&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK1_HP2_CFG_2
'Addr = &H41AA&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK1_HP2_CFG_3
'Addr = &H41AB&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK1_HP2_CFG_4
'Addr = &H41AC&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK1_HP2_CFG_5
'Addr = &H41AD&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK1_HP2_CFG_6
'Addr = &H41AE&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK1_HP2_CFG_7
'Addr = &H41AF&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK1_HP2_CFG_8
'Addr = &H41B0&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK1_HP2_CFG_10
'Addr = &H41B2&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_HP2_CFG_11
'Addr = &H41B3&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_HP2_CFG_12
'Addr = &H41B4&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK1_HP2_CFG_14
'Addr = &H41B6&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK1_HP2_CFG_15
'Addr = &H41B7&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK1_HP2_CFG_16
'Addr = &H41B8&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK1_HP2_CFG_17
'Addr = &H41B9&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK1_HP2_CFG_19
'Addr = &H41BB&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK1_HP2_CFG_20
'Addr = &H41BC&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK1_HP2_CFG_21
'Addr = &H41BD&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK1_HP2_CFG_22
'Addr = &H41BE&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK1_HP2_CFG_23
'Addr = &H41BF&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK1_HP3_CFG_0
'Addr = &H41C0&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK1_HP3_CFG_1
'Addr = &H41C1&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK1_HP3_CFG_2
'Addr = &H41C2&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK1_HP3_CFG_3
'Addr = &H41C3&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK1_HP3_CFG_4
'Addr = &H41C4&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK1_HP3_CFG_5
'Addr = &H41C5&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK1_HP3_CFG_6
'Addr = &H41C6&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK1_HP3_CFG_7
'Addr = &H41C7&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK1_HP3_CFG_8
'Addr = &H41C8&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK1_HP3_CFG_10
'Addr = &H41CA&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_HP3_CFG_11
'Addr = &H41CB&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_HP3_CFG_12
'Addr = &H41CC&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK1_HP3_CFG_14
'Addr = &H41CE&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK1_HP3_CFG_15
'Addr = &H41CF&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK1_HP3_CFG_16
'Addr = &H41D0&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK1_HP3_CFG_17
'Addr = &H41D1&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK1_HP3_CFG_19
'Addr = &H41D3&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK1_HP3_CFG_20
'Addr = &H41D4&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK1_HP3_CFG_21
'Addr = &H41D5&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK1_HP3_CFG_22
'Addr = &H41D6&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK1_HP3_CFG_23
'Addr = &H41D7&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK1_HP4_CFG_0
'Addr = &H41D8&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK1_HP4_CFG_1
'Addr = &H41D9&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK1_HP4_CFG_2
'Addr = &H41DA&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK1_HP4_CFG_3
'Addr = &H41DB&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK1_HP4_CFG_4
'Addr = &H41DC&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK1_HP4_CFG_5
'Addr = &H41DD&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK1_HP4_CFG_6
'Addr = &H41DE&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK1_HP4_CFG_7
'Addr = &H41DF&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK1_HP4_CFG_8
'Addr = &H41E0&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK1_HP4_CFG_10
'Addr = &H41E2&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_HP4_CFG_11
'Addr = &H41E3&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK1_HP4_CFG_12
'Addr = &H41E4&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK1_HP4_CFG_14
'Addr = &H41E6&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK1_HP4_CFG_15
'Addr = &H41E7&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK1_HP4_CFG_16
'Addr = &H41E8&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK1_HP4_CFG_17
'Addr = &H41E9&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK1_HP4_CFG_19
'Addr = &H41EB&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK1_HP4_CFG_20
'Addr = &H41EC&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK1_HP4_CFG_21
'Addr = &H41ED&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK1_HP4_CFG_22
'Addr = &H41EE&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK1_HP4_CFG_23
'Addr = &H41EF&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK1_STATUS_EVENTS_REG_0
'Addr = &H41FC&
'STATUS_REG_0 = &H0
'End Enum
'Public Enum BUCK1_STATUS_EVENTS_REG_1
'Addr = &H41FD&
'STATUS_REG_1 = &H0
'End Enum
'Public Enum BUCK2_DIG_DVC_1
'Addr = &H4200&
'PWRUP = &HFE
'DVC_CMD = &HFB
'FAST_STARTUP = &HF7
'CFG_DVC_SR = &HF
'End Enum
'Public Enum BUCK2_DIG_DVC_2
'Addr = &H4201&
'VSEL_TARGET = &H0
'End Enum
'Public Enum BUCK2_DIG_CNTRL_0
'Addr = &H4202&
'DEEP_SLEEP_OFF = &HFC
'DEEP_SLEEP_S2R = &HF3
'DEEP_SLEEP_DDR = &HCF
'DEEP_SLEEP_ACT = &H3F
'End Enum
'Public Enum BUCK2_DIG_CNTRL_1
'Addr = &H4203&
'CFG_PH_CLK_MODE = &HFE
'CFG_SAFEGUARD_TURN_OFF = &HFD
'CFG_EN_FILTER = &HFB
'CFG_FORCE_CLK_GATE = &HC7
'CFG_OV_DISCHARGE_MODE = &H3F
'End Enum
'Public Enum BUCK2_DIG_CNTRL_2
'Addr = &H4204&
'CFG_PULLDN_DIS = &HF0
'CFG_BLANK_OV_EVT_DIS = &HEF
'CFG_BLANK_UV_EVT_DIS = &HDF
'CFG_BLANK_EVT_DLY = &HBF
'CFG_THROTTLE_COMP_ON = &H7F
'End Enum
'Public Enum BUCK2_DIG_DVC_CNTRL_0
'Addr = &H4205&
'CFG_DVC_WAIT_TIME = &HF8
'CFG_USE_SERVOCOMP_FOR_OV = &HF7
'CFG_DVC_DONE_CONDITION = &HCF
'CFG_DYN_PWM5 = &H3F
'End Enum
'Public Enum BUCK2_DIG_DVC_CNTRL_1
'Addr = &H4206&
'CFG_OPEN_DVC_UP = &HFC
'CFG_DVC_DONE_DLY = &HF3
'CFG_SLEWDIS = &HF
'End Enum
'Public Enum BUCK2_DIG_DVC_CNTRL_2
'Addr = &H4207&
'CFG_NO_DISCHARGE_SINGLE_DVC = &HFC
'CFG_NO_DISCHARGE_GROUP_DVC = &HF3
'CFG_DIS_DVC_DN_PH_SHED = &HEF
'CFG_DIS_DVC_UP_PH_SHED = &HDF
'CFG_PFM_DVCDN_OV_MODE = &HBF
'CFG_NO_SHED_PFM_DVC_FIX = &H7F
'End Enum
'Public Enum BUCK2_DIG_DVC_CNTRL_3
'Addr = &H4208&
'CFG_DVC_FAST_STARTUP_SR_UP = &HF0
'CFG_DVC_FAST_STARTUP_SR_DN = &HF
'End Enum
'Public Enum BUCK2_DIG_STARTUP_CNTRL_0
'Addr = &H4209&
'CFG_STARTUP_IREF_TIMER = &HE0
'CFG_FAST_STARTUP_MODE = &H9F
'End Enum
'Public Enum BUCK2_DIG_STARTUP_CNTRL_1
'Addr = &H420A&
'CFG_STARTUP_TIMER = &HC0
'CFG_DIG_SPARE = &H3F
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_0
'Addr = &H420B&
'CFG_PWM2PFM_CMP_LIM = &HF0
'CFG_PFM2PWM_CMP_LIM = &HF
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_1
'Addr = &H420C&
'CFG_PFM_IPEAK = &HF0
'CFG_LOW_POWER_MODE = &HEF
'CFG_LOW_LATENCY_MODE = &HDF
'CFG_PFM2PWM_FILTER = &H7F
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_2
'Addr = &H420D&
'CFG_PFM_PULSE_CNT = &HF0
'CFG_FORCE_PWM_CNT_RES = &H7F
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_3
'Addr = &H420E&
'CFG_2PFM = &HFC
'CFG_PH_DN_TIMER = &H7
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_4
'Addr = &H420F&
'CFG_BLANK_VUP0_SET = &HF0
'CFG_COMP_STBY = &H1F
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_5
'Addr = &H4210&
'CFG_PANIC_IN_PFM = &HF8
'CFG_PANIC_IN_PWM1 = &HE7
'CFG_LP_PWM_MODE = &H3F
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_6
'Addr = &H4211&
'CFG_DISABLE_PH_ADD = &HFC
'CFG_DISABLE_PH_SHED = &HFB
'CFG_DISABLE_MODE_PFM = &HF7
'CFG_DISABLE_MODE_PWM1 = &HEF
'CFG_DISABLE_MODE_PWM3 = &HDF
'CFG_DISABLE_MODE_PWM5 = &HBF
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_7
'Addr = &H4212&
'CFG_EN_RST_FILTER = &HFE
'CFG_FORCE_CCM_MODE = &HFD
'CFG_FORCE_CCM_TRIG = &HFB
'CFG_ZXC_FREE_RUN = &HF7
'CFG_PWM3_DN = &HCF
'CFG_PWM5_DN = &H3F
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_8
'Addr = &H4213&
'CFG_PH_ZXC_LIM = &HC0
'CFG_PWM_STARTUP = &H3F
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_9
'Addr = &H4214&
'ZXC_COUNT_PWM35 = &HC0
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_10
'Addr = &H4215&
'ZXC_COUNT_PWM5 = &HC0
'End Enum
'Public Enum BUCK2_DIG_MDSW_CNTRL_11
'Addr = &H4216&
'CFG_PWM1_OV_MODE = &HF8
'CFG_PWM3_OV_MODE = &HC7
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_0
'Addr = &H4217&
'CFG_LFSR_EN = &HFE
'CFG_FREQ_AVOID_EN = &HFD
'FREQ_LFSR_IP_EN = &HFB
'FREQ_LFSR_NP_EN = &HF7
'CFG_ADC_PULSE_CNT_EN = &H7F
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_1
'Addr = &H4218&
'RTC_TIME_WINDOW_CFG = &HC0
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_2
'Addr = &H4219&
'FREQ_IP_REL_MIN_CFG = &HF8
'FREQ_IP_REL_MAX_CFG = &HC7
'FREQ_NP_REL_MIN_CFG = &H3F
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_3
'Addr = &H421A&
'FREQ_NP_REL_MAX_CFG = &HFC
'FREQ_0_IP_REL_CFG = &HE3
'FREQ_1_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_4
'Addr = &H421B&
'FREQ_2_IP_REL_CFG = &HE3
'FREQ_3_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_5
'Addr = &H421C&
'FREQ_0_NP_REL_CFG = &HFC
'FREQ_1_NP_REL_CFG = &HF3
'FREQ_2_NP_REL_CFG = &HCF
'FREQ_3_NP_REL_CFG = &H3F
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_6
'Addr = &H421D&
'FREQ_0_OFFSET_CFG = &HF8
'FREQ_1_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_7
'Addr = &H421E&
'FREQ_2_OFFSET_CFG = &HF8
'FREQ_3_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_8
'Addr = &H421F&
'FREQ_0_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_9
'Addr = &H4220&
'FREQ_1_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_10
'Addr = &H4221&
'FREQ_2_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK2_DIG_FA_CNTRL_11
'Addr = &H4222&
'FREQ_3_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK2_DIG_SERVO_CNTRL_0
'Addr = &H4223&
'CFG_SERVO_CLK = &HF0
'CFG_SERVO_BLANK_TIME = &HF
'End Enum
'Public Enum BUCK2_DIG_SERVO_CNTRL_1
'Addr = &H4224&
'CFG_SERVO_PRESET = &H0
'End Enum
'Public Enum BUCK2_DIG_SERVO_CNTRL_2
'Addr = &H4225&
'CFG_EN_SERVO = &HFE
'CFG_DISABLE_SERVO_MSB = &H7F
'End Enum
'Public Enum BUCK2_DIG_OT_CTRL_0
'Addr = &H4226&
'CFG_OT_ABS_EN_PWM1 = &HFE
'CFG_OT_ABS_EN_PWM3 = &HFD
'CFG_OT_ABS_EN_PWM5 = &HFB
'CFG_OT_ABS_EN = &HF7
'CFG_OT_WARN_EN_PWM1 = &HEF
'CFG_OT_WARN_EN_PWM3 = &HDF
'CFG_OT_WARN_EN_PWM5 = &HBF
'CFG_OT_WARN_EN = &H7F
'End Enum
'Public Enum BUCK2_DIG_OT_CTRL_1
'Addr = &H4227&
'CFG_OT_WARN_BLANK = &HFC
'CFG_OT_WARN_DEB = &HF3
'CFG_OT_ABS_BLANK = &HCF
'CFG_OT_ABS_DEB = &H3F
'End Enum
'Public Enum BUCK2_DIG_OT_CTRL_2
'Addr = &H4228&
'CFG_OT_WARN_THR_LO = &HF0
'CFG_OT_WARN_THR_HI = &HF
'End Enum
'Public Enum BUCK2_DIG_OT_CTRL_3
'Addr = &H4229&
'CFG_OT_ABS_THR_LO = &HF0
'CFG_OT_ABS_THR_HI = &HF
'End Enum
'Public Enum BUCK2_DIG_EVTS_0
'Addr = &H422A&
'ILIM_POS_MASK = &HF0
'ILIM_NEG_MASK = &H1F
'End Enum
'Public Enum BUCK2_DIG_TS_0
'Addr = &H422B&
'DTBO_MUX_SEL1 = &HC0
'End Enum
'Public Enum BUCK2_DIG_TS_1
'Addr = &H422C&
'DTBO_MUX_SEL0 = &HC0
'End Enum
'Public Enum BUCK2_DIG_TS_2
'Addr = &H422D&
'STATE_BYP_STRB = &HFE
'STATE_BYP = &H3
'End Enum
'Public Enum BUCK2_DIG_TS_3
'Addr = &H422E&
'TST_SPARE = &HFC
'TST_OT_ABS_EN = &HF7
'TST_OT_WARN_EN = &HEF
'TST_SINGLE_SHOT_DVC = &HDF
'TST_ACKNOWLEDGE = &HBF
'TST_DISABLE_UP01_HYST = &H7F
'End Enum
'Public Enum BUCK2_DIG_TS_4
'Addr = &H422F&
'DFT_STATEMON = &HF0
'End Enum
'Public Enum BUCK2_REF_CFG_0
'Addr = &H4230&
'CFG_VCOMMON_TRIM = &H1
'End Enum
'Public Enum BUCK2_REF_CFG_1
'Addr = &H4231&
'CFG_VID_RTRIM = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_2
'Addr = &H4232&
'CFG_EN_VD_COMP_0 = &HFE
'CFG_VDROOP0_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK2_REF_CFG_3
'Addr = &H4233&
'CFG_EN_VD_COMP_1 = &HFE
'CFG_VDROOP1_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK2_REF_CFG_4
'Addr = &H4234&
'CFG_VD_CMP1_R = &HF0
'CFG_VD_CMP0_R = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_5
'Addr = &H4235&
'CFG_VD_CMP1_C = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_6
'Addr = &H4236&
'CFG_VD_CMP0_C = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_7
'Addr = &H4237&
'CFG_VD_CMP0_TR = &HC0
'End Enum
'Public Enum BUCK2_REF_CFG_8
'Addr = &H4238&
'CFG_VD_CMP1_TR = &HC0
'End Enum
'Public Enum BUCK2_REF_CFG_9
'Addr = &H4239&
'CFG_GM_LL_SET = &HF0
'CFG_GM_BIAS = &H1F
'End Enum
'Public Enum BUCK2_REF_CFG_10
'Addr = &H423A&
'CFG_GM_GAIN = &HF0
'CFG_GAIN_ADJUST_PWM3 = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_11
'Addr = &H423B&
'CFG_MIRROR_RATIO5 = &HF8
'CFG_SEL_SC_EA_CAS = &HF7
'CFG_MIRROR_RATIO3 = &H8F
'CFG_SEL_PWM35_STARTUP_MODE = &H7F
'End Enum
'Public Enum BUCK2_REF_CFG_12
'Addr = &H423C&
'CFG_MIRROR_RATIO1 = &HF8
'CFG_IMAX_SET = &H7
'End Enum
'Public Enum BUCK2_REF_CFG_13
'Addr = &H423D&
'CFG_EN_UVP_CMP = &HFE
'CFG_EN_OVP_CMP = &HFD
'CFG_PFM_OS_SET = &H7
'End Enum
'Public Enum BUCK2_REF_CFG_14
'Addr = &H423E&
'CFG_EN_IMAX_ALARM_COMP = &HFE
'CFG_EN_IMAX_ALARM_DAC = &HFD
'CFG_PANIC_OS_SET = &H7
'End Enum
'Public Enum BUCK2_REF_CFG_15
'Addr = &H423F&
'CFG_OUVP_SET = &HFC
'CFG_SERVO_OS_SET = &H7
'End Enum
'Public Enum BUCK2_REF_CFG_16
'Addr = &H4240&
'CFG_SC_OS_SET = &HF0
'CFG_IMAX_ALARM_SET = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_17
'Addr = &H4241&
'CFG_SC_L_SET = &HFC
'CFG_SC_R0_TRIM = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_18
'Addr = &H4242&
'CFG_STBY_IMAX_ALARM_DAC = &HFE
'CFG_UPSTATE0_SET = &H3
'End Enum
'Public Enum BUCK2_REF_CFG_19
'Addr = &H4243&
'CFG_STBY_IMAX_ALARM_COMP = &HFE
'CFG_UPSTATE1_SET = &H3
'End Enum
'Public Enum BUCK2_REF_CFG_20
'Addr = &H4244&
'CFG_BLANK_IMAX_ABS = &HFE
'CFG_BLANK_IMAX_ALARM = &HFD
'CFG_DNSTATE0_SET = &H3
'End Enum
'Public Enum BUCK2_REF_CFG_21
'Addr = &H4245&
'CFG_DNSTATE1_SET = &H3
'End Enum
'Public Enum BUCK2_REF_CFG_22
'Addr = &H4246&
'CFG_DNSTATE2_SET = &H3
'End Enum
'Public Enum BUCK2_REF_CFG_23
'Addr = &H4247&
'CFG_CAL_DAC_SET_1 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_24
'Addr = &H4248&
'CFG_CAL_DAC_SET_3 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_25
'Addr = &H4249&
'CFG_CAL_DAC_SET_5 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_26
'Addr = &H424A&
'I_TEST_EN = &HF8
'TEST_MODE_EN = &HF7
'CFG_EN_IREFV = &HEF
'CFG_EN_IREF = &HDF
'CFG_EN_VID = &HBF
'CFG_EN_OS = &H7F
'End Enum
'Public Enum BUCK2_REF_CFG_27
'Addr = &H424B&
'CFG_EN_VCOM = &HFE
'CFG_EN_PFMPANIC_FBK = &HFD
'CFG_EN_GM_LCLB = &HFB
'CFG_EN_CLD_DAC = &HF7
'CFG_EN_GM = &HEF
'CFG_STBY_GM = &HDF
'CFG_EN_GM_MIRROR = &HBF
'CFG_STBY_GMM = &H7F
'End Enum
'Public Enum BUCK2_REF_CFG_28
'Addr = &H424C&
'CFG_EN_SC = &HFE
'CFG_EN_SC_OS = &HFD
'CFG_EN_PANIC_COMP = &HFB
'CFG_EN_PFM_COMP = &HF7
'CFG_EN_UPSTATE0_COMP = &HEF
'CFG_EN_UPSTATE1_COMP = &HDF
'CFG_EN_DNSTATE1_COMP = &HBF
'CFG_EN_DNSTATE2_COMP = &H7F
'End Enum
'Public Enum BUCK2_REF_CFG_29
'Addr = &H424D&
'CFG_EN_UPSTATE0_DAC = &HFE
'CFG_EN_UPSTATE1_DAC = &HFD
'CFG_EN_DNSTATE1_DAC = &HFB
'CFG_EN_DNSTATE2_DAC = &HF7
'CFG_STBY_UPSTATE0_DAC = &HEF
'CFG_STBY_UPSTATE1_DAC = &HDF
'CFG_STBY_DNSTATE1_DAC = &HBF
'CFG_STBY_DNSTATE2_DAC = &H7F
'End Enum
'Public Enum BUCK2_REF_CFG_30
'Addr = &H424E&
'EN_RES_PD = &HFE
'EN_IDEM_MEAS = &HFD
'EN_RDAC_HZ = &HF7
'EN_VDAC_TEST = &HEF
'EN_VCTAT_TEST = &HDF
'TST_STBY_BYPASS = &H7F
'End Enum
'Public Enum BUCK2_REF_CFG_31
'Addr = &H424F&
'IDEM_REF_GTRIM = &HF0
'IDEM_REF_OTRIM = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_32
'Addr = &H4250&
'CFG_DN2_PWM1 = &HFE
'CFG_DN2_PWM1_SET = &HF1
'CFG_EN_DN1_FULLRANGE = &HEF
'CFG_PANIC_PWM1_OS = &H9F
'End Enum
'Public Enum BUCK2_REF_CFG_33
'Addr = &H4251&
'CFG_GM_IOFF_TRIM = &HE0
'DIS_GM_BST = &HBF
'EN_IMAX_LRANGE = &H7F
'End Enum
'Public Enum BUCK2_REF_CFG_34
'Addr = &H4252&
'CFG_GM_BOOST = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_35
'Addr = &H4253&
'CFG_GM_CLAMP = &HF8
'CFG_IMAX_ALARM_EXT = &HF7
'CFG_IMAX_ABS_THR_SET = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_36
'Addr = &H4254&
'CFG_IN_PWM_STARTUP_SET = &HFC
'End Enum
'Public Enum BUCK2_REF_CFG_37
'Addr = &H4255&
'OTP_SPARE3 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_38
'Addr = &H4256&
'VCOMMON_DEBUG_OFFSET = &H80
'End Enum
'Public Enum BUCK2_REF_CFG_39
'Addr = &H4257&
'IMAX_ALARM_OFFSET_TRIM = &HF8
'IMAX_ABS_THR_TRIM = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_40
'Addr = &H4258&
'PWM_STUP_OFFSET = &HF8
'CFG_OT_GAIN_TR = &H7
'End Enum
'Public Enum BUCK2_REF_CFG_41
'Addr = &H4259&
'CFG_VDROOP0_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_42
'Addr = &H425A&
'CFG_VDROOP0_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_43
'Addr = &H425B&
'CFG_VDROOP0_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_44
'Addr = &H425C&
'CFG_VDROOP0_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_45
'Addr = &H425D&
'CFG_VDROOP1_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_46
'Addr = &H425E&
'CFG_VDROOP1_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_47
'Addr = &H425F&
'CFG_VDROOP1_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_48
'Addr = &H4260&
'CFG_VDROOP1_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_49
'Addr = &H4261&
'CFG_VDROOP0_THR0 = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_50
'Addr = &H4262&
'CFG_VDROOP0_THR1 = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_51
'Addr = &H4263&
'CFG_VDROOP0_THR2 = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_52
'Addr = &H4264&
'CFG_VDROOP0_THR3 = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_53
'Addr = &H4265&
'CFG_VDROOP1_THR0 = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_54
'Addr = &H4266&
'CFG_VDROOP1_THR1 = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_56
'Addr = &H4267&
'CFG_VDROOP1_THR2 = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_57
'Addr = &H4268&
'CFG_VDROOP1_THR3 = &HE0
'End Enum
'Public Enum BUCK2_REF_CFG_58
'Addr = &H4269&
'CFG_UP_STEP = &HF0
'CFG_DN_STEP = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_59
'Addr = &H426A&
'CFG_SET_TRIG7T0 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_60
'Addr = &H426B&
'CFG_CLEAR_TRIG7T0 = &H0
'End Enum
'Public Enum BUCK2_REF_CFG_61
'Addr = &H426C&
'CFG_SET_TRIG11T8 = &HF0
'CFG_CLEAR_TRIG11T8 = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_62
'Addr = &H426D&
'OTP_SPARE1 = &HFE
'OTP_SPARE2 = &HFD
'EN_LP_OT_COMP = &HFB
'EN_IMAX_ABS_COMP = &HF7
'CFG_SC_RDAC_CLAMP_TR = &HF
'End Enum
'Public Enum BUCK2_REF_CFG_63
'Addr = &H426E&
'CFG_OT_WARN_TR = &HE0
'CFG_OT_IDAC_TR = &H1F
'End Enum
'Public Enum BUCK2_REF_CFG_64
'Addr = &H426F&
'CFG_OT_ABS_TR = &HE0
'End Enum
'Public Enum BUCK2_LP_CFG_0
'Addr = &H4270&
'CFG_ENABLE_LP = &HFE
'End Enum
'Public Enum BUCK2_LP_CFG_1
'Addr = &H4271&
'CFG_ISOFT_START = &HF0
'CFG_FAST_STARTUP_CURRENT_LIMIT = &HF
'End Enum
'Public Enum BUCK2_LP_CFG_2
'Addr = &H4272&
'TR_CSA_GAIN = &HF0
'TR_LS_CS_OS = &HF
'End Enum
'Public Enum BUCK2_LP_CFG_3
'Addr = &H4273&
'CFG_INEG_LIMIT_SET = &HE0
'TR_LSON_BLANK = &H3F
'End Enum
'Public Enum BUCK2_LP_CFG_4
'Addr = &H4274&
'CFG_HS_ILIM_SET = &HC0
'CFG_CSA_OUT_HIGH_LSOFF = &HBF
'CFG_HS_ILIM_DISABLE = &H7F
'End Enum
'Public Enum BUCK2_LP_CFG_5
'Addr = &H4275&
'CFG_HS_ILIM_TRIM = &HF0
'TR_LSOFF_BLANK = &H3F
'End Enum
'Public Enum BUCK2_LP_CFG_6
'Addr = &H4276&
'TR_ZD_OS = &HE0
'CFG_CS_LS_ON_DLY = &H1F
'End Enum
'Public Enum BUCK2_LP_CFG_7
'Addr = &H4277&
'CFG_LP_FREQ_SEL = &HF8
'CFG_CSA_OS_SET_LOW = &H7F
'End Enum
'Public Enum BUCK2_LP_CFG_8
'Addr = &H4278&
'TR_LP_FREQ = &HC0
'CFG_FLOCK_EN = &HBF
'CFG_TON_START = &H7F
'End Enum
'Public Enum BUCK2_LP_CFG_9
'Addr = &H4279&
'TR_LP_TON_DEL = &HF0
'TR_HSON_BLANK = &H3F
'End Enum
'Public Enum BUCK2_LP_CFG_10
'Addr = &H427A&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK2_LP_CFG_11
'Addr = &H427B&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK2_LP_CFG_12
'Addr = &H427C&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &H1F
'End Enum
'Public Enum BUCK2_LP_CFG_13
'Addr = &H427D&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &HF3
'CFG_ZCD_SYS_OS_MODE = &HCF
'CFG_ZCD_OS_AZCAL_EN = &H3F
'End Enum
'Public Enum BUCK2_LP_CFG_14
'Addr = &H427E&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HF
'End Enum
'Public Enum BUCK2_LP_CFG_15
'Addr = &H427F&
'CFG_LP_SC_TR = &HC0
'CFG_EN_LP_SC = &HBF
'CFG_EN_LP_SC_MODE = &H7F
'End Enum
'Public Enum BUCK2_LP_CFG_19
'Addr = &H4283&
'DTB_EN = &HFE
'DTB_SEL = &HF1
'End Enum
'Public Enum BUCK2_LP_CFG_20
'Addr = &H4284&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'TEST_EN_SC = &HBF
'TEST_BYPASS_DCM = &H7F
'End Enum
'Public Enum BUCK2_LP_CFG_21
'Addr = &H4285&
'I_TEST_SWITCH_EN = &HFC
'TEST_RON_ATB = &HFB
'TEST_EN_HS_ILIM = &HF7
'TEST_EN_TON = &HEF
'CFG_LP_EN_SELFOSC = &HDF
'TEST_EN_ZCD = &HBF
'TEST_EN_CSA = &H7F
'End Enum
'Public Enum BUCK2_LP_CFG_22
'Addr = &H4286&
'CFG_LP_SC_OS_TR = &HF8
'CFG_LP_SC_GAIN = &H8F
'CFG_LP_COMP_GAIN = &H7F
'End Enum
'Public Enum BUCK2_LP_CFG_23
'Addr = &H4287&
'CFG_I2V_TR = &HE0
'DIS_PWM_ZXC = &HDF
'CFG_VTUNE_LOW = &H7F
'End Enum
'Public Enum BUCK2_LP_CFG_24
'Addr = &H4288&
'TM_CC_COMP_RES = &HFE
'CFG_ATB_EXTENSION_SEL = &HFD
'OTP_SPARE = &H3
'End Enum
'Public Enum BUCK2_LP_CFG_25
'Addr = &H4289&
'OTP_SPARE2 = &H0
'End Enum
'Public Enum BUCK2_HP1_CFG_0
'Addr = &H4290&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK2_HP1_CFG_1
'Addr = &H4291&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK2_HP1_CFG_2
'Addr = &H4292&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK2_HP1_CFG_3
'Addr = &H4293&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK2_HP1_CFG_4
'Addr = &H4294&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK2_HP1_CFG_5
'Addr = &H4295&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK2_HP1_CFG_6
'Addr = &H4296&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK2_HP1_CFG_7
'Addr = &H4297&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK2_HP1_CFG_8
'Addr = &H4298&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK2_HP1_CFG_10
'Addr = &H429A&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK2_HP1_CFG_11
'Addr = &H429B&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK2_HP1_CFG_12
'Addr = &H429C&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK2_HP1_CFG_14
'Addr = &H429E&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK2_HP1_CFG_15
'Addr = &H429F&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK2_HP1_CFG_19
'Addr = &H42A3&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK2_HP1_CFG_20
'Addr = &H42A4&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK2_HP1_CFG_22
'Addr = &H42A6&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK2_HP1_CFG_23
'Addr = &H42A7&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK2_HP1_CFG_24
'Addr = &H42A8&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK2_HP1_CFG_25
'Addr = &H42A9&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK2_HP1_CFG_26
'Addr = &H42AA&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK2_HP2_CFG_0
'Addr = &H42AC&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_HS_ILIM_POS_UP_SET = &HFB
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'CFG_VE_RST_EN = &H7F
'End Enum
'Public Enum BUCK2_HP2_CFG_1
'Addr = &H42AD&
'CFG_LS_NILIM_SET = &HE0
'CFG_LS_CS_SWITCH_EN = &HDF
'CFG_PWM_1SHOT_SEL_SPARE = &H3F
'End Enum
'Public Enum BUCK2_HP2_CFG_2
'Addr = &H42AE&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK2_HP2_CFG_3
'Addr = &H42AF&
'CFG_LS_BLK_SET = &HF0
'CFG_ZD_TRIM = &HF
'End Enum
'Public Enum BUCK2_HP2_CFG_4
'Addr = &H42B0&
'IADC_OS_TRIM = &HF0
'CFG_PWM_1SHOT_SEL = &HF
'End Enum
'Public Enum BUCK2_HP2_CFG_5
'Addr = &H42B1&
'CFG_SC_OFFSET_SET = &HC0
'CFG_SC_EN_1U = &HBF
'End Enum
'Public Enum BUCK2_HP2_CFG_6
'Addr = &H42B2&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK2_HP2_CFG_7
'Addr = &H42B3&
'CFG_HS_ILIM_POS_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK2_HP2_CFG_8
'Addr = &H42B4&
'CFG_HS_ILIM_NEG_SET = &HF0
'CFG_HS_BLK_SET = &HF
'End Enum
'Public Enum BUCK2_HP2_CFG_10
'Addr = &H42B6&
'CFG_LS_ROW_EN = &H0
'End Enum
'Public Enum BUCK2_HP2_CFG_11
'Addr = &H42B7&
'CFG_HS_ROW_EN = &H0
'End Enum
'Public Enum BUCK2_HP2_CFG_12
'Addr = &H42B8&
'CFG_HS_PREDRV_PUN_STR = &HF0
'CFG_CSA_CAP_SET = &HF
'End Enum
'Public Enum BUCK2_HP2_CFG_14
'Addr = &H42BA&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK2_HP2_CFG_15
'Addr = &H42BB&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK2_HP2_CFG_19
'Addr = &H42BF&
'OTP_SPARE0 = &H0
'End Enum
'Public Enum BUCK2_HP2_CFG_20
'Addr = &H42C0&
'OTP_SPARE1 = &HE0
'End Enum
'Public Enum BUCK2_HP2_CFG_22
'Addr = &H42C2&
'BIAS_EN_SEL = &HFE
'BIAS_EN_EXT = &HFD
'TEST_EN_CS = &HFB
'TEST_CS_LS_EN_SEL = &HF7
'TEST_SET_ZD_LOW = &HEF
'TEST_SET_NILIM_LOW = &HDF
'TEST_CS_LS_ON_BYPASS = &HBF
'TEST_EN_HS_ILIM = &H7F
'End Enum
'Public Enum BUCK2_HP2_CFG_23
'Addr = &H42C3&
'HS_ILIM_EN_SEL = &HFE
'SET_HS_ILIM_LOW = &HFD
'TEST_EN_SC = &HF7
'TEST_SC_EN_SEL = &HEF
'TEST_SC_RST_SEL = &HDF
'TEST_EN_CC = &HBF
'TEST_CC_EN_SEL = &H7F
'End Enum
'Public Enum BUCK2_HP2_CFG_24
'Addr = &H42C4&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWM_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK2_HP2_CFG_25
'Addr = &H42C5&
'I_TEST_SWITCH_EN = &HF8
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK2_HP2_CFG_26
'Addr = &H42C6&
'LX_SNS_EN = &HFE
'End Enum
'Public Enum BUCK2_STATUS_EVENTS_REG_0
'Addr = &H42FC&
'STATUS_REG_0 = &H0
'End Enum
'Public Enum BUCK2_STATUS_EVENTS_REG_1
'Addr = &H42FD&
'STATUS_REG_1 = &H0
'End Enum
'Public Enum BUCK3_DIG_DVC_1
'Addr = &H4300&
'PWRUP = &HFE
'DVC_CMD = &HFB
'FAST_STARTUP = &HF7
'CFG_DVC_SR = &HF
'End Enum
'Public Enum BUCK3_DIG_DVC_2
'Addr = &H4301&
'VSEL_TARGET = &H0
'End Enum
'Public Enum BUCK3_DIG_CNTRL_0
'Addr = &H4302&
'DEEP_SLEEP_S2R = &HFE
'DEEP_SLEEP_DDR = &HFD
'DEEP_SLEEP_ACT = &HFB
'End Enum
'Public Enum BUCK3_DIG_CNTRL_1
'Addr = &H4303&
'CFG_FORCE_CLK_GATE = &HC7
'CFG_OV_DISCHARGE_MODE = &H3F
'End Enum
'Public Enum BUCK3_DIG_CNTRL_2
'Addr = &H4304&
'CFG_PULLDN_DIS = &HF0
'CFG_BLANK_OV_EVT_DIS = &HEF
'CFG_BLANK_UV_EVT_DIS = &HDF
'CFG_BLANK_EVT_DLY = &HBF
'End Enum
'Public Enum BUCK3_DIG_CNTRL_3
'Addr = &H4305&
'CFG_EN_ALT_IPEAK_S2R = &HEF
'End Enum
'Public Enum BUCK3_DIG_CNTRL_4
'Addr = &H4306&
'BYPASS_ACTIVE = &HFE
'End Enum
'Public Enum BUCK3_DIG_CNTRL_5
'Addr = &H4307&
'SELECTED_IPEAK = &HF0
'End Enum
'Public Enum BUCK3_DIG_CNTRL_6
'Addr = &H4308&
'CFG_OTP_SPARE = &H0
'End Enum
'Public Enum BUCK3_DIG_DVC_CNTRL_0
'Addr = &H430B&
'CFG_DVC_WAIT_TIME = &HF8
'CFG_NO_DISCHARGE_DVC = &HF7
'CFG_DVC_DONE_CONDITION = &HCF
'End Enum
'Public Enum BUCK3_DIG_DVC_CNTRL_1
'Addr = &H430C&
'CFG_OPEN_DVC_UP = &HFC
'CFG_DVC_DONE_DLY = &HF3
'CFG_SLEWDIS = &HF
'End Enum
'Public Enum BUCK3_DIG_DVC_CNTRL_2
'Addr = &H430D&
'CFG_DVC_FAST_STARTUP_SR_UP = &HF0
'CFG_DVC_FAST_STARTUP_SR_DN = &HF
'End Enum
'Public Enum BUCK3_DIG_STARTUP_CNTRL_0
'Addr = &H430E&
'CFG_STARTUP_IREF_TIMER = &HC0
'End Enum
'Public Enum BUCK3_DIG_STARTUP_CNTRL_1
'Addr = &H430F&
'CFG_STARTUP_TIMER = &H80
'End Enum
'Public Enum BUCK3_DIG_STARTUP_CNTRL_2
'Addr = &H4310&
'CFG_FAST_STARTUP_MODE = &HFC
'CFG_DIS_VIN_BLNK = &HFB
'CFG_DIG_SPARE = &H3F
'End Enum
'Public Enum BUCK3_DIG_MDSW_CNTRL_0
'Addr = &H4311&
'CFG_FORCE_CCM_TRIG = &HFB
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_0
'Addr = &H4313&
'CFG_LFSR_EN = &HFE
'CFG_FREQ_AVOID_EN = &HFD
'FREQ_LFSR_IP_EN = &HFB
'CFG_FREQ_RETRY = &H8F
'CFG_ADC_PULSE_CNT_EN = &H7F
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_1
'Addr = &H4314&
'RTC_TIME_WINDOW_CFG = &HC0
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_2
'Addr = &H4315&
'FREQ_IP_REL_MIN_CFG = &HF8
'FREQ_IP_REL_MAX_CFG = &HC7
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_3
'Addr = &H4316&
'FREQ_0_IP_REL_CFG = &HE3
'FREQ_1_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_4
'Addr = &H4317&
'FREQ_2_IP_REL_CFG = &HE3
'FREQ_3_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_5
'Addr = &H4318&
'FREQ_0_OFFSET_CFG = &HF8
'FREQ_1_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_6
'Addr = &H4319&
'FREQ_2_OFFSET_CFG = &HF8
'FREQ_3_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_7
'Addr = &H431A&
'FREQ_0_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_8
'Addr = &H431B&
'FREQ_1_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_9
'Addr = &H431C&
'FREQ_2_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_10
'Addr = &H431D&
'FREQ_3_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK3_DIG_FA_CNTRL_11
'Addr = &H431E&
'CFG_FA_RETRY_PWM = &HF8
'CFG_FA_EN_PWM = &HEF
'CFG_BYPASS_PCLK_OFF = &HDF
'CFG_BYPASS_MASK_OVUV = &HBF
'End Enum
'Public Enum BUCK3_DIG_EVTS_0
'Addr = &H431F&
'ILIM_POS_MASK = &HFE
'ILIM_NEG_MASK = &HFD
'End Enum
'Public Enum BUCK3_DIG_TS_0
'Addr = &H4320&
'STATE_BYP_STRB = &HFE
'STATE_BYP = &H8F
'End Enum
'Public Enum BUCK3_DIG_TS_1
'Addr = &H4321&
'TST_SPARE = &HFC
'TST_SINGLE_SHOT_DVC = &HFB
'TST_ACKNOWLEDGE = &HF7
'CFG_FORCE_PCLK_OFF = &HEF
'TEST_MODE_EN = &H7F
'End Enum
'Public Enum BUCK3_DIG_TS_4
'Addr = &H4322&
'DFT_STATEMON = &HF0
'End Enum
'Public Enum BUCK3_REF_CFG_0
'Addr = &H432C&
'DCFG_OTP_SPARE_0 = &H0
'End Enum
'Public Enum BUCK3_REF_CFG_1
'Addr = &H432D&
'TR_VDAC = &HE0
'End Enum
'Public Enum BUCK3_REF_CFG_2
'Addr = &H432E&
'SEL_OV = &HE0
'End Enum
'Public Enum BUCK3_REF_CFG_3
'Addr = &H432F&
'SEL_UV = &HE0
'End Enum
'Public Enum BUCK3_REF_CFG_4
'Addr = &H4330&
'TR_VIN_CMP = &HE0
'TR_OTA_GAIN = &H1F
'End Enum
'Public Enum BUCK3_REF_CFG_5
'Addr = &H4331&
'TR_ILIM_PFM = &HE0
'End Enum
'Public Enum BUCK3_REF_CFG_6
'Addr = &H4332&
'TR_COMP_CAP = &HF0
'TR_COMP_RES = &HF
'End Enum
'Public Enum BUCK3_REF_CFG_7
'Addr = &H4333&
'TR_LOADLINE = &HF
'End Enum
'Public Enum BUCK3_REF_CFG_8
'Addr = &H4334&
'TR_ILIM_PEAK = &HF
'End Enum
'Public Enum BUCK3_REF_CFG_9
'Addr = &H4335&
'TR_ILIM_NEG = &HF0
'End Enum
'Public Enum BUCK3_REF_CFG_10
'Addr = &H4336&
'PROG_ILIM_NEG = &HF0
'OPT_SEL_V2I_GAIN = &HCF
'End Enum
'Public Enum BUCK3_REF_CFG_11
'Addr = &H4337&
'OPT_VDAC_PLUS_OFFSET = &HFE
'OPT_EN_VREF_V2I = &HFD
'OPT_EN_LOADLINE = &HFB
'OPT_EN_SNS = &HF7
'OPT_MASK_VIN_CMP = &HDF
'OPT_MASK_PFM_CMP = &HBF
'OPT_MASK_PWM_RQST = &H7F
'End Enum
'Public Enum BUCK3_REF_CFG_12
'Addr = &H4338&
'TM_SNS_ITARGET = &HFE
'TM_SPARE0 = &HFD
'EN_HI_CAP = &HFB
'OPT_SPARE0 = &HF7
'OPT_EN_LOW_IPEAK_HIGH_DC = &HEF
'End Enum
'Public Enum BUCK3_REF_CFG_14
'Addr = &H433A&
'TM_OV_CMP = &HFE
'TM_UV_CMP = &HFD
'TM_VIN_CMP = &HFB
'TM_DAC = &HF7
'TM_COMPENSATION = &HEF
'TM_SPARE1 = &H9F
'TM_OTA = &H7F
'End Enum
'Public Enum BUCK3_REF_CFG_15
'Addr = &H433B&
'TM_IBIAS = &HFD
'End Enum
'Public Enum BUCK3_REF_CFG_16
'Addr = &H433C&
'ENABLE_SPARE_1 = &H0
'End Enum
'Public Enum BUCK3_REF_CFG_17
'Addr = &H433D&
'TR_RES_ADC_MEAS = &HF0
'OPT_SEL_LOADLINE = &H8F
'End Enum
'Public Enum BUCK3_REF_CFG_18
'Addr = &H433E&
'TR_LDO_OFFSET = &HE0
'End Enum
'Public Enum BUCK3_REF_CFG_20
'Addr = &H4340&
'OPT_SEL_LDO_IVINVOUT = &HF8
'OPT_DIS_EXT_OV_UV_BLANK = &HF7
'OPT_PWM_RQST = &HF
'End Enum
'Public Enum BUCK3_REF_CFG_21
'Addr = &H4341&
'TR_OTP_SPARE_1 = &H80
'End Enum
'Public Enum BUCK3_REF_CFG_22
'Addr = &H4342&
'TR_PFM_PWM_DIFF = &HF0
'End Enum
'Public Enum BUCK3_REF_CFG_23
'Addr = &H4343&
'OPT_LOW_IPEAK_HIGH_DC = &HC0
'OPT_SPARE_1 = &H3F
'End Enum
'Public Enum BUCK3_REF_CFG_26
'Addr = &H4346&
'CFG_ENABLE_UV_CMP = &HFE
'CFG_ENABLE_OV_CMP = &HFD
'CFG_ENABLE_PWM_RQST = &HFB
'CFG_ENABLE_TCM = &HF7
'CFG_ENABLE_IBIAS = &HEF
'End Enum
'Public Enum BUCK3_REF_CFG_27
'Addr = &H4347&
'CFG_ENABLE_TCM_ILIM_PFM = &HFE
'CFG_ENABLE_TCM_ILIM_NEG = &HFD
'CFG_ENABLE_TCM_ILIM_PEAK = &HFB
'CFG_ENABLE_OTA = &HEF
'CFG_ENABLE_VIN_CMP = &HDF
'End Enum
'Public Enum BUCK3_REF_CFG_31
'Addr = &H434B&
'CFG_DCFG_MASK_UV_COMP = &HFE
'CFG_DCFG_MASK_OV_COMP = &HFD
'End Enum
'Public Enum BUCK3_REF_CFG_33
'Addr = &H434D&
'CFG_PFM_IPEAK = &HF0
'CFG_ISOFT_START = &HF
'End Enum
'Public Enum BUCK3_REF_CFG_34
'Addr = &H434E&
'CFG_ALT_IPEAK_S2R = &HF0
'CFG_EN_IPFM_VINVOUT_STARTUP = &HEF
'CFG_EN_IPFM_VINVOUT = &HDF
'End Enum
'Public Enum BUCK3_REF_CFG_35
'Addr = &H434F&
'CFG_ILIM_PEAK_STARTUP = &HC0
'End Enum
'Public Enum BUCK3_REF_CFG_36
'Addr = &H4350&
'CFG_ILIM_PEAK = &HC0
'End Enum
'Public Enum BUCK3_LP_CFG_0
'Addr = &H4364&
'TR_PROP_CUR = &HF0
'TR_TOFF_UPRAMP = &HF
'End Enum
'Public Enum BUCK3_LP_CFG_1
'Addr = &H4365&
'TR_HSCS_GAIN = &HE0
'OPT_SEL_MAXTON = &H9F
'OPT_EN_PFMPULSE = &H7F
'End Enum
'Public Enum BUCK3_LP_CFG_2
'Addr = &H4366&
'TR_ZCD_OFFSET = &HF0
'TR_TOFF_DNRAMP_PLL = &HF
'End Enum
'Public Enum BUCK3_LP_CFG_3
'Addr = &H4367&
'TR_HSCS_OFFSET = &HE0
'OPT_EN_ZCD_OFFSET = &HDF
'TM_SKIP_PWM_SYNC = &HBF
'End Enum
'Public Enum BUCK3_LP_CFG_4
'Addr = &H4368&
'OPT_ZCD_BLANKING = &HFC
'OPT_SEL_MINOFF = &HF3
'TR_TOFF_DNRAMP_FIX = &HF
'End Enum
'Public Enum BUCK3_LP_CFG_5
'Addr = &H4369&
'OPT_HS_TILES = &H0
'End Enum
'Public Enum BUCK3_LP_CFG_6
'Addr = &H436A&
'OPT_LS_TILES = &H0
'End Enum
'Public Enum BUCK3_LP_CFG_7
'Addr = &H436B&
'TR_TOFF_MIN = &HF0
'TR_TON_MIN = &HF
'End Enum
'Public Enum BUCK3_LP_CFG_8
'Addr = &H436C&
'TR_DUTY_CYC_DET = &HF0
'End Enum
'Public Enum BUCK3_LP_CFG_9
'Addr = &H436D&
'OPT_ZCD_LOWPWR_MODE = &HFE
'OPT_DIS_ZCD_PWM = &HFD
'OPT_MASK_ZCD = &HFB
'OPT_DIS_MAXTON = &HF7
'OPT_MASK_PEAK_CMP = &HEF
'OPT_MASK_DUTYCYCLE_CMP = &HDF
'OPT_IDLE_AFTER_OV = &HBF
'OPT_IDLE_AFTER_MAXTON = &H7F
'End Enum
'Public Enum BUCK3_LP_CFG_10
'Addr = &H436E&
'TR_HS_SNS_BLANKING = &HF0
'OPT_EN_EXTRA_DELAY = &HEF
'End Enum
'Public Enum BUCK3_LP_CFG_11
'Addr = &H436F&
'TR_LSOFF_BLANKING = &HFC
'TM_SEL_LX = &HF3
'End Enum
'Public Enum BUCK3_LP_CFG_12
'Addr = &H4370&
'OPT_HS_DRV_STRENGTH = &HF8
'OPT_EN_PLL_TOFF = &HEF
'OPT_SMALL_FSHIFT = &HBF
'End Enum
'Public Enum BUCK3_LP_CFG_13
'Addr = &H4371&
'TR_OTP_SPARE = &HFE
'End Enum
'Public Enum BUCK3_LP_CFG_14
'Addr = &H4372&
'OPT_SEL_ZCD_PWM_COUNTER = &H8F
'End Enum
'Public Enum BUCK3_LP_CFG_16
'Addr = &H4374&
'ENABLE_SPARE_0 = &HF8
'End Enum
'Public Enum BUCK3_LP_CFG_19
'Addr = &H4377&
'CFG_ENABLE_VOUT_REPLICA = &HFE
'CFG_ENABLE_DUTY_CYCLE_DET = &HFD
'CFG_ENABLE_PT = &HFB
'CFG_ENABLE_DIG = &HF7
'CFG_ENABLE_IBIAS = &HEF
'End Enum
'Public Enum BUCK3_LP_CFG_20
'Addr = &H4378&
'CFG_ENABLE_TOFF_MIN = &HFE
'CFG_ENABLE_PEAK_CMP = &HFD
'CFG_ENABLE_ZCD = &HFB
'CFG_ENABLE_CUR_SENSE = &HF7
'CFG_ENABLE_PROP_CURRENT = &HEF
'CFG_ENABLE_TOFF = &HDF
'End Enum
'Public Enum BUCK3_LP_CFG_22
'Addr = &H437A&
'TM_DUTY_CYC_DET = &HFE
'TM_ZCD = &HFD
'TM_PROP_CURRENT = &HFB
'TM_EXT_CLK = &HF7
'TM_TOFF = &HCF
'TM_EN_SNS_LP = &HBF
'TM_EN_HSCS = &H7F
'End Enum
'Public Enum BUCK3_LP_CFG_23
'Addr = &H437B&
'TM_DIS_HALF_HS_PT = &HFE
'TM_MINTOFF = &HFD
'TM_MINTON = &HFB
'TM_EN_LS = &HF7
'TM_EN_HS = &HEF
'TM_DIS_PT = &HDF
'TM_EN_CS_SNS = &HBF
'End Enum
'Public Enum BUCK3_LP_CFG_24
'Addr = &H437C&
'CFG_DCFG_FREQ_HOP_PWM = &HFE
'CFG_DCFG_EN_BUCK = &HFD
'End Enum
'Public Enum BUCK3_LP_CFG_25
'Addr = &H437D&
'DCFG_REGSPARE_0 = &HF0
'OPT_EN_FSM_COND_ST = &HEF
'TM_PWM_MODE = &HDF
'End Enum
'Public Enum BUCK3_LP_CFG_26
'Addr = &H437E&
'DCFG_REGSPARE_1 = &H0
'End Enum
'Public Enum BUCK3_LP_CFG_27
'Addr = &H437F&
'OPT_SPARE_1 = &HC0
'End Enum
'Public Enum BUCK3_LP_CFG_28
'Addr = &H4380&
'CFG_FORCE_PFM_STARTUP = &HFE
'CFG_FORCE_PFM = &HFD
'CFG_FORCE_PWM = &HFB
'End Enum
'Public Enum BUCK3_HP1_CFG_0
'Addr = &H4398&
'ENABLE_IBIAS = &HFE
'ENABLE_LDO = &HFD
'TM_EN_VOUT_LOAD = &HFB
'TM_DIS_PWRSTAGE = &HF7
'End Enum
'Public Enum BUCK3_HP1_CFG_1
'Addr = &H4399&
'TR_ILIM = &HE0
'End Enum
'Public Enum BUCK3_HP1_CFG_2
'Addr = &H439A&
'TR_OTP_SPARE_0 = &H0
'End Enum
'Public Enum BUCK3_HP1_CFG_3
'Addr = &H439B&
'TR_OTP_SPARE_1 = &HF8
'ENABLE_SPARE_0 = &H7
'End Enum
'Public Enum BUCK3_HP1_CFG_4
'Addr = &H439C&
'TM_SENSE = &HFE
'End Enum
'Public Enum BUCK3_HP1_CFG_5
'Addr = &H439D&
'OPT_DIS_LOWPWR = &HFE
'OPT_EN_BYPASS = &HFD
'OPT_INCREASE_COMP_RES = &HFB
'OPT_SPARE_2 = &HF7
'OPT_EN_IF_PWM_HSON = &HEF
'OPT_EN_ILIM = &HDF
'End Enum
'Public Enum BUCK3_HP1_CFG_6
'Addr = &H439E&
'OPT_SPARE_0 = &H0
'End Enum
'Public Enum BUCK3_STATUS_EVENTS_REG_0
'Addr = &H43FC&
'STATUS_REG_0 = &H0
'End Enum
'Public Enum BUCK3_STATUS_EVENTS_REG_1
'Addr = &H43FD&
'STATUS_REG_1 = &H0
'End Enum
'Public Enum BUCK7_DIG_DVC_1
'Addr = &H4700&
'PWRUP = &HFE
'DVC_CMD = &HFB
'FAST_STARTUP = &HF7
'CFG_DVC_SR = &HF
'End Enum
'Public Enum BUCK7_DIG_DVC_2
'Addr = &H4701&
'VSEL_TARGET = &H0
'End Enum
'Public Enum BUCK7_DIG_CNTRL_0
'Addr = &H4702&
'DEEP_SLEEP_OFF = &HFC
'DEEP_SLEEP_S2R = &HF3
'DEEP_SLEEP_DDR = &HCF
'DEEP_SLEEP_ACT = &H3F
'End Enum
'Public Enum BUCK7_DIG_CNTRL_1
'Addr = &H4703&
'CFG_PH_CLK_MODE = &HFE
'CFG_SAFEGUARD_TURN_OFF = &HFD
'CFG_EN_FILTER = &HFB
'CFG_FORCE_CLK_GATE = &HC7
'CFG_OV_DISCHARGE_MODE = &H3F
'End Enum
'Public Enum BUCK7_DIG_CNTRL_2
'Addr = &H4704&
'CFG_PULLDN_DIS = &HF0
'CFG_BLANK_OV_EVT_DIS = &HEF
'CFG_BLANK_UV_EVT_DIS = &HDF
'CFG_BLANK_EVT_DLY = &HBF
'CFG_THROTTLE_COMP_ON = &H7F
'End Enum
'Public Enum BUCK7_DIG_DVC_CNTRL_0
'Addr = &H4705&
'CFG_DVC_WAIT_TIME = &HF8
'CFG_USE_SERVOCOMP_FOR_OV = &HF7
'CFG_DVC_DONE_CONDITION = &HCF
'CFG_DYN_PWM5 = &H3F
'End Enum
'Public Enum BUCK7_DIG_DVC_CNTRL_1
'Addr = &H4706&
'CFG_OPEN_DVC_UP = &HFC
'CFG_DVC_DONE_DLY = &HF3
'CFG_SLEWDIS = &HF
'End Enum
'Public Enum BUCK7_DIG_DVC_CNTRL_2
'Addr = &H4707&
'CFG_NO_DISCHARGE_SINGLE_DVC = &HFC
'CFG_NO_DISCHARGE_GROUP_DVC = &HF3
'CFG_DIS_DVC_DN_PH_SHED = &HEF
'CFG_DIS_DVC_UP_PH_SHED = &HDF
'CFG_PFM_DVCDN_OV_MODE = &HBF
'CFG_NO_SHED_PFM_DVC_FIX = &H7F
'End Enum
'Public Enum BUCK7_DIG_DVC_CNTRL_3
'Addr = &H4708&
'CFG_DVC_FAST_STARTUP_SR_UP = &HF0
'CFG_DVC_FAST_STARTUP_SR_DN = &HF
'End Enum
'Public Enum BUCK7_DIG_STARTUP_CNTRL_0
'Addr = &H4709&
'CFG_STARTUP_IREF_TIMER = &HE0
'CFG_FAST_STARTUP_MODE = &H9F
'End Enum
'Public Enum BUCK7_DIG_STARTUP_CNTRL_1
'Addr = &H470A&
'CFG_STARTUP_TIMER = &HC0
'CFG_DIG_SPARE = &H3F
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_0
'Addr = &H470B&
'CFG_PWM2PFM_CMP_LIM = &HF0
'CFG_PFM2PWM_CMP_LIM = &HF
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_1
'Addr = &H470C&
'CFG_PFM_IPEAK = &HF0
'CFG_LOW_POWER_MODE = &HEF
'CFG_LOW_LATENCY_MODE = &HDF
'CFG_PFM2PWM_FILTER = &H7F
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_2
'Addr = &H470D&
'CFG_PFM_PULSE_CNT = &HF0
'CFG_FORCE_PWM_CNT_RES = &H7F
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_3
'Addr = &H470E&
'CFG_2PFM = &HFC
'CFG_PH_DN_TIMER = &H7
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_4
'Addr = &H470F&
'CFG_BLANK_VUP0_SET = &HF0
'CFG_COMP_STBY = &H1F
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_5
'Addr = &H4710&
'CFG_PANIC_IN_PFM = &HF8
'CFG_PANIC_IN_PWM1 = &HE7
'CFG_LP_PWM_MODE = &H3F
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_6
'Addr = &H4711&
'CFG_DISABLE_PH_ADD = &HFC
'CFG_DISABLE_PH_SHED = &HFB
'CFG_DISABLE_MODE_PFM = &HF7
'CFG_DISABLE_MODE_PWM1 = &HEF
'CFG_DISABLE_MODE_PWM3 = &HDF
'CFG_DISABLE_MODE_PWM5 = &HBF
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_7
'Addr = &H4712&
'CFG_EN_RST_FILTER = &HFE
'CFG_FORCE_CCM_MODE = &HFD
'CFG_FORCE_CCM_TRIG = &HFB
'CFG_ZXC_FREE_RUN = &HF7
'CFG_PWM3_DN = &HCF
'CFG_PWM5_DN = &H3F
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_8
'Addr = &H4713&
'CFG_PH_ZXC_LIM = &HC0
'CFG_PWM_STARTUP = &H3F
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_9
'Addr = &H4714&
'ZXC_COUNT_PWM35 = &HC0
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_10
'Addr = &H4715&
'ZXC_COUNT_PWM5 = &HC0
'End Enum
'Public Enum BUCK7_DIG_MDSW_CNTRL_11
'Addr = &H4716&
'CFG_PWM1_OV_MODE = &HF8
'CFG_PWM3_OV_MODE = &HC7
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_0
'Addr = &H4717&
'CFG_LFSR_EN = &HFE
'CFG_FREQ_AVOID_EN = &HFD
'FREQ_LFSR_IP_EN = &HFB
'FREQ_LFSR_NP_EN = &HF7
'CFG_ADC_PULSE_CNT_EN = &H7F
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_1
'Addr = &H4718&
'RTC_TIME_WINDOW_CFG = &HC0
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_2
'Addr = &H4719&
'FREQ_IP_REL_MIN_CFG = &HF8
'FREQ_IP_REL_MAX_CFG = &HC7
'FREQ_NP_REL_MIN_CFG = &H3F
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_3
'Addr = &H471A&
'FREQ_NP_REL_MAX_CFG = &HFC
'FREQ_0_IP_REL_CFG = &HE3
'FREQ_1_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_4
'Addr = &H471B&
'FREQ_2_IP_REL_CFG = &HE3
'FREQ_3_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_5
'Addr = &H471C&
'FREQ_0_NP_REL_CFG = &HFC
'FREQ_1_NP_REL_CFG = &HF3
'FREQ_2_NP_REL_CFG = &HCF
'FREQ_3_NP_REL_CFG = &H3F
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_6
'Addr = &H471D&
'FREQ_0_OFFSET_CFG = &HF8
'FREQ_1_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_7
'Addr = &H471E&
'FREQ_2_OFFSET_CFG = &HF8
'FREQ_3_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_8
'Addr = &H471F&
'FREQ_0_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_9
'Addr = &H4720&
'FREQ_1_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_10
'Addr = &H4721&
'FREQ_2_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK7_DIG_FA_CNTRL_11
'Addr = &H4722&
'FREQ_3_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK7_DIG_SERVO_CNTRL_0
'Addr = &H4723&
'CFG_SERVO_CLK = &HF0
'CFG_SERVO_BLANK_TIME = &HF
'End Enum
'Public Enum BUCK7_DIG_SERVO_CNTRL_1
'Addr = &H4724&
'CFG_SERVO_PRESET = &H0
'End Enum
'Public Enum BUCK7_DIG_SERVO_CNTRL_2
'Addr = &H4725&
'CFG_EN_SERVO = &HFE
'CFG_DISABLE_SERVO_MSB = &H7F
'End Enum
'Public Enum BUCK7_DIG_OT_CTRL_0
'Addr = &H4726&
'CFG_OT_ABS_EN_PWM1 = &HFE
'CFG_OT_ABS_EN_PWM3 = &HFD
'CFG_OT_ABS_EN_PWM5 = &HFB
'CFG_OT_ABS_EN = &HF7
'CFG_OT_WARN_EN_PWM1 = &HEF
'CFG_OT_WARN_EN_PWM3 = &HDF
'CFG_OT_WARN_EN_PWM5 = &HBF
'CFG_OT_WARN_EN = &H7F
'End Enum
'Public Enum BUCK7_DIG_OT_CTRL_1
'Addr = &H4727&
'CFG_OT_WARN_BLANK = &HFC
'CFG_OT_WARN_DEB = &HF3
'CFG_OT_ABS_BLANK = &HCF
'CFG_OT_ABS_DEB = &H3F
'End Enum
'Public Enum BUCK7_DIG_OT_CTRL_2
'Addr = &H4728&
'CFG_OT_WARN_THR_LO = &HF0
'CFG_OT_WARN_THR_HI = &HF
'End Enum
'Public Enum BUCK7_DIG_OT_CTRL_3
'Addr = &H4729&
'CFG_OT_ABS_THR_LO = &HF0
'CFG_OT_ABS_THR_HI = &HF
'End Enum
'Public Enum BUCK7_DIG_EVTS_0
'Addr = &H472A&
'ILIM_POS_MASK = &HF0
'ILIM_NEG_MASK = &H1F
'End Enum
'Public Enum BUCK7_DIG_TS_0
'Addr = &H472B&
'DTBO_MUX_SEL1 = &HC0
'End Enum
'Public Enum BUCK7_DIG_TS_1
'Addr = &H472C&
'DTBO_MUX_SEL0 = &HC0
'End Enum
'Public Enum BUCK7_DIG_TS_2
'Addr = &H472D&
'STATE_BYP_STRB = &HFE
'STATE_BYP = &H3
'End Enum
'Public Enum BUCK7_DIG_TS_3
'Addr = &H472E&
'TST_SPARE = &HFC
'TST_OT_ABS_EN = &HF7
'TST_OT_WARN_EN = &HEF
'TST_SINGLE_SHOT_DVC = &HDF
'TST_ACKNOWLEDGE = &HBF
'TST_DISABLE_UP01_HYST = &H7F
'End Enum
'Public Enum BUCK7_DIG_TS_4
'Addr = &H472F&
'DFT_STATEMON = &HF0
'End Enum
'Public Enum BUCK7_REF_CFG_0
'Addr = &H4730&
'CFG_VCOMMON_TRIM = &H1
'End Enum
'Public Enum BUCK7_REF_CFG_1
'Addr = &H4731&
'CFG_VID_RTRIM = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_2
'Addr = &H4732&
'CFG_EN_VD_COMP_0 = &HFE
'CFG_VDROOP0_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK7_REF_CFG_3
'Addr = &H4733&
'CFG_EN_VD_COMP_1 = &HFE
'CFG_VDROOP1_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK7_REF_CFG_4
'Addr = &H4734&
'CFG_VD_CMP1_R = &HF0
'CFG_VD_CMP0_R = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_5
'Addr = &H4735&
'CFG_VD_CMP1_C = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_6
'Addr = &H4736&
'CFG_VD_CMP0_C = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_7
'Addr = &H4737&
'CFG_VD_CMP0_TR = &HC0
'End Enum
'Public Enum BUCK7_REF_CFG_8
'Addr = &H4738&
'CFG_VD_CMP1_TR = &HC0
'End Enum
'Public Enum BUCK7_REF_CFG_9
'Addr = &H4739&
'CFG_GM_LL_SET = &HF0
'CFG_GM_BIAS = &H1F
'End Enum
'Public Enum BUCK7_REF_CFG_10
'Addr = &H473A&
'CFG_GM_GAIN_1 = &HF0
'CFG_GM_GAIN_2 = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_11
'Addr = &H473B&
'TR_IMAX_ALARM = &HF1
'CFG_MIRROR_RATIO3 = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_12
'Addr = &H473C&
'CFG_MIRROR_RATIO1 = &HF8
'CFG_IMAX_SET = &H7
'End Enum
'Public Enum BUCK7_REF_CFG_13
'Addr = &H473D&
'CFG_EN_UVP_CMP = &HFE
'CFG_EN_OVP_CMP = &HFD
'CFG_PFM_OS_SET = &H7
'End Enum
'Public Enum BUCK7_REF_CFG_14
'Addr = &H473E&
'CFG_EN_IMAX_ALARM_COMP = &HFE
'CFG_EN_IMAX_ALARM_DAC = &HFD
'CFG_PANIC_OS_SET = &H7
'End Enum
'Public Enum BUCK7_REF_CFG_15
'Addr = &H473F&
'CFG_OUVP_SET = &HFC
'CFG_SERVO_OS_SET = &H7
'End Enum
'Public Enum BUCK7_REF_CFG_16
'Addr = &H4740&
'CFG_SC_OS_SET = &HF0
'CFG_IMAX_ALARM_SET = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_17
'Addr = &H4741&
'CFG_SC_L_SET = &HFC
'CFG_SC_R0_TRIM = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_18
'Addr = &H4742&
'CFG_STBY_IMAX_ALARM_DAC = &HFE
'CFG_UPSTATE0_SET = &H3
'End Enum
'Public Enum BUCK7_REF_CFG_19
'Addr = &H4743&
'CFG_STBY_IMAX_ALARM_COMP = &HFE
'CFG_IMAX_ABS_SET = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_20
'Addr = &H4744&
'CFG_BLANK_IMAX_ABS = &HFE
'CFG_DNSTATE0_SET = &H3
'End Enum
'Public Enum BUCK7_REF_CFG_21
'Addr = &H4745&
'CFG_DNSTATE1_SET = &H3
'End Enum
'Public Enum BUCK7_REF_CFG_23
'Addr = &H4747&
'CFG_CAL_DAC_SET_1 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_24
'Addr = &H4748&
'CFG_CAL_DAC_SET_3 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_25
'Addr = &H4749&
'OTP_SPARE0 = &HC0
'End Enum
'Public Enum BUCK7_REF_CFG_26
'Addr = &H474A&
'CSR_SPARE0 = &HF8
'TEST_MODE_EN = &HF7
'CFG_EN_IREFV = &HEF
'CFG_EN_IREF = &HDF
'CFG_EN_VID = &HBF
'CFG_EN_OS = &H7F
'End Enum
'Public Enum BUCK7_REF_CFG_27
'Addr = &H474B&
'CFG_EN_VCOM = &HFE
'CFG_EN_PFMPANIC_FBK = &HFD
'CFG_EN_GM_LCLB = &HFB
'CFG_EN_CLD_DAC = &HF7
'CFG_EN_GM = &HEF
'CFG_STBY_GM = &HDF
'CFG_EN_GM_MIRROR = &HBF
'CFG_STBY_GMM = &H7F
'End Enum
'Public Enum BUCK7_REF_CFG_28
'Addr = &H474C&
'CFG_EN_SC = &HFE
'CFG_EN_SC_OS = &HFD
'CFG_EN_PANIC_COMP = &HFB
'CFG_EN_PFM_COMP = &HF7
'CFG_EN_UPSTATE0_COMP = &HEF
'CFG_EN_DNSTATE1_COMP = &HBF
'End Enum
'Public Enum BUCK7_REF_CFG_29
'Addr = &H474D&
'CFG_EN_UPSTATE0_DAC = &HFE
'CFG_EN_DNSTATE1_DAC = &HFB
'CFG_STBY_UPSTATE0_DAC = &HEF
'CFG_STBY_DNSTATE1_DAC = &HBF
'End Enum
'Public Enum BUCK7_REF_CFG_30
'Addr = &H474E&
'CFG_EN_DN1_FULLRANGE = &HFE
'TST_STBY_BYPASS = &H7F
'End Enum
'Public Enum BUCK7_REF_CFG_31
'Addr = &H474F&
'CFG_VCOM_X = &HF8
'CFG_IDEM_REF_ATB = &HF7
'End Enum
'Public Enum BUCK7_REF_CFG_32
'Addr = &H4750&
'CFG_IMAX_PWM1_STUP = &HF0
'CFG_IMAX_PWM2_STUP = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_33
'Addr = &H4751&
'CFG_GM_IOFF_TRIM = &HE0
'TR_IMAX_ABS_DAC = &H1F
'End Enum
'Public Enum BUCK7_REF_CFG_34
'Addr = &H4752&
'TR_IGM_CLAMP = &HF1
'CFG_GM_BOOST = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_35
'Addr = &H4753&
'PWM_STUP_OFFSET = &HF8
'OTP_SPARE2 = &H7
'End Enum
'Public Enum BUCK7_REF_CFG_36
'Addr = &H4754&
'CFG_SC_VEA_CAS_SEL = &HF7
'TR_SC_V2I_STARTUP_RDAC = &HF
'End Enum
'Public Enum BUCK7_REF_CFG_37
'Addr = &H4755&
'OTP_SPARE1 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_38
'Addr = &H4756&
'VCOMMON_DEBUG_OFFSET = &H80
'End Enum
'Public Enum BUCK7_REF_CFG_39
'Addr = &H4757&
'CFG_VDROOP0_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_40
'Addr = &H4758&
'CFG_VDROOP0_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_41
'Addr = &H4759&
'CFG_VDROOP0_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_42
'Addr = &H475A&
'CFG_VDROOP0_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_43
'Addr = &H475B&
'CFG_VDROOP1_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_44
'Addr = &H475C&
'CFG_VDROOP1_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_45
'Addr = &H475D&
'CFG_VDROOP1_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_46
'Addr = &H475E&
'CFG_VDROOP1_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK7_REF_CFG_47
'Addr = &H475F&
'CFG_VDROOP0_THR0 = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_48
'Addr = &H4760&
'CFG_VDROOP0_THR1 = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_49
'Addr = &H4761&
'CFG_VDROOP0_THR2 = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_50
'Addr = &H4762&
'CFG_VDROOP0_THR3 = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_51
'Addr = &H4763&
'CFG_VDROOP1_THR0 = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_52
'Addr = &H4764&
'CFG_VDROOP1_THR1 = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_53
'Addr = &H4765&
'CFG_VDROOP1_THR2 = &HE0
'End Enum
'Public Enum BUCK7_REF_CFG_54
'Addr = &H4766&
'CFG_VDROOP1_THR3 = &HE0
'End Enum
'Public Enum BUCK7_LP_CFG_0
'Addr = &H4768&
'CFG_ENABLE_LP = &HFE
'End Enum
'Public Enum BUCK7_LP_CFG_1
'Addr = &H4769&
'CFG_ISOFT_START = &HF0
'CFG_FAST_STARTUP_CURRENT_LIMIT = &HF
'End Enum
'Public Enum BUCK7_LP_CFG_2
'Addr = &H476A&
'TR_CSA_GAIN = &HF0
'TR_LS_CS_OS = &HF
'End Enum
'Public Enum BUCK7_LP_CFG_3
'Addr = &H476B&
'CS_OS_SET = &HF0
'CFG_VTUNE_LOW = &HEF
'TR_LSON_BLANK = &H3F
'End Enum
'Public Enum BUCK7_LP_CFG_4
'Addr = &H476C&
'CFG_HS_ILIM_SET = &HC0
'CFG_HS_ILIM_DISABLE = &H7F
'End Enum
'Public Enum BUCK7_LP_CFG_5
'Addr = &H476D&
'CFG_HS_ILIM_TRIM = &HF0
'CFG_LP_SC_EN = &HEF
'TR_LP_SC_OS = &H1F
'End Enum
'Public Enum BUCK7_LP_CFG_6
'Addr = &H476E&
'TM_LP_SC = &HFE
'CFG_CC_PREAMP = &HFD
'TR_ZD_OS = &HC3
'CFG_CS_LS_ON_DLY = &H3F
'End Enum
'Public Enum BUCK7_LP_CFG_7
'Addr = &H476F&
'CFG_LP_FREQ_SEL = &HF8
'CFG_DIS_CC_RES = &H7F
'End Enum
'Public Enum BUCK7_LP_CFG_8
'Addr = &H4770&
'TR_LP_FREQ = &HC0
'CFG_FLOCK_EN = &HBF
'CFG_TON_START = &H7F
'End Enum
'Public Enum BUCK7_LP_CFG_9
'Addr = &H4771&
'TR_LP_TON_DEL = &HF0
'TR_HSON_BLANK = &H3F
'End Enum
'Public Enum BUCK7_LP_CFG_10
'Addr = &H4772&
'CFG_HS_ROW_EN = &HE3
'CFG_LS_ROW_EN = &H1F
'End Enum
'Public Enum BUCK7_LP_CFG_11
'Addr = &H4773&
'TR_LP_SC = &HC0
'TR_LSOFF_BLANK = &H3F
'End Enum
'Public Enum BUCK7_LP_CFG_12
'Addr = &H4774&
'CFG_HS_PREDRV_PUN_STR = &HF8
'CFG_SNSFET_CTRL = &HF7
'CFG_DIS_PWM_ZXC = &HEF
'CFG_CSA_CAP_SET = &H1F
'End Enum
'Public Enum BUCK7_LP_CFG_13
'Addr = &H4775&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &HF3
'CFG_ZCD_SYS_OS_MODE = &HCF
'CFG_ZCD_OS_AZCAL_EN = &H3F
'End Enum
'Public Enum BUCK7_LP_CFG_14
'Addr = &H4776&
'CFG_ZVS_EN = &HFE
'CFG_LP_SC_GAIN_SET = &HF1
'CFG_ZVS_REL_DEL = &HF
'End Enum
'Public Enum BUCK7_LP_CFG_19
'Addr = &H477B&
'DTB_EN = &HFE
'DTB_SEL = &HF1
'TST_MUX_CTRL = &HCF
'TST_ATB_CTRL = &H3F
'End Enum
'Public Enum BUCK7_LP_CFG_20
'Addr = &H477C&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'TEST_BYPASS_DCM = &H7F
'End Enum
'Public Enum BUCK7_LP_CFG_21
'Addr = &H477D&
'CSR_SPARE = &HFC
'TEST_RON_ATB = &HFB
'TEST_EN_HS_ILIM = &HF7
'TEST_EN_TON = &HEF
'CFG_LP_EN_EXT_CLK = &HDF
'TEST_EN_ZCD = &HBF
'TEST_EN_CSA = &H7F
'End Enum
'Public Enum BUCK7_LP_CFG_23
'Addr = &H477F&
'TRIM_I2V_ADC = &HE0
'CFG_470NH = &HDF
'End Enum
'Public Enum BUCK7_LP_CFG_24
'Addr = &H4780&
'OTP_SPARE1 = &H0
'End Enum
'Public Enum BUCK7_HP1_CFG_0
'Addr = &H479C&
'CFG_EN_HP = &HFE
'CFG_SC_EN_220NH = &HFD
'CFG_CC_BLK_SET = &HE7
'CFG_WIDTH_SEL = &H9F
'End Enum
'Public Enum BUCK7_HP1_CFG_1
'Addr = &H479D&
'CFG_CS_OS_SET = &HF0
'CS_SPARE = &HEF
'CFG_PWM_1SHOT_SEL = &H3F
'End Enum
'Public Enum BUCK7_HP1_CFG_2
'Addr = &H479E&
'CFG_CS_OS_TRIM = &HF0
'CFG_CS_GAIN_TRIM = &HF
'End Enum
'Public Enum BUCK7_HP1_CFG_3
'Addr = &H479F&
'CFG_LS_BLK_SET = &HFC
'SET_NILIM_LOW = &HFB
'CFG_HSILIM_DIFFAMP_PULLUP = &HF7
'CFG_ZD_SET = &HF
'End Enum
'Public Enum BUCK7_HP1_CFG_4
'Addr = &H47A0&
'IADC_OFFSET_SET = &HF0
'End Enum
'Public Enum BUCK7_HP1_CFG_5
'Addr = &H47A1&
'CFG_SC_OFFSET_SET = &HC0
'End Enum
'Public Enum BUCK7_HP1_CFG_6
'Addr = &H47A2&
'CFG_SC_TRIM = &HC0
'CFG_DENOTCH_SEL = &H3F
'End Enum
'Public Enum BUCK7_HP1_CFG_7
'Addr = &H47A3&
'CFG_HS_ILIM_SET = &HC0
'ILIM_NEG_PWM_EN = &HBF
'ILIM_POS_PWM_EN = &H7F
'End Enum
'Public Enum BUCK7_HP1_CFG_8
'Addr = &H47A4&
'CFG_CS_LS_CAP = &HFC
'CFG_HS_ILIM_BLK_SET = &HCF
'HS_ILIM_SET_LOW = &HBF
'End Enum
'Public Enum BUCK7_HP1_CFG_9
'Addr = &H47A5&
'PWM_SPARE = &HF8
'End Enum
'Public Enum BUCK7_HP1_CFG_10
'Addr = &H47A6&
'CFG_LS_ROW_EN = &HF0
'End Enum
'Public Enum BUCK7_HP1_CFG_11
'Addr = &H47A7&
'CFG_HS_ROW_EN = &HC0
'End Enum
'Public Enum BUCK7_HP1_CFG_12
'Addr = &H47A8&
'CFG_HS_PREDRV_PUN_STR = &HF8
'SNSFET_CTRL = &HF7
'End Enum
'Public Enum BUCK7_HP1_CFG_14
'Addr = &H47AA&
'CFG_DTC_LX_RISE_SEL = &HFC
'CFG_DTC_LX_FALL_SEL = &H3F
'End Enum
'Public Enum BUCK7_HP1_CFG_15
'Addr = &H47AB&
'CFG_ZVS_EN = &HFE
'CFG_ZVS_REL_DEL = &HE1
'CFG_MIR_GAIN = &H7F
'End Enum
'Public Enum BUCK7_HP1_CFG_18
'Addr = &H47AE&
'OTP_SPARE0 = &HF0
'End Enum
'Public Enum BUCK7_HP1_CFG_21
'Addr = &H47B1&
'TM_EN = &HFE
'CC_DIS_RES = &HFD
'CC_EN_EXT = &HFB
'TEST_EN_CS = &HF7
'SC_EN_EXT = &HEF
'CS_LS_ON_BYPASS = &HBF
'HS_ILIM_EN_EXT = &H7F
'End Enum
'Public Enum BUCK7_HP1_CFG_23
'Addr = &H47B3&
'TEST_BYPASS_EN = &HFE
'TEST_FORCE_LX = &HFD
'TEST_FORCE_EN = &HFB
'TEST_FORCE_PWM = &HF7
'TEST_BYPASS_SEL = &HCF
'CFG_PWRTILE_ENABLE = &H3F
'End Enum
'Public Enum BUCK7_HP1_CFG_24
'Addr = &H47B4&
'TEST_DTBO_PWM = &HF7
'DTB_EN = &HEF
'DTB_SEL = &H1F
'End Enum
'Public Enum BUCK7_HP1_CFG_25
'Addr = &H47B5&
'LX_SNS_EN = &HFE
'TST_MUX_CTRL = &HF9
'TST_ATB_CTRL = &HE7
'End Enum
'Public Enum BUCK7_HP1_CFG_26
'Addr = &H47B6&
'CSR_SPARE0 = &HFE
'CFG_DIS_ILIM_HYS = &HFD
'End Enum
'Public Enum BUCK7_STATUS_EVENTS_REG_0
'Addr = &H47FC&
'STATUS_REG_0 = &H0
'End Enum
'Public Enum BUCK7_STATUS_EVENTS_REG_1
'Addr = &H47FD&
'STATUS_REG_1 = &H0
'End Enum
'Public Enum BUCK8_DIG_DVC_1
'Addr = &H4800&
'PWRUP = &HFE
'DVC_CMD = &HFB
'FAST_STARTUP = &HF7
'CFG_DVC_SR = &HF
'End Enum
'Public Enum BUCK8_DIG_DVC_2
'Addr = &H4801&
'VSEL_TARGET = &H0
'End Enum
'Public Enum BUCK8_DIG_CNTRL_0
'Addr = &H4802&
'DEEP_SLEEP_OFF = &HFC
'DEEP_SLEEP_S2R = &HF3
'DEEP_SLEEP_DDR = &HCF
'DEEP_SLEEP_ACT = &H3F
'End Enum
'Public Enum BUCK8_DIG_CNTRL_1
'Addr = &H4803&
'CFG_PH_CLK_MODE = &HFE
'CFG_SAFEGUARD_TURN_OFF = &HFD
'CFG_EN_FILTER = &HFB
'CFG_FORCE_CLK_GATE = &HC7
'CFG_OV_DISCHARGE_MODE = &H3F
'End Enum
'Public Enum BUCK8_DIG_CNTRL_2
'Addr = &H4804&
'CFG_PULLDN_DIS = &HF0
'CFG_BLANK_OV_EVT_DIS = &HEF
'CFG_BLANK_UV_EVT_DIS = &HDF
'CFG_BLANK_EVT_DLY = &HBF
'CFG_THROTTLE_COMP_ON = &H7F
'End Enum
'Public Enum BUCK8_DIG_DVC_CNTRL_0
'Addr = &H4805&
'CFG_DVC_WAIT_TIME = &HF8
'CFG_USE_SERVOCOMP_FOR_OV = &HF7
'CFG_DVC_DONE_CONDITION = &HCF
'CFG_DYN_PWM5 = &H3F
'End Enum
'Public Enum BUCK8_DIG_DVC_CNTRL_1
'Addr = &H4806&
'CFG_OPEN_DVC_UP = &HFC
'CFG_DVC_DONE_DLY = &HF3
'CFG_SLEWDIS = &HF
'End Enum
'Public Enum BUCK8_DIG_DVC_CNTRL_2
'Addr = &H4807&
'CFG_NO_DISCHARGE_SINGLE_DVC = &HFC
'CFG_NO_DISCHARGE_GROUP_DVC = &HF3
'CFG_DIS_DVC_DN_PH_SHED = &HEF
'CFG_DIS_DVC_UP_PH_SHED = &HDF
'CFG_PFM_DVCDN_OV_MODE = &HBF
'CFG_NO_SHED_PFM_DVC_FIX = &H7F
'End Enum
'Public Enum BUCK8_DIG_DVC_CNTRL_3
'Addr = &H4808&
'CFG_DVC_FAST_STARTUP_SR_UP = &HF0
'CFG_DVC_FAST_STARTUP_SR_DN = &HF
'End Enum
'Public Enum BUCK8_DIG_STARTUP_CNTRL_0
'Addr = &H4809&
'CFG_STARTUP_IREF_TIMER = &HE0
'CFG_FAST_STARTUP_MODE = &H9F
'End Enum
'Public Enum BUCK8_DIG_STARTUP_CNTRL_1
'Addr = &H480A&
'CFG_STARTUP_TIMER = &HC0
'CFG_DIG_SPARE = &H3F
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_0
'Addr = &H480B&
'CFG_PWM2PFM_CMP_LIM = &HF0
'CFG_PFM2PWM_CMP_LIM = &HF
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_1
'Addr = &H480C&
'CFG_PFM_IPEAK = &HF0
'CFG_LOW_POWER_MODE = &HEF
'CFG_LOW_LATENCY_MODE = &HDF
'CFG_PFM2PWM_FILTER = &H7F
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_2
'Addr = &H480D&
'CFG_PFM_PULSE_CNT = &HF0
'CFG_FORCE_PWM_CNT_RES = &H7F
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_3
'Addr = &H480E&
'CFG_2PFM = &HFC
'CFG_PH_DN_TIMER = &H7
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_4
'Addr = &H480F&
'CFG_BLANK_VUP0_SET = &HF0
'CFG_COMP_STBY = &H1F
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_5
'Addr = &H4810&
'CFG_PANIC_IN_PFM = &HF8
'CFG_PANIC_IN_PWM1 = &HE7
'CFG_LP_PWM_MODE = &H3F
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_6
'Addr = &H4811&
'CFG_DISABLE_PH_ADD = &HFC
'CFG_DISABLE_PH_SHED = &HFB
'CFG_DISABLE_MODE_PFM = &HF7
'CFG_DISABLE_MODE_PWM1 = &HEF
'CFG_DISABLE_MODE_PWM3 = &HDF
'CFG_DISABLE_MODE_PWM5 = &HBF
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_7
'Addr = &H4812&
'CFG_EN_RST_FILTER = &HFE
'CFG_FORCE_CCM_MODE = &HFD
'CFG_FORCE_CCM_TRIG = &HFB
'CFG_ZXC_FREE_RUN = &HF7
'CFG_PWM3_DN = &HCF
'CFG_PWM5_DN = &H3F
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_8
'Addr = &H4813&
'CFG_PH_ZXC_LIM = &HC0
'CFG_PWM_STARTUP = &H3F
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_9
'Addr = &H4814&
'ZXC_COUNT_PWM35 = &HC0
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_10
'Addr = &H4815&
'ZXC_COUNT_PWM5 = &HC0
'End Enum
'Public Enum BUCK8_DIG_MDSW_CNTRL_11
'Addr = &H4816&
'CFG_PWM1_OV_MODE = &HF8
'CFG_PWM3_OV_MODE = &HC7
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_0
'Addr = &H4817&
'CFG_LFSR_EN = &HFE
'CFG_FREQ_AVOID_EN = &HFD
'FREQ_LFSR_IP_EN = &HFB
'FREQ_LFSR_NP_EN = &HF7
'CFG_ADC_PULSE_CNT_EN = &H7F
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_1
'Addr = &H4818&
'RTC_TIME_WINDOW_CFG = &HC0
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_2
'Addr = &H4819&
'FREQ_IP_REL_MIN_CFG = &HF8
'FREQ_IP_REL_MAX_CFG = &HC7
'FREQ_NP_REL_MIN_CFG = &H3F
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_3
'Addr = &H481A&
'FREQ_NP_REL_MAX_CFG = &HFC
'FREQ_0_IP_REL_CFG = &HE3
'FREQ_1_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_4
'Addr = &H481B&
'FREQ_2_IP_REL_CFG = &HE3
'FREQ_3_IP_REL_CFG = &H1F
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_5
'Addr = &H481C&
'FREQ_0_NP_REL_CFG = &HFC
'FREQ_1_NP_REL_CFG = &HF3
'FREQ_2_NP_REL_CFG = &HCF
'FREQ_3_NP_REL_CFG = &H3F
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_6
'Addr = &H481D&
'FREQ_0_OFFSET_CFG = &HF8
'FREQ_1_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_7
'Addr = &H481E&
'FREQ_2_OFFSET_CFG = &HF8
'FREQ_3_OFFSET_CFG = &H1F
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_8
'Addr = &H481F&
'FREQ_0_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_9
'Addr = &H4820&
'FREQ_1_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_10
'Addr = &H4821&
'FREQ_2_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK8_DIG_FA_CNTRL_11
'Addr = &H4822&
'FREQ_3_MIN_COUNT_CFG = &H0
'End Enum
'Public Enum BUCK8_DIG_SERVO_CNTRL_0
'Addr = &H4823&
'CFG_SERVO_CLK = &HF0
'CFG_SERVO_BLANK_TIME = &HF
'End Enum
'Public Enum BUCK8_DIG_SERVO_CNTRL_1
'Addr = &H4824&
'CFG_SERVO_PRESET = &H0
'End Enum
'Public Enum BUCK8_DIG_SERVO_CNTRL_2
'Addr = &H4825&
'CFG_EN_SERVO = &HFE
'CFG_DISABLE_SERVO_MSB = &H7F
'End Enum
'Public Enum BUCK8_DIG_OT_CTRL_0
'Addr = &H4826&
'CFG_OT_ABS_EN_PWM1 = &HFE
'CFG_OT_ABS_EN_PWM3 = &HFD
'CFG_OT_ABS_EN_PWM5 = &HFB
'CFG_OT_ABS_EN = &HF7
'CFG_OT_WARN_EN_PWM1 = &HEF
'CFG_OT_WARN_EN_PWM3 = &HDF
'CFG_OT_WARN_EN_PWM5 = &HBF
'CFG_OT_WARN_EN = &H7F
'End Enum
'Public Enum BUCK8_DIG_OT_CTRL_1
'Addr = &H4827&
'CFG_OT_WARN_BLANK = &HFC
'CFG_OT_WARN_DEB = &HF3
'CFG_OT_ABS_BLANK = &HCF
'CFG_OT_ABS_DEB = &H3F
'End Enum
'Public Enum BUCK8_DIG_OT_CTRL_2
'Addr = &H4828&
'CFG_OT_WARN_THR_LO = &HF0
'CFG_OT_WARN_THR_HI = &HF
'End Enum
'Public Enum BUCK8_DIG_OT_CTRL_3
'Addr = &H4829&
'CFG_OT_ABS_THR_LO = &HF0
'CFG_OT_ABS_THR_HI = &HF
'End Enum
'Public Enum BUCK8_DIG_EVTS_0
'Addr = &H482A&
'ILIM_POS_MASK = &HF0
'ILIM_NEG_MASK = &H1F
'End Enum
'Public Enum BUCK8_DIG_TS_0
'Addr = &H482B&
'DTBO_MUX_SEL1 = &HC0
'End Enum
'Public Enum BUCK8_DIG_TS_1
'Addr = &H482C&
'DTBO_MUX_SEL0 = &HC0
'End Enum
'Public Enum BUCK8_DIG_TS_2
'Addr = &H482D&
'STATE_BYP_STRB = &HFE
'STATE_BYP = &H3
'End Enum
'Public Enum BUCK8_DIG_TS_3
'Addr = &H482E&
'TST_SPARE = &HFC
'TST_OT_ABS_EN = &HF7
'TST_OT_WARN_EN = &HEF
'TST_SINGLE_SHOT_DVC = &HDF
'TST_ACKNOWLEDGE = &HBF
'TST_DISABLE_UP01_HYST = &H7F
'End Enum
'Public Enum BUCK8_DIG_TS_4
'Addr = &H482F&
'DFT_STATEMON = &HF0
'End Enum
'Public Enum BUCK8_REF_CFG_0
'Addr = &H4830&
'CFG_VCOMMON_TRIM = &H1
'End Enum
'Public Enum BUCK8_REF_CFG_1
'Addr = &H4831&
'CFG_VID_RTRIM = &HE0
'End Enum
'Public Enum BUCK8_REF_CFG_2
'Addr = &H4832&
'CFG_EN_VD_COMP_0 = &HFE
'CFG_VDROOP0_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK8_REF_CFG_3
'Addr = &H4833&
'CFG_EN_VD_COMP_1 = &HFE
'CFG_VDROOP1_BLANK_SEL = &H1F
'End Enum
'Public Enum BUCK8_REF_CFG_4
'Addr = &H4834&
'CFG_VD_CMP1_R = &HF0
'CFG_VD_CMP0_R = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_5
'Addr = &H4835&
'CFG_VD_CMP1_C = &HE0
'End Enum
'Public Enum BUCK8_REF_CFG_6
'Addr = &H4836&
'CFG_VD_CMP0_C = &HE0
'End Enum
'Public Enum BUCK8_REF_CFG_7
'Addr = &H4837&
'CFG_VD_CMP0_TR = &HC0
'End Enum
'Public Enum BUCK8_REF_CFG_8
'Addr = &H4838&
'CFG_VD_CMP1_TR = &HC0
'End Enum
'Public Enum BUCK8_REF_CFG_9
'Addr = &H4839&
'CFG_GM_LL_SET = &HF0
'CFG_GM_BIAS = &H1F
'End Enum
'Public Enum BUCK8_REF_CFG_10
'Addr = &H483A&
'CFG_GM_GAIN_1 = &HF0
'CFG_GM_GAIN_2 = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_11
'Addr = &H483B&
'TR_IMAX_ALARM = &HF1
'CFG_MIRROR_RATIO3 = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_12
'Addr = &H483C&
'CFG_MIRROR_RATIO1 = &HF8
'CFG_IMAX_SET = &H7
'End Enum
'Public Enum BUCK8_REF_CFG_13
'Addr = &H483D&
'CFG_EN_UVP_CMP = &HFE
'CFG_EN_OVP_CMP = &HFD
'CFG_PFM_OS_SET = &H7
'End Enum
'Public Enum BUCK8_REF_CFG_14
'Addr = &H483E&
'CFG_EN_IMAX_ALARM_COMP = &HFE
'CFG_EN_IMAX_ALARM_DAC = &HFD
'CFG_PANIC_OS_SET = &H7
'End Enum
'Public Enum BUCK8_REF_CFG_15
'Addr = &H483F&
'CFG_OUVP_SET = &HFC
'CFG_SERVO_OS_SET = &H7
'End Enum
'Public Enum BUCK8_REF_CFG_16
'Addr = &H4840&
'CFG_SC_OS_SET = &HF0
'CFG_IMAX_ALARM_SET = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_17
'Addr = &H4841&
'CFG_SC_L_SET = &HFC
'CFG_SC_R0_TRIM = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_18
'Addr = &H4842&
'CFG_STBY_IMAX_ALARM_DAC = &HFE
'CFG_UPSTATE0_SET = &H3
'End Enum
'Public Enum BUCK8_REF_CFG_19
'Addr = &H4843&
'CFG_STBY_IMAX_ALARM_COMP = &HFE
'CFG_IMAX_ABS_SET = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_20
'Addr = &H4844&
'CFG_BLANK_IMAX_ABS = &HFE
'CFG_DNSTATE0_SET = &H3
'End Enum
'Public Enum BUCK8_REF_CFG_21
'Addr = &H4845&
'CFG_DNSTATE1_SET = &H3
'End Enum
'Public Enum BUCK8_REF_CFG_23
'Addr = &H4847&
'CFG_CAL_DAC_SET_1 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_24
'Addr = &H4848&
'CFG_CAL_DAC_SET_3 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_25
'Addr = &H4849&
'OTP_SPARE0 = &HC0
'End Enum
'Public Enum BUCK8_REF_CFG_26
'Addr = &H484A&
'CSR_SPARE0 = &HF8
'TEST_MODE_EN = &HF7
'CFG_EN_IREFV = &HEF
'CFG_EN_IREF = &HDF
'CFG_EN_VID = &HBF
'CFG_EN_OS = &H7F
'End Enum
'Public Enum BUCK8_REF_CFG_27
'Addr = &H484B&
'CFG_EN_VCOM = &HFE
'CFG_EN_PFMPANIC_FBK = &HFD
'CFG_EN_GM_LCLB = &HFB
'CFG_EN_CLD_DAC = &HF7
'CFG_EN_GM = &HEF
'CFG_STBY_GM = &HDF
'CFG_EN_GM_MIRROR = &HBF
'CFG_STBY_GMM = &H7F
'End Enum
'Public Enum BUCK8_REF_CFG_28
'Addr = &H484C&
'CFG_EN_SC = &HFE
'CFG_EN_SC_OS = &HFD
'CFG_EN_PANIC_COMP = &HFB
'CFG_EN_PFM_COMP = &HF7
'CFG_EN_UPSTATE0_COMP = &HEF
'CFG_EN_DNSTATE1_COMP = &HBF
'End Enum
'Public Enum BUCK8_REF_CFG_29
'Addr = &H484D&
'CFG_EN_UPSTATE0_DAC = &HFE
'CFG_EN_DNSTATE1_DAC = &HFB
'CFG_STBY_UPSTATE0_DAC = &HEF
'CFG_STBY_DNSTATE1_DAC = &HBF
'End Enum
'Public Enum BUCK8_REF_CFG_30
'Addr = &H484E&
'CFG_EN_DN1_FULLRANGE = &HFE
'TST_STBY_BYPASS = &H7F
'End Enum
'Public Enum BUCK8_REF_CFG_31
'Addr = &H484F&
'CFG_VCOM_X = &HF8
'CFG_IDEM_REF_ATB = &HF7
'End Enum
'Public Enum BUCK8_REF_CFG_32
'Addr = &H4850&
'CFG_IMAX_PWM1_STUP = &HF0
'CFG_IMAX_PWM2_STUP = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_33
'Addr = &H4851&
'CFG_GM_IOFF_TRIM = &HE0
'TR_IMAX_ABS_DAC = &H1F
'End Enum
'Public Enum BUCK8_REF_CFG_34
'Addr = &H4852&
'TR_IGM_CLAMP = &HF1
'CFG_GM_BOOST = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_35
'Addr = &H4853&
'PWM_STUP_OFFSET = &HF8
'OTP_SPARE2 = &H7
'End Enum
'Public Enum BUCK8_REF_CFG_36
'Addr = &H4854&
'CFG_SC_VEA_CAS_SEL = &HF7
'TR_SC_V2I_STARTUP_RDAC = &HF
'End Enum
'Public Enum BUCK8_REF_CFG_37
'Addr = &H4855&
'OTP_SPARE1 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_38
'Addr = &H4856&
'VCOMMON_DEBUG_OFFSET = &H80
'End Enum
'Public Enum BUCK8_REF_CFG_39
'Addr = &H4857&
'CFG_VDROOP0_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_40
'Addr = &H4858&
'CFG_VDROOP0_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_41
'Addr = &H4859&
'CFG_VDROOP0_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_42
'Addr = &H485A&
'CFG_VDROOP0_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_43
'Addr = &H485B&
'CFG_VDROOP1_VID_BAND0 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_44
'Addr = &H485C&
'CFG_VDROOP1_VID_BAND1 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_45
'Addr = &H485D&
'CFG_VDROOP1_VID_BAND2 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_46
'Addr = &H485E&
'CFG_VDROOP1_VID_BAND3 = &H0
'End Enum
'Public Enum BUCK8_REF_CFG_47
'Addr = &H485F&
'CFG_VDROOP0_THR0 = &HE0
'End Enum
