--lpm_mux CASCADE_CHAIN="MANUAL" DEVICE_FAMILY="Cyclone III" IGNORE_CASCADE_BUFFERS="OFF" LPM_PIPELINE=0 LPM_SIZE=6 LPM_WIDTH=1 LPM_WIDTHS=3 data result sel
--VERSION_BEGIN 13.0 cbx_lpm_mux 2013:06:12:18:03:33:SJ cbx_mgl 2013:06:12:18:33:59:SJ  VERSION_END


-- Copyright (C) 1991-2013 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.



--synthesis_resources = lut 5 
SUBDESIGN mux_f6e
( 
	data[5..0]	:	input;
	result[0..0]	:	output;
	sel[2..0]	:	input;
) 
VARIABLE 
	result_node[0..0]	: WIRE;
	sel_ffs_wire[2..0]	: WIRE;
	sel_node[2..0]	: WIRE;
	w_data34w[3..0]	: WIRE;
	w_data35w[3..0]	: WIRE;
	w_data9w[7..0]	: WIRE;
	w_sel36w[1..0]	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( ((sel_node[2..2] & (((w_data35w[1..1] & w_sel36w[0..0]) & (! (((w_data35w[0..0] & (! w_sel36w[1..1])) & (! w_sel36w[0..0])) # (w_sel36w[1..1] & (w_sel36w[0..0] # w_data35w[2..2]))))) # ((((w_data35w[0..0] & (! w_sel36w[1..1])) & (! w_sel36w[0..0])) # (w_sel36w[1..1] & (w_sel36w[0..0] # w_data35w[2..2]))) & (w_data35w[3..3] # (! w_sel36w[0..0]))))) # ((! sel_node[2..2]) & (((w_data34w[1..1] & w_sel36w[0..0]) & (! (((w_data34w[0..0] & (! w_sel36w[1..1])) & (! w_sel36w[0..0])) # (w_sel36w[1..1] & (w_sel36w[0..0] # w_data34w[2..2]))))) # ((((w_data34w[0..0] & (! w_sel36w[1..1])) & (! w_sel36w[0..0])) # (w_sel36w[1..1] & (w_sel36w[0..0] # w_data34w[2..2]))) & (w_data34w[3..3] # (! w_sel36w[0..0])))))));
	sel_ffs_wire[] = ( sel[2..0]);
	sel_node[] = ( sel_ffs_wire[2..2], sel[1..0]);
	w_data34w[3..0] = w_data9w[3..0];
	w_data35w[3..0] = w_data9w[7..4];
	w_data9w[] = ( B"00", data[5..0]);
	w_sel36w[1..0] = sel_node[1..0];
END;
--VALID FILE
