Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Anna/Desktop/Comp Org/Labs/Exp09/3180300155_TANGANNAYONQI_09/M_datapath_M_datapath_sch_tb_isim_beh.exe -prj C:/Users/Anna/Desktop/Comp Org/Labs/Exp09/3180300155_TANGANNAYONQI_09/M_datapath_M_datapath_sch_tb_beh.prj work.M_datapath_M_datapath_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Exp09/3180300155_TANGANNAYONQI_09/M_datapath_IO.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Exp09/3180300155_TANGANNAYONQI_09/M_datapathSim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:267 - "C:/Users/Anna/Desktop/Comp Org/Labs/Exp09/3180300155_TANGANNAYONQI_09/M_datapathSim.v" Line 36: Cannot find port SrcB_out on this module
ERROR:HDLCompiler:25 - "C:/Users/Anna/Desktop/Comp Org/Labs/Exp09/3180300155_TANGANNAYONQI_09/M_datapathSim.v" Line 57: Module <M_datapath> does not have a port named <ALU_Out>.
ERROR:HDLCompiler:25 - "C:/Users/Anna/Desktop/Comp Org/Labs/Exp09/3180300155_TANGANNAYONQI_09/M_datapathSim.v" Line 58: Module <M_datapath> does not have a port named <SrcA_out>.
ERROR:HDLCompiler:25 - "C:/Users/Anna/Desktop/Comp Org/Labs/Exp09/3180300155_TANGANNAYONQI_09/M_datapathSim.v" Line 59: Module <M_datapath> does not have a port named <SrcB_out>.
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
