$date
	Sun Apr 23 17:36:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_latch $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$scope module DUT $end
$var wire 1 " R $end
$var wire 1 # S $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x#
x"
x!
$end
#10000
0"
0#
#30000
0!
1"
#50000
0"
#70000
1!
1#
#90000
0#
#110000
1"
1#
#130000
0"
0#
#150000
