---
layout: default
---

# RISC-V 雙周簡報 (2018-01-18)

要點新聞:

- Google開源了其RISC-V CPU
- 英特爾CPU漏洞跟進報道

## RV新聞

### DornerWorks 獲得 DARPA SBIR 的合約，得以發展 seL4 Microkernel 的 RISC-V port

DornerWorks 最近獲得 DAPRA SBIR的合約，得以和其夥伴Draper壹起發展 Inherently Secure Processor 和其對應的 RISC-V port。

Links:
- DornerWorks的新聞稿：[DornerWorks Wins DARPA SBIR Contract for RISC-V port of seL4 Microkernel](http://dornerworks.com/news/darpa-sbir-RISC-V-sel4-microkernel)
- Draper使用RISC-V發展Inherently Secure Processor的新聞: [DornerWorks Wins DARPA SBIR Contract for RISC-V port of seL4 Microkernel](http://www.draper.com/news/draper-awarded-contract-98-million-cyber-security-and-trusted-computing-protection)

### Google開源新的 RISC-V IP核: “BottleRocket”

BottleRocket是RISCV RV32IMC的實現。

Google在2017年11月29日在Github上非官方開源了BottleRocket的RTL代碼，同時表明這並不是壹個官方支持的Google產品，其使用Chisel編寫:[GitHub Link](https://github.com/google/bottlerocket)

BottleRocket實現了32bit的RV32IMC ISA，特權指令集版本為v1.10，擁有Machine和User兩種特權模式，支持壓縮指令集(RVC)。它采用經典的三級流水線架構，與Z-Scale和V-Scale的微結構類似。對於打算從ARM遷移到RISCV的人又是壹個好消息，因為它使用AMBA AXI4Lite總線，預計ARM AMBA下的多種IP可以比較方便與其整合，不需要Tilelink2AXI橋。

與UCB的Rocket Chip比較而言，BottleRocket顯得更加簡單直接。其最初發布的版源代碼引用了部分Rocket Chip的組件，實現部分僅有11個源碼文件。

或許是剛剛發布不久的關系，BottleRocket默認選項編譯出的Verilog代碼似乎沒有對FPGA進行優化，邏輯層數很深。默認配置是16周期乘法器，對數字信號處理不友好。總共使用約26k個門，對於壹個三級流水線的處理器而言已經不錯了。

- Albert Magyar 在 7th Workshop的介紹:[Rocket Engines: Low-Effort Design Reuse in RISC-V Implementations](https://riscv.org/2017/12/7th-RISC-V-Workshop-proceedings/)

(特別感謝 黃銳 的整理和介紹)

## 開源硬件更新

### lowRISC 發布帶100M以太網支持的第5版

lowRISC是壹個由英國劍橋大學的研究人員成立的非盈利組織，致力於提供基於RISC-V的多核處理器平臺。現在支持使用Rocket-Chip核PULPino的多核系統。
最近lowRISC發布了其第五版代碼，編號為[ethernet-v0.5](https://github.com/lowRISC/lowrisc-chip/tree/ethernet-v0.5)。
該版本包含了壹個開源的以太網MAC模塊，並支持了網絡啟動核網絡文件系統。
具體的描述請參見第五版的用戶指導: [http://www.lowrisc.org/docs/ethernet-v0.5/](http://www.lowrisc.org/docs/ethernet-v0.5/)

## 開源軟件更新

### glibc 的 RISC-V port v4

Palmer最近提交了第四版的glibc port，並希望之後不會再有Linux ABI的變動。希望這個port 能準時趕上2月1日的glibc 2.27發布。錯過了就要再等半年了....
> From Palmer
>
> It's been a bit more than two weeks since the last patch set, and I think we're
> starting to get something that's in reasonable shape.  Thanks to Darius for
> putting in a lot of time into the v4.  We've also gotten the test suite in a
> bit better shape: we're down to 200 failures when running natively on Linux,
> and all the test suite failures when running in user mode emulate appear to be
> environment issues.  As far as I know the only remaining issue in our port is
> to triage the test suite failures, most of which we're hoping are just
> deficiencies in our current environment.  Of course, now that I've said that
> I'm sure we'll find a bunch of bugs all over the place :)

Links:
- [ABI討論](https://groups.google.com/a/groups.riscv.org/forum/#!topic/sw-dev/MW7AVBBfnms)
- [glibc port v4](https://sourceware.org/ml/libc-alpha/2018-01/msg00475.html)

### QEMU的 RISC-V port v2 和 v3

Michael Clark最近提交了第二版和第三版的qemu port。這兩版主要是bug的修正，還沒有加進更多的功能。

>From Michael:
> 
>This patch series has major clean ups to target/riscv. There may be
>some feedback that has been missed however the changelog is growing
>quite large so we have decided to respin the patch series. No new
>features have been added however a number of bugs have been fixed.

Link: [QEMU port v3](http://lists.nongnu.org/archive/html/qemu-devel/2018-01/msg01987.html)

### 第二次針對 Fedora/RISC-V bootstrap的結果

隨著Linux ABI 逐漸固定下來，最近Richard 針對Fedora/RISC-V 做了第二次bootstrap，不過還沒完成stage4。

> Steps of bootstrapping made by Richard W.M. Jones:
>
> stages 1 & 2: QEMU and cross-compiler are built from riscv-qemu and
> riscv-tools.
>
> * https://github.com/rwmjones/fedora-riscv-bootstrap/blob/1858bd496378ddcce88a63c5ceda5483d7b4fdbe/Makefile#L21
> * https://github.com/rwmjones/fedora-riscv-bootstrap/blob/1858bd496378ddcce88a63c5ceda5483d7b4fdbe/Makefile#L71
>
> stage 3: We build a minimal Fedora/x86_64 chroot and remove all x86_64
> ELF binaries and libraries.  Using the hosted cross-compiler we build
> RISC-V binaries and libraries and to replace the x86 ones.  We then
> build a disk image from the chroot (it has many other hacky aspects to
> it) and boot it under qemu.
> * https://github.com/rwmjones/fedora-riscv-bootstrap/blob/1858bd496378ddcce88a63c5ceda5483d7b4fdbe/Makefile#L117
>
> The stage 3 disk image is just enough to run ‘rpmbuild’ and ‘gcc’ and
> a small handful of other tools, which is just enough to build RPMs.
>
> * https://github.com/rwmjones/fedora-riscv-bootstrap/blob/1858bd496378ddcce88a63c5ceda5483d7b4fdbe/Makefile#L1386
>
> stage 4: Using only RPMs generated from stage 3 we build a pristine
> disk image.  This disk image contains only files controlled by RPMs
> [actually there are two additional files needed: /init and a poweroff
> binary, both eventually will be replaced by systemd].
>
> * https://github.com/rwmjones/fedora-riscv-bootstrap/blob/1858bd496378ddcce88a63c5ceda5483d7b4fdbe/Makefile#L1420

Link: [Status of the second bootstrap of Fedora/RISC-V](https://groups.google.com/a/groups.riscv.org/forum/#!topic/sw-dev/Di_vi1dD6-o)

## 技術討論

### 使用PMA來控制物理內存區間內對非對齊的內存操作核原子操作的控制

在12月21日的簡報中我們提及了關於“使用硬件支持非對齊內存訪問的處理器必須支持對非對齊地址的原子操作”的爭議。
現在看來，物理內存空間的屬性標誌已經較好地規定了壹個物理空間上對非對齊操作的處理。
具體來說:

* 如果PMA規定禁止非對齊操作，所有的非對齊操作都會引發訪問異常(access exception)。
* 如果PMA規定禁止非對齊原子操作，非對齊原子操作將會觸發存儲異常(store access exception)。
  非對齊的壹般內存操作仍然被允許，可被硬件已非原子方式執行或陷入軟件處理。
* 如果PMA規定允許非對齊原子操作，所有的非對齊內存訪問都由硬件完成。
* 如果PMA規定允許非對齊原子操作，但是硬件不支持，則會觸發非對齊地址異常，陷入軟件處理。
* 也可以是上兩種的混合。

Andrew Waterman的原文:https://groups.google.com/a/groups.riscv.org/d/msg/isa-dev/J1udFtmPEwI/RtHERGbSBAAJ

## 代碼更新

### linux kernel 4.15-rc8 的更新。

這次的更新包含：

+ `__NR_riscv_flush_icache` 這個syscall 原本是要用VDSO，現在是user space就能使用。
+ defconfig現在有了serial console, virtio等基本內容
+ 去除掉部分的CONFIG_MMU ifdef，因為risc-v port 沒有nommu這個模式。

> Ok, another week has gone by, and here's the promised rc8.
> 
> I'm still hoping that this will be the last rc, despite all the
Meltdown and Spectre hoopla. But we will just have to see, it
obviously requires this upcoming week to not come with any huge
surprises.
> 
> The patches aren't huge, but architecture updates do end up being a
largish part. That's partly due to the x86 "retpoline" support (well,
the basic stuff that is uncontested), but also because the powerpc
people decided they wanted to play too, so there's some low-level
kernel entry changes there too. Aren't we lucky?
> 
> Oh, and there's a small RISC-V update too.

Link: 更多細節請訪問[LKML](https://lkml.org/lkml/2018/1/14/210)

## 安全點評

### 總結熔斷(Meltdown)和幽靈(Spectre)漏洞

繼月初簡報中報道的英特爾驚天漏洞，現在該漏洞的各具體細節都已經過了壹系列的討論。現在我們來大概總結壹下。

這次總共爆出了三個漏洞，我們來分別說壹說:

#### 熔斷漏洞 CVE-2017-5754:內存數據訪問的權限缺失

處理器為了提高性能，往往會預取(prefetch或者speculative access)內存數據並預測執行代碼。
現在發現，英特爾處理器在預取數據的時候，並沒有及時對數據頁的權限做檢查，導致底權限的代碼能夠預取高權限的數據並使用該數據執行預測執行的代碼。
這種優化導致跨權讀取的數據被放入緩存，並存入物理寄存器引發更多的預測執行痕跡。
通過緩存側信道，攻擊者獲得緩存內的數據和預測執行的痕跡，即可猜出跨權數據。

為了修復該漏洞，各大操作系統廠商都在積極添加內核頁表分離(KPTI)補丁。該方案旨在分離用戶和系統地址空間。
這樣預取跨權數據時會因為頁表缺失而失敗，從而堵上側信道的數據來源。
由於當前處理器（主要是英特爾處理器）不直接支持單獨的系統頁表寄存器，導致內核上下文切換時會強迫刷新TLB，造成性能下降。
新壹代的處理器已添加PCID對系統頁表的支持，則不需要刷新TLB，則不會有明顯性能損失。

RISC-V指令集正在積極探討從指令集層面直接支持內核頁表分離，相信很快將納入特權指令集標準。
同時，支持亂序的RISC-V核BOOM由於使用Rocket-Chip的數據緩存設計，不會越權讀取跨權數據，天然不受熔斷漏洞的影響。

#### 幽靈漏洞 CVE-2017-5753:通過惡意訓練直接跳轉的分支預測從而預測執行內核代碼

現代處理器壹般都會通過分支預測器預取指令執行。攻擊者可以通過惡意訓練分支預測器然後導致處理器預測執行不該執行的代碼。
該漏洞如果被用於攻擊壹般會用於而已執行內核代碼從而造成內核數據泄露。

修復該漏洞可以在軟件強制在關鍵代碼區域內延遲分支預測從而降低預測執行代碼的數量。
英特爾的建議是在關鍵分支代碼之前添加LFENCE指令。
從硬件上也可以嘗試選擇性預測執行。比如在執行內核關鍵代碼區時直接關閉分支預測。

#### 幽靈漏洞 CVE-2017-5715:通過惡意訓練間接跳轉的跳轉目標預測從而預測執行內核代碼或用戶代碼

現代處理器不光能分支預測，還能直接預測分支跳轉核間接跳轉的目標地址，從而達到對間接跳轉的預取指支持。
攻擊者則利用該特性，惡意訓練對跳轉目標的預測器(BTB)，達到跳轉到任意代碼的目的。

從軟件上修復，可以使用特殊的函數調用方式執行關鍵函數以確保關鍵函數的執行不能由跳轉目標預測決定。
從硬件上，可以要求上下文切換時清空BTB，這則直接避免了跨進程或跨優先級的惡意跳轉目標訓練。
對於利用該漏洞直接預測執行用戶代碼，可以用英特爾的SMEP核SMAP特性堵上直接使用用戶代碼對內核的代碼註入。

## 實用資料

### RISC-V debug spec的介紹

HelloWorld 最近在 IT 鐵人賽上連載了壹系列關於RISC-V  debug spec 和openocd的文章。有興趣研究debug spec 和其openocd實作的可以參考。另外，NonerKao也在鐵人賽上連載了壹系列關於RISC-V assembly 的文章。對於elf,nn,as 或是相關工具有興趣的朋友可以看看。

Links:

- [關於 debug spec的文章](https://ithelp.ithome.com.tw/articles/10195208)
- [關於 RISC-V assembly 的文章](https://ithelp.ithome.com.tw/articles/10195213)

### 芯片編譯公眾號的開篇——RISC-V Tools編譯安裝三部曲

李浩同學在這個公眾號中手把手的介紹了怎麽編譯與安裝RISC-V tools。不過小編還是期待有好心人能早日釋出pre-built版本啊，最好是能用apt-get isntall就拿到更好。

Links: 

- [Part1](http://mp.weixin.qq.com/s/8CAt_yzvKJqTQQjx5Y0kPA)
- [Part2](http://mp.weixin.qq.com/s/174itjgvFS1_ptPUTK9tTQ)
- [Part3](http://mp.weixin.qq.com/s/z90DqX9lG0fYowZZXoS1Cw)

## 行業視角

### The Bisquick Alternative - SiFive Uses RISC-V to Simplify SoC Creation

微處理器領域的資深編輯和分析師Jim Turley在EE Journal上用生動詼諧的語言發表了他對RISC-V的壹些看法。他首先提到了SiFive目前正在做的事情，展望了在未來定制化芯片時代或許不久就會到來。最後他對RISC-V在簡潔性和平衡性上也表示贊同。

> Everybody wants their own custom or semi-custom device, but not everyone is equipped to design or build one, the company believes. Kang compares his customer base to programmers creating new smartphone apps. They’re good programmers, but they don’t know – or need to know – everything about how smartphones are put together. It’s enough to know what you want, not necessarily all the steps involved in making it happen. Today, anyone developing a custom chip has to be deeply knowledgeable about each step of design, testing, verification, and fabrication. SiFive is hoping to dumb that down a bit.
> 
> In the process, the company uses RISC-V as a configurable part of its IP portfolio. Again, the company doesn’t expect its customers to be microprocessor aficionados, or to have strong ideas about how to customize their CPU. That’s what SiFive is for. They can recommend the changes, if any, that will benefit the customer’s application, and then make those changes happen. Along the way, SiFive will surround the CPU with its in-house IP, produce a complete design, and fab it for you at TSMC. Just add water.
> 
> ...
> 
> It’s right there in the name: RISC-V. As in, “reduced instruction set.” The whole point behind any RISC architecture is simplicity; that you can do more with less. Superfluous instructions aren’t just unnecessary; they’re bad things. Gratuitous features just add hardware complexity and slow down the pipeline. John von Neumann posited that computers really need only three operations; anything beyond that is window-dressing. Today’s RISC machines aren’t quite that Spartan, but the point is still valid. RISC-V, like most other RISC architectures, is already supposed to be “just right,” neither too simple nor too complicated. Meddling with that would seem to defeat the purpose.
> 
> Still, SiFive is happy to let you experiment. Maybe you’ll discover that one custom feature that radically alters your system’s performance, or security, or power consumption. Or maybe you’re happy with the standard configuration. Either way, SiFive can make your SoC dreams come true. You can have your pancake and eat it, too.

Link: [The Bisquick Alternative: SiFive Uses RISC-V to Simplify SoC Creation](https://www.eejournal.com/article/the-bisquick-alternative/)

### MIPS Is Back, With An Eye on AI

MIPS重回矽谷，得到了新的VC的投資並且開始招兵買馬，EETime的這篇文章采訪了多為業內人士講述了這幾年MIPS所經歷的種種，

> Lost identity, foot print
> 
> While MIPS was under Imagination Technologies’ roof, it lost focus, its own identity and its footprint on the market. Bemanian acknowledged during the interview that many MIPS engineers felt as though they were forced into becoming what they were not in order to support its parent company. Imagination had hoped MIPS could be the processing core in the mobile market. “We felt as though we lost our heritage,” Bemanian said. 
> 
> ...
> 
> Krewell added, “What's missing is mainstream operating system support (Android and Windows). Even embedded OS support is starting to wane.” Further, the problem, as he sees it, is “that the trajectory for MIPS was heading in the wrong direction and with the rise of RISC-V, there was less and less reason to support MIPS as an alternative to ARM.”

MIPS似乎也打算緊隨潮流的參與到AI的浪潮中，另壹件值得關註的事情是MIPS的創始人之壹John Hennessy也強勢回歸!

> In his view, MIPS’ versatility and efficiency will work to MIPS' advantage as it moves deeper into the AI market. MIPS can handle payload in the data plane, but will also be very effective in managing data in the control plane on the edge. “MIPS can be a part of inference engines or it can be used to manage accelerators around GPUs and FPGAs as well,” Bemanian said. 
> 
> ...
> 
> In a statement, Hennessy said, “With the emergence of AI in applications that will touch all of our lives in ways we can’t yet begin to fathom, this is an incredibly exciting time to see MIPS position themselves in the epicenter of the AI universe.” He emphasized the initial simplicity, efficiency and extensibility of the MIPS architecture will provide “advantages for an ever-changing range of applications.”

Link: [MIPS Is Back, With An Eye on AI](https://www.eetimes.com/document.asp?doc_id=1332858)

## CNRV網站更新

- [5cdd56f](https://github.com/cnrv/home/commit/5cdd56f83dd851f026e0bb9f0e1b9ce493882701)
  添加繁體版的CC-BY-SA授權
- [76893ca](https://github.com/cnrv/home/commit/76893ca806371020d4a3f6e39b3e6f3beda612f3)
  加上Debian, Fedora, C libraries的資料
- [5ee9c40](https://github.com/cnrv/home/commit/5ee9c406f5fb4db7fbb845d84cd50e92a8b653ee)
  資料頁添加語言支持
- [7f1bad4](https://github.com/cnrv/home/commit/7f1bad40ea9f1b5872c6078e648eaaa4c3886fc5)
  資料頁添加BottleRocket

## 暴走事件

### 二月

+ [FOSDEM'18](https://fosdem.org/2018/) 2018年2月3-4日，FOSDEM (Free and Open Source Developers’ European Meeting)將在比利時的布魯塞爾舉行。

+ [PULP WORKSHOP AT HPCA2018](http://pulp-platform.org/hpca2018) 2018年2月25日，在維也納的HPCA中，會有壹場跟Pulp 有關的Workshop。PULP小組會介紹PULP最新的發展，和他們未來的走向，包括  PULP-CAPI (Coherent Accelerator Processor Interface) 和 Ariane （Next generation of 64-bit RISC-V implementations）等。詳情可參考 pulpino mailing list 中的 < PULP newsletter - 4Q2017 >。

+ [Embedded World 2018](http://www.embedded-world.eu/program.html) 2018年2月27日，在德國 Nuremberg 的 Embedded world會有壹整天跟RISC-V有關的演講。包括 Microsemi, Mentor Graphics等公司都會給演講。AMD的CTO Mark Papermaster 也會給壹個 Conference Keynote。

### 五月
+ [8th risc-v workshop](https://riscv.org/workshops/) 第八次risc-v workshop將在5月7-10日在西班牙舉辦。

## 招聘簡訊

_CNRV提供為行業公司提供公益性質的壹句話的招聘信息發布，若有任何體系結構、IC設計、軟件開發的招聘信息，歡迎聯系我們！_

----

整理編集: 宋威、黃柏瑋、郭雄飛 

特別感謝：黃銳

----

**歡迎關註微信公眾號CNRV，接收最新最時尚的RISC-V訊息！**

![CNRV微信公眾號](/assets/images/cnrv_qr.png)

----

<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/tw/"><img alt="創用 CC 授權條款" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-sa/3.0/tw/88x31.png" /></a><br />本著作系採用<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/tw/">創用 CC 姓名標示-非商業性-相同方式分享 3.0 臺灣 授權條款</a>授權.

