Info: constrained 'hwclk' to bel 'X24/Y0/io1'
Info: constrained 'dht11_data' to bel 'X0/Y11/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       38 LCs used as LUT4 only
Info:       26 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        1 LCs used as DFF only
Info: Packing carries..
Info:        2 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk (fanout 22)
Info: promoting startModule.counter_SB_DFFESR_Q_R[2] [reset] (fanout 19)
Info: promoting startModule.counter_SB_DFFESR_Q_E [cen] (fanout 19)
Info: promoting hwclk$SB_IO_IN (fanout 5)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0xc686187e

Info: Device utilisation:
Info: 	         ICESTORM_LC:    71/ 7680     0%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     2/  256     0%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 2 cells based on constraints.
Info: Creating initial analytic placement for 54 cells, random placement wirelen = 1959.
Info:     at initial placer iter 0, wirelen = 23
Info:     at initial placer iter 1, wirelen = 23
Info:     at initial placer iter 2, wirelen = 22
Info:     at initial placer iter 3, wirelen = 23
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 26, spread = 216, legal = 225; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 219, spread = 236, legal = 277; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 24, spread = 234, legal = 257; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 37, spread = 255, legal = 258; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 249, spread = 250, legal = 259; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 28, spread = 237, legal = 263; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 40, spread = 221, legal = 238; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 231, spread = 237, legal = 238; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 26, spread = 172, legal = 230; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 42, spread = 160, legal = 183; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 176, spread = 176, legal = 185; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 23, spread = 173, legal = 214; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 65, spread = 183, legal = 191; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 167, spread = 184, legal = 210; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 23, spread = 201, legal = 234; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 71, spread = 187, legal = 212; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 173, spread = 206, legal = 230; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 23, spread = 192, legal = 213; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 59, spread = 170, legal = 182; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 160, spread = 161, legal = 182; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 23, spread = 197, legal = 221; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 57, spread = 173, legal = 188; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 168, spread = 168, legal = 188; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 23, spread = 197, legal = 224; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 57, spread = 169, legal = 197; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 177, spread = 177, legal = 229; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 25, spread = 194, legal = 212; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 60, spread = 173, legal = 191; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 174, spread = 175, legal = 224; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 32, spread = 202, legal = 215; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 56, spread = 178, legal = 198; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 183, spread = 184, legal = 196; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 31, spread = 178, legal = 205; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 54, spread = 196, legal = 193; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 175, spread = 176, legal = 193; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 31, spread = 173, legal = 191; time = 0.00s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 55, spread = 156, legal = 161; time = 0.00s
Info:     at iteration #13, type SB_GB: wirelen solved = 147, spread = 150, legal = 196; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 30, spread = 196, legal = 209; time = 0.00s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 52, spread = 160, legal = 166; time = 0.00s
Info:     at iteration #14, type SB_GB: wirelen solved = 152, spread = 155, legal = 202; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 30, spread = 166, legal = 176; time = 0.00s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 52, spread = 185, legal = 187; time = 0.00s
Info:     at iteration #15, type SB_GB: wirelen solved = 172, spread = 175, legal = 225; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 31, spread = 193, legal = 200; time = 0.00s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 53, spread = 152, legal = 171; time = 0.00s
Info:     at iteration #16, type SB_GB: wirelen solved = 150, spread = 168, legal = 169; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 32, spread = 197, legal = 199; time = 0.00s
Info:     at iteration #17, type ICESTORM_LC: wirelen solved = 54, spread = 154, legal = 172; time = 0.00s
Info:     at iteration #17, type SB_GB: wirelen solved = 157, spread = 157, legal = 205; time = 0.00s
Info:     at iteration #17, type ALL: wirelen solved = 33, spread = 165, legal = 177; time = 0.00s
Info:     at iteration #18, type ICESTORM_LC: wirelen solved = 50, spread = 172, legal = 213; time = 0.00s
Info:     at iteration #18, type SB_GB: wirelen solved = 196, spread = 199, legal = 215; time = 0.00s
Info:     at iteration #18, type ALL: wirelen solved = 31, spread = 212, legal = 241; time = 0.00s
Info:     at iteration #19, type ICESTORM_LC: wirelen solved = 74, spread = 160, legal = 173; time = 0.00s
Info:     at iteration #19, type SB_GB: wirelen solved = 160, spread = 165, legal = 175; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 51, spread = 194, legal = 213; time = 0.00s
Info: HeAP Placer Time: 0.09s
Info:   of which solving equations: 0.07s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 38, wirelen = 176
Info:   at iteration #5: temp = 0.000000, timing cost = 39, wirelen = 152
Info:   at iteration #10: temp = 0.000000, timing cost = 33, wirelen = 131
Info:   at iteration #15: temp = 0.000000, timing cost = 37, wirelen = 123
Info:   at iteration #19: temp = 0.000000, timing cost = 38, wirelen = 120 
Info: SA placement time 0.04s

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 441.70 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk_$glb_clk': 164.15 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_$glb_clk -> <async>: 1.13 ns

Info: Checksum: 0x94007943

Info: Routing..
Info: Setting up routing queue.
Info: Routing 243 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        359 |       86        256 |   86   256 |         0|       0.05       0.05|
Info: Routing complete.
Info: Router1 time 0.05s
Info: Checksum: 0xeac20515

Info: Critical path report for clock 'hwclk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source frequencyDivider.count_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.O
Info:  0.6  1.1    Net frequencyDivider.count[2] (5,4) -> (5,4)
Info:                Sink frequencyDivider.count_SB_DFFSR_Q_R_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  top.v:27.5-30.2
Info:                  ./freqDiv.v:25.16-25.25
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.4  1.6  Source frequencyDivider.count_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.7  3.2    Net frequencyDivider.count_SB_DFFSR_Q_R (5,4) -> (5,3)
Info:                Sink frequencyDivider.CLK_OUT_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  3.3  Setup frequencyDivider.CLK_OUT_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info: 1.1 ns logic, 2.3 ns routing

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_14_LC.O
Info:  0.6  1.1    Net startModule.counter[14] (1,9) -> (1,9)
Info:                Sink startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  top.v:32.13-37.2
Info:                  ./StartModule.v:20.11-20.18
Info:  0.4  1.6  Source startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.0  2.5    Net startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1] (1,9) -> (1,11)
Info:                Sink startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  2.8  Source startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  0.6  3.4    Net startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1] (1,11) -> (1,11)
Info:                Sink startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.8  Source startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.6  4.4    Net startModule.counter_SB_DFFESR_Q_R[1] (1,11) -> (1,11)
Info:                Sink startModule.states_SB_DFFESS_Q_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.8  Source startModule.states_SB_DFFESS_Q_E_SB_LUT4_O_LC.O
Info:  1.2  6.1    Net startModule.states_SB_DFFESS_Q_E (1,11) -> (1,11)
Info:                Sink startModule.states_SB_DFFESS_Q_DFFLC.CEN
Info:  0.1  6.2  Setup startModule.states_SB_DFFESS_Q_DFFLC.CEN
Info: 2.2 ns logic, 4.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source startModule.selector_SB_DFFE_Q_D_SB_LUT4_O_LC.O
Info:  0.6  1.1    Net startModule.selector[0] (1,12) -> (0,11)
Info:                Sink dht11_data$sb_io.OUTPUT_ENABLE
Info:                Defined in:
Info:                  top.v:32.13-37.2
Info:                  ./StartModule.v:10.10-10.18
Info: 0.5 ns logic, 0.6 ns routing

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 298.51 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk_$glb_clk': 162.05 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_$glb_clk -> <async>: 1.13 ns

Info: Program finished normally.
