\hypertarget{group___peripheral__memory__map}{}\doxysection{Peripheral\+\_\+memory\+\_\+map}
\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}~0x10000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}~0x2001\+C000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}~0x40024000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}~0x\+A0000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~0x22000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~0x22380000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~0x42000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~0x42480000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}}~0x080\+F\+F\+F\+F\+F\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE}}~0x1\+F\+F\+F7800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+E\+ND}}~0x1\+F\+F\+F7\+A0\+F\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}~0x1000\+F\+F\+F\+F\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x00010000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x5000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x5400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x5800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x5\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x6400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x6800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x7000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x7400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{A\+D\+C123\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{A\+D\+C123\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+B\+A\+SE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x6000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x028\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x070\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x088\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x0\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x0\+B8\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x6400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x028\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x070\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x088\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x0\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x0\+B8\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x8000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}} + 0x0100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}} + 0x0700\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x50000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x60800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0104\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0060\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x00\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}~0x\+E0042000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~0x40040000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~0x50000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}~0x000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}~0x900\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}~0x\+B00\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}~0x440\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}~0x500\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}~0x\+E00\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{U\+I\+D\+\_\+\+B\+A\+SE}}~0x1\+F\+F\+F7\+A10\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{F\+L\+A\+S\+H\+S\+I\+Z\+E\+\_\+\+B\+A\+SE}}~0x1\+F\+F\+F7\+A22\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+SE}}~0x1\+F\+F\+F7\+B\+F0\+UL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}\label{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC123\_COMMON\_BASE@{ADC123\_COMMON\_BASE}}
\index{ADC123\_COMMON\_BASE@{ADC123\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ADC123\_COMMON\_BASE}{ADC123\_COMMON\_BASE}}
{\footnotesize\ttfamily \#define A\+D\+C123\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2300\+UL)}



Definition at line 970 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ADC1\_BASE}{ADC1\_BASE}}
{\footnotesize\ttfamily \#define A\+D\+C1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2000\+UL)}



Definition at line 967 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC2\_BASE@{ADC2\_BASE}}
\index{ADC2\_BASE@{ADC2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ADC2\_BASE}{ADC2\_BASE}}
{\footnotesize\ttfamily \#define A\+D\+C2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2100\+UL)}



Definition at line 968 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC3\_BASE@{ADC3\_BASE}}
\index{ADC3\_BASE@{ADC3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ADC3\_BASE}{ADC3\_BASE}}
{\footnotesize\ttfamily \#define A\+D\+C3\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2200\+UL)}



Definition at line 969 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC\_BASE@{ADC\_BASE}}
\index{ADC\_BASE@{ADC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ADC\_BASE}{ADC\_BASE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+B\+A\+SE~\mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{A\+D\+C123\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+B\+A\+SE}}}



Definition at line 972 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}}
\index{AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{AHB1PERIPH\_BASE}{AHB1PERIPH\_BASE}}
{\footnotesize\ttfamily \#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x00020000\+UL)}



Definition at line 930 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x10000000\+UL)}

A\+P\+B1 peripherals 

Definition at line 931 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB1PERIPH\_BASE@{APB1PERIPH\_BASE}}
\index{APB1PERIPH\_BASE@{APB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{APB1PERIPH\_BASE}{APB1PERIPH\_BASE}}
{\footnotesize\ttfamily \#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}}



Definition at line 928 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB2PERIPH\_BASE@{APB2PERIPH\_BASE}}
\index{APB2PERIPH\_BASE@{APB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{APB2PERIPH\_BASE}{APB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x00010000\+UL)}



Definition at line 929 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{BKPSRAM\_BASE}{BKPSRAM\_BASE}}
{\footnotesize\ttfamily \#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~0x40024000\+UL}

Backup S\+R\+A\+M(4 K\+B) base address in the alias region ~\newline
 

Definition at line 912 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}\label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}}
\index{BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{BKPSRAM\_BB\_BASE}{BKPSRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~0x42480000\+UL}

Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region ~\newline
 

Definition at line 917 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CAN1\_BASE@{CAN1\_BASE}}
\index{CAN1\_BASE@{CAN1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{CAN1\_BASE}{CAN1\_BASE}}
{\footnotesize\ttfamily \#define C\+A\+N1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x6400\+UL)}



Definition at line 957 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CAN2\_BASE@{CAN2\_BASE}}
\index{CAN2\_BASE@{CAN2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{CAN2\_BASE}{CAN2\_BASE}}
{\footnotesize\ttfamily \#define C\+A\+N2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x6800\+UL)}



Definition at line 958 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}}
{\footnotesize\ttfamily \#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~0x10000000\+UL}

C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region ~\newline
 

Definition at line 908 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}\label{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_END@{CCMDATARAM\_END}}
\index{CCMDATARAM\_END@{CCMDATARAM\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{CCMDATARAM\_END}{CCMDATARAM\_END}}
{\footnotesize\ttfamily \#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~0x1000\+F\+F\+F\+F\+UL}

C\+CM data R\+AM end address ~\newline
 

Definition at line 921 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRC\_BASE@{CRC\_BASE}}
\index{CRC\_BASE@{CRC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{CRC\_BASE}{CRC\_BASE}}
{\footnotesize\ttfamily \#define C\+R\+C\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3000\+UL)}



Definition at line 991 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DAC\_BASE}{DAC\_BASE}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x7400\+UL)}

A\+P\+B2 peripherals 

Definition at line 960 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~0x\+E0042000\+UL}

U\+SB registers base address 

Definition at line 1030 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DCMI\_BASE@{DCMI\_BASE}}
\index{DCMI\_BASE@{DCMI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DCMI\_BASE}{DCMI\_BASE}}
{\footnotesize\ttfamily \#define D\+C\+M\+I\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x50000\+UL)}



Definition at line 1019 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_BASE@{DMA1\_BASE}}
\index{DMA1\_BASE@{DMA1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_BASE}{DMA1\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x6000\+UL)}



Definition at line 994 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}}
\index{DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream0\_BASE}{DMA1\_Stream0\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x010\+UL)}



Definition at line 995 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}}
\index{DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream1\_BASE}{DMA1\_Stream1\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x028\+UL)}



Definition at line 996 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}}
\index{DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream2\_BASE}{DMA1\_Stream2\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x040\+UL)}



Definition at line 997 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}}
\index{DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream3\_BASE}{DMA1\_Stream3\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x058\+UL)}



Definition at line 998 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}}
\index{DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream4\_BASE}{DMA1\_Stream4\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x070\+UL)}



Definition at line 999 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}}
\index{DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream5\_BASE}{DMA1\_Stream5\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x088\+UL)}



Definition at line 1000 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}}
\index{DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream6\_BASE}{DMA1\_Stream6\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x0\+A0\+UL)}



Definition at line 1001 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}}
\index{DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream7\_BASE}{DMA1\_Stream7\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}} + 0x0\+B8\+UL)}



Definition at line 1002 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_BASE@{DMA2\_BASE}}
\index{DMA2\_BASE@{DMA2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_BASE}{DMA2\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x6400\+UL)}



Definition at line 1003 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}}
\index{DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream0\_BASE}{DMA2\_Stream0\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x010\+UL)}



Definition at line 1004 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}}
\index{DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream1\_BASE}{DMA2\_Stream1\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x028\+UL)}



Definition at line 1005 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}}
\index{DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream2\_BASE}{DMA2\_Stream2\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x040\+UL)}



Definition at line 1006 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}}
\index{DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream3\_BASE}{DMA2\_Stream3\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x058\+UL)}



Definition at line 1007 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}}
\index{DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream4\_BASE}{DMA2\_Stream4\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x070\+UL)}



Definition at line 1008 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}}
\index{DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream5\_BASE}{DMA2\_Stream5\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x088\+UL)}



Definition at line 1009 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}}
\index{DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream6\_BASE}{DMA2\_Stream6\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x0\+A0\+UL)}



Definition at line 1010 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}}
\index{DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream7\_BASE}{DMA2\_Stream7\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}} + 0x0\+B8\+UL)}



Definition at line 1011 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_BASE@{ETH\_BASE}}
\index{ETH\_BASE@{ETH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ETH\_BASE}{ETH\_BASE}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x8000\+UL)}



Definition at line 1012 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_DMA\_BASE@{ETH\_DMA\_BASE}}
\index{ETH\_DMA\_BASE@{ETH\_DMA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ETH\_DMA\_BASE}{ETH\_DMA\_BASE}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}} + 0x1000\+UL)}

A\+H\+B2 peripherals 

Definition at line 1016 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_MAC\_BASE@{ETH\_MAC\_BASE}}
\index{ETH\_MAC\_BASE@{ETH\_MAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ETH\_MAC\_BASE}{ETH\_MAC\_BASE}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}})}



Definition at line 1013 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_MMC\_BASE@{ETH\_MMC\_BASE}}
\index{ETH\_MMC\_BASE@{ETH\_MMC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ETH\_MMC\_BASE}{ETH\_MMC\_BASE}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}} + 0x0100\+UL)}



Definition at line 1014 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_PTP\_BASE@{ETH\_PTP\_BASE}}
\index{ETH\_PTP\_BASE@{ETH\_PTP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{ETH\_PTP\_BASE}{ETH\_PTP\_BASE}}
{\footnotesize\ttfamily \#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}} + 0x0700\+UL)}



Definition at line 1015 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!EXTI\_BASE@{EXTI\_BASE}}
\index{EXTI\_BASE@{EXTI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{EXTI\_BASE}{EXTI\_BASE}}
{\footnotesize\ttfamily \#define E\+X\+T\+I\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3\+C00\+UL)}



Definition at line 976 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~0x08000000\+UL}

\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)}} base address in the alias region ~\newline
 

Definition at line 907 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_END@{FLASH\_END}}
\index{FLASH\_END@{FLASH\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_END}{FLASH\_END}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+E\+ND~0x080\+F\+F\+F\+F\+F\+UL}

F\+L\+A\+SH end address ~\newline
 

Definition at line 918 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}\label{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}}
\index{FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_OTP\_BASE}{FLASH\_OTP\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE~0x1\+F\+F\+F7800\+UL}

Base address of \+: (up to 528 Bytes) embedded F\+L\+A\+SH O\+TP Area ~\newline
 

Definition at line 919 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}\label{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_END@{FLASH\_OTP\_END}}
\index{FLASH\_OTP\_END@{FLASH\_OTP\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_OTP\_END}{FLASH\_OTP\_END}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+E\+ND~0x1\+F\+F\+F7\+A0\+F\+UL}

End address of \+: (up to 528 Bytes) embedded F\+L\+A\+SH O\+TP Area ~\newline
 

Definition at line 920 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3\+C00\+UL)}



Definition at line 993 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}\label{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASHSIZE\_BASE}{FLASHSIZE\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+S\+I\+Z\+E\+\_\+\+B\+A\+SE~0x1\+F\+F\+F7\+A22\+UL}

F\+L\+A\+SH Size register base address ~\newline
 

Definition at line 1049 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}\label{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}}
\index{FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank1\_R\_BASE}{FSMC\_Bank1\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0000\+UL)}



Definition at line 1023 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}\label{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}}
\index{FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank1E\_R\_BASE}{FSMC\_Bank1E\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0104\+UL)}



Definition at line 1024 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}\label{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank2\_3\_R\_BASE@{FSMC\_Bank2\_3\_R\_BASE}}
\index{FSMC\_Bank2\_3\_R\_BASE@{FSMC\_Bank2\_3\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank2\_3\_R\_BASE}{FSMC\_Bank2\_3\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0060\+UL)}



Definition at line 1025 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}\label{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}}
\index{FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank4\_R\_BASE}{FSMC\_Bank4\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x00\+A0\+UL)}

Debug M\+CU registers base address 

Definition at line 1026 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}\label{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_R\_BASE@{FSMC\_R\_BASE}}
\index{FSMC\_R\_BASE@{FSMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FSMC\_R\_BASE}{FSMC\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~0x\+A0000000\+UL}

F\+S\+MC registers base address ~\newline
 

Definition at line 913 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOA\_BASE}{GPIOA\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0000\+UL)}



Definition at line 982 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOB\_BASE}{GPIOB\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0400\+UL)}



Definition at line 983 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOC\_BASE}{GPIOC\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0800\+UL)}



Definition at line 984 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOD\_BASE}{GPIOD\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0\+C00\+UL)}



Definition at line 985 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOE\_BASE}{GPIOE\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1000\+UL)}



Definition at line 986 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1400\+UL)}



Definition at line 987 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOG\_BASE@{GPIOG\_BASE}}
\index{GPIOG\_BASE@{GPIOG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOG\_BASE}{GPIOG\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1800\+UL)}



Definition at line 988 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOH\_BASE}{GPIOH\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1\+C00\+UL)}



Definition at line 989 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOI\_BASE@{GPIOI\_BASE}}
\index{GPIOI\_BASE@{GPIOI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{GPIOI\_BASE}{GPIOI\_BASE}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2000\+UL)}



Definition at line 990 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{I2C1\_BASE}{I2C1\_BASE}}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x5400\+UL)}



Definition at line 954 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{I2C2\_BASE}{I2C2\_BASE}}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x5800\+UL)}



Definition at line 955 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x5\+C00\+UL)}



Definition at line 956 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}\label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2S2ext\_BASE@{I2S2ext\_BASE}}
\index{I2S2ext\_BASE@{I2S2ext\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{I2S2ext\_BASE}{I2S2ext\_BASE}}
{\footnotesize\ttfamily \#define I2\+S2ext\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3400\+UL)}



Definition at line 946 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}\label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2S3ext\_BASE@{I2S3ext\_BASE}}
\index{I2S3ext\_BASE@{I2S3ext\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{I2S3ext\_BASE}{I2S3ext\_BASE}}
{\footnotesize\ttfamily \#define I2\+S3ext\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4000\+UL)}



Definition at line 949 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!IWDG\_BASE@{IWDG\_BASE}}
\index{IWDG\_BASE@{IWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{IWDG\_BASE}{IWDG\_BASE}}
{\footnotesize\ttfamily \#define I\+W\+D\+G\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3000\+UL)}



Definition at line 945 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}\label{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PACKAGE\_BASE}{PACKAGE\_BASE}}
{\footnotesize\ttfamily \#define P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+SE~0x1\+F\+F\+F7\+B\+F0\+UL}

Package size register base address ~\newline
 

Definition at line 1050 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~0x40000000\+UL}

Peripheral base address in the alias region ~\newline
 

Definition at line 911 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~0x42000000\+UL}

Peripheral base address in the bit-\/band region ~\newline
 

Definition at line 916 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PWR\_BASE}{PWR\_BASE}}
{\footnotesize\ttfamily \#define P\+W\+R\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x7000\+UL)}



Definition at line 959 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{RCC\_BASE}{RCC\_BASE}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3800\+UL)}



Definition at line 992 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{RNG\_BASE}{RNG\_BASE}}
{\footnotesize\ttfamily \#define R\+N\+G\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x60800\+UL)}

F\+S\+MC Bankx registers base address 

Definition at line 1020 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{RTC\_BASE}{RTC\_BASE}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2800\+UL)}



Definition at line 943 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SDIO\_BASE@{SDIO\_BASE}}
\index{SDIO\_BASE@{SDIO\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SDIO\_BASE}{SDIO\_BASE}}
{\footnotesize\ttfamily \#define S\+D\+I\+O\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2\+C00\+UL)}



Definition at line 973 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SPI1\_BASE}{SPI1\_BASE}}
{\footnotesize\ttfamily \#define S\+P\+I1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3000\+UL)}



Definition at line 974 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI2\_BASE@{SPI2\_BASE}}
\index{SPI2\_BASE@{SPI2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SPI2\_BASE}{SPI2\_BASE}}
{\footnotesize\ttfamily \#define S\+P\+I2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3800\+UL)}



Definition at line 947 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI3\_BASE@{SPI3\_BASE}}
\index{SPI3\_BASE@{SPI3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SPI3\_BASE}{SPI3\_BASE}}
{\footnotesize\ttfamily \#define S\+P\+I3\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3\+C00\+UL)}



Definition at line 948 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~0x20000000\+UL}

S\+R\+A\+M1(112 K\+B) base address in the alias region ~\newline
 

Definition at line 909 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BB\_BASE}{SRAM1\_BB\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~0x22000000\+UL}

S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region ~\newline
 

Definition at line 914 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~0x2001\+C000\+UL}

S\+R\+A\+M2(16 K\+B) base address in the alias region ~\newline
 

Definition at line 910 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BB\_BASE}{SRAM2\_BB\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~0x22380000\+UL}

S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region ~\newline
 

Definition at line 915 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M\+\_\+\+B\+A\+SE~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}}



Definition at line 924 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}}

Peripheral memory map 

Definition at line 925 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SYSCFG\_BASE@{SYSCFG\_BASE}}
\index{SYSCFG\_BASE@{SYSCFG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_BASE}{SYSCFG\_BASE}}
{\footnotesize\ttfamily \#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x3800\+UL)}



Definition at line 975 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM10\_BASE@{TIM10\_BASE}}
\index{TIM10\_BASE@{TIM10\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM10\_BASE}{TIM10\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M10\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4400\+UL)}



Definition at line 978 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM11\_BASE@{TIM11\_BASE}}
\index{TIM11\_BASE@{TIM11\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM11\_BASE}{TIM11\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M11\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4800\+UL)}

A\+H\+B1 peripherals 

Definition at line 979 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM12\_BASE@{TIM12\_BASE}}
\index{TIM12\_BASE@{TIM12\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM12\_BASE}{TIM12\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M12\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1800\+UL)}



Definition at line 940 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM13\_BASE@{TIM13\_BASE}}
\index{TIM13\_BASE@{TIM13\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM13\_BASE}{TIM13\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M13\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1\+C00\+UL)}



Definition at line 941 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM14\_BASE@{TIM14\_BASE}}
\index{TIM14\_BASE@{TIM14\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM14\_BASE}{TIM14\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M14\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2000\+UL)}



Definition at line 942 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM1\_BASE@{TIM1\_BASE}}
\index{TIM1\_BASE@{TIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM1\_BASE}{TIM1\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0000\+UL)}



Definition at line 963 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM2\_BASE@{TIM2\_BASE}}
\index{TIM2\_BASE@{TIM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM2\_BASE}{TIM2\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0000\+UL)}



Definition at line 934 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM3\_BASE@{TIM3\_BASE}}
\index{TIM3\_BASE@{TIM3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM3\_BASE}{TIM3\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M3\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0400\+UL)}



Definition at line 935 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM4\_BASE@{TIM4\_BASE}}
\index{TIM4\_BASE@{TIM4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM4\_BASE}{TIM4\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M4\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0800\+UL)}



Definition at line 936 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM5\_BASE@{TIM5\_BASE}}
\index{TIM5\_BASE@{TIM5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM5\_BASE}{TIM5\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M5\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0\+C00\+UL)}



Definition at line 937 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM6\_BASE@{TIM6\_BASE}}
\index{TIM6\_BASE@{TIM6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM6\_BASE}{TIM6\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M6\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1000\+UL)}



Definition at line 938 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM7\_BASE@{TIM7\_BASE}}
\index{TIM7\_BASE@{TIM7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM7\_BASE}{TIM7\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M7\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1400\+UL)}



Definition at line 939 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM8\_BASE@{TIM8\_BASE}}
\index{TIM8\_BASE@{TIM8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM8\_BASE}{TIM8\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M8\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x0400\+UL)}



Definition at line 964 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM9\_BASE@{TIM9\_BASE}}
\index{TIM9\_BASE@{TIM9\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{TIM9\_BASE}{TIM9\_BASE}}
{\footnotesize\ttfamily \#define T\+I\+M9\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4000\+UL)}



Definition at line 977 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART4\_BASE@{UART4\_BASE}}
\index{UART4\_BASE@{UART4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{UART4\_BASE}{UART4\_BASE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4\+C00\+UL)}



Definition at line 952 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART5\_BASE@{UART5\_BASE}}
\index{UART5\_BASE@{UART5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{UART5\_BASE}{UART5\_BASE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x5000\+UL)}



Definition at line 953 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}\label{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{UID\_BASE}{UID\_BASE}}
{\footnotesize\ttfamily \#define U\+I\+D\+\_\+\+B\+A\+SE~0x1\+F\+F\+F7\+A10\+UL}

Unique device ID register base address 

Definition at line 1048 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USART1\_BASE}{USART1\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1000\+UL)}



Definition at line 965 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USART2\_BASE}{USART2\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4400\+UL)}



Definition at line 950 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART3\_BASE@{USART3\_BASE}}
\index{USART3\_BASE@{USART3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USART3\_BASE}{USART3\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x4800\+UL)}



Definition at line 951 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART6\_BASE@{USART6\_BASE}}
\index{USART6\_BASE@{USART6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USART6\_BASE}{USART6\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x1400\+UL)}



Definition at line 966 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_DEVICE\_BASE@{USB\_OTG\_DEVICE\_BASE}}
\index{USB\_OTG\_DEVICE\_BASE@{USB\_OTG\_DEVICE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_DEVICE\_BASE}{USB\_OTG\_DEVICE\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~0x800\+UL}



Definition at line 1036 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_EP\_REG\_SIZE@{USB\_OTG\_EP\_REG\_SIZE}}
\index{USB\_OTG\_EP\_REG\_SIZE@{USB\_OTG\_EP\_REG\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_EP\_REG\_SIZE}{USB\_OTG\_EP\_REG\_SIZE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~0x20\+UL}



Definition at line 1039 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_FIFO\_BASE@{USB\_OTG\_FIFO\_BASE}}
\index{USB\_OTG\_FIFO\_BASE@{USB\_OTG\_FIFO\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_FIFO\_BASE}{USB\_OTG\_FIFO\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~0x1000\+UL}



Definition at line 1045 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_FIFO\_SIZE@{USB\_OTG\_FIFO\_SIZE}}
\index{USB\_OTG\_FIFO\_SIZE@{USB\_OTG\_FIFO\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_FIFO\_SIZE}{USB\_OTG\_FIFO\_SIZE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~0x1000\+UL}



Definition at line 1046 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}}
\index{USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_FS\_PERIPH\_BASE}{USB\_OTG\_FS\_PERIPH\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~0x50000000\+UL}



Definition at line 1033 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_GLOBAL\_BASE@{USB\_OTG\_GLOBAL\_BASE}}
\index{USB\_OTG\_GLOBAL\_BASE@{USB\_OTG\_GLOBAL\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_GLOBAL\_BASE}{USB\_OTG\_GLOBAL\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~0x000\+UL}



Definition at line 1035 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HOST\_BASE@{USB\_OTG\_HOST\_BASE}}
\index{USB\_OTG\_HOST\_BASE@{USB\_OTG\_HOST\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HOST\_BASE}{USB\_OTG\_HOST\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~0x400\+UL}



Definition at line 1040 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HOST\_CHANNEL\_BASE@{USB\_OTG\_HOST\_CHANNEL\_BASE}}
\index{USB\_OTG\_HOST\_CHANNEL\_BASE@{USB\_OTG\_HOST\_CHANNEL\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HOST\_CHANNEL\_BASE}{USB\_OTG\_HOST\_CHANNEL\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~0x500\+UL}



Definition at line 1042 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HOST\_CHANNEL\_SIZE@{USB\_OTG\_HOST\_CHANNEL\_SIZE}}
\index{USB\_OTG\_HOST\_CHANNEL\_SIZE@{USB\_OTG\_HOST\_CHANNEL\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HOST\_CHANNEL\_SIZE}{USB\_OTG\_HOST\_CHANNEL\_SIZE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~0x20\+UL}



Definition at line 1043 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HOST\_PORT\_BASE@{USB\_OTG\_HOST\_PORT\_BASE}}
\index{USB\_OTG\_HOST\_PORT\_BASE@{USB\_OTG\_HOST\_PORT\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HOST\_PORT\_BASE}{USB\_OTG\_HOST\_PORT\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~0x440\+UL}



Definition at line 1041 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_HS\_PERIPH\_BASE@{USB\_OTG\_HS\_PERIPH\_BASE}}
\index{USB\_OTG\_HS\_PERIPH\_BASE@{USB\_OTG\_HS\_PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HS\_PERIPH\_BASE}{USB\_OTG\_HS\_PERIPH\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~0x40040000\+UL}



Definition at line 1032 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_IN\_ENDPOINT\_BASE@{USB\_OTG\_IN\_ENDPOINT\_BASE}}
\index{USB\_OTG\_IN\_ENDPOINT\_BASE@{USB\_OTG\_IN\_ENDPOINT\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_IN\_ENDPOINT\_BASE}{USB\_OTG\_IN\_ENDPOINT\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~0x900\+UL}



Definition at line 1037 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_OUT\_ENDPOINT\_BASE@{USB\_OTG\_OUT\_ENDPOINT\_BASE}}
\index{USB\_OTG\_OUT\_ENDPOINT\_BASE@{USB\_OTG\_OUT\_ENDPOINT\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_OUT\_ENDPOINT\_BASE}{USB\_OTG\_OUT\_ENDPOINT\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~0x\+B00\+UL}



Definition at line 1038 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_OTG\_PCGCCTL\_BASE@{USB\_OTG\_PCGCCTL\_BASE}}
\index{USB\_OTG\_PCGCCTL\_BASE@{USB\_OTG\_PCGCCTL\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_PCGCCTL\_BASE}{USB\_OTG\_PCGCCTL\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~0x\+E00\+UL}



Definition at line 1044 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!WWDG\_BASE@{WWDG\_BASE}}
\index{WWDG\_BASE@{WWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{WWDG\_BASE}{WWDG\_BASE}}
{\footnotesize\ttfamily \#define W\+W\+D\+G\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x2\+C00\+UL)}



Definition at line 944 of file stm32f407xx.\+h.

