A FPGA implement of a coded lock written in Verilog HDL for my EE lab.
