config pc065b_fibv2_toplevel;
design uob_hep_pc065a_lib.pc065b_fibv2_toplevel:sim_sch_1;
liblist uob_hep_pc065a_lib, bris_cds_analogue, bris_cds_discrete, bris_cds_logic, bris_cds_special, bris_cds_standard, cnconnector, cndiscrete, cnpassive, cnpower, standard, cnmech, cninterface, cnmemory;
viewlist vhdl_model, hw_model, swift_model, vhdl_structural, vhdl_rtl, vhdl_behavioral, vhdl_system, mc_arch, pic_1, picopt_1, sim_sch_1, sch_1;
stoplist none;
endconfig
