{"vcs1":{"timestamp_begin":1747827897.821714465, "rt":9.32, "ut":9.49, "st":0.55}}
{"vcselab":{"timestamp_begin":1747827907.228830174, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747827907.667678850, "rt":0.40, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747827897.199143307}
{"VCS_COMP_START_TIME": 1747827897.199143307}
{"VCS_COMP_END_TIME": 1747827908.209554439}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488648}}
{"vcselab": {"peak_mem": 183888}}
