Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task1/lab11.srcs/sim_1/new/riscV_tb.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
