$date
	Tue Sep 30 23:58:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! regA_out [7:0] $end
$var wire 8 " regB_out [7:0] $end
$var reg 1 # add_test_failed $end
$var reg 1 $ clk $end
$var reg 1 % mov_test_failed $end
$var reg 1 & shl_test_failed $end
$scope module Comp $end
$var wire 1 $ clk $end
$var wire 8 ' const0 [7:0] $end
$var wire 8 ( const1 [7:0] $end
$var wire 8 ) dm_out_bus [7:0] $end
$var wire 8 * regB_out_bus [7:0] $end
$var wire 8 + regA_out_bus [7:0] $end
$var wire 4 , pc_out_bus [3:0] $end
$var wire 7 - opcode [6:0] $end
$var wire 8 . muxB_out_bus [7:0] $end
$var wire 8 / muxA_out_bus [7:0] $end
$var wire 8 0 k8 [7:0] $end
$var wire 15 1 im_out_bus [14:0] $end
$var wire 3 2 alu_s_sig [2:0] $end
$var wire 8 3 alu_out_bus [7:0] $end
$var wire 2 4 SB_sig [1:0] $end
$var wire 2 5 SA_sig [1:0] $end
$var wire 1 6 LB_sig $end
$var wire 1 7 LA_sig $end
$scope module ALU $end
$var wire 3 8 s [2:0] $end
$var wire 8 9 b [7:0] $end
$var wire 8 : a [7:0] $end
$var reg 8 ; out [7:0] $end
$upscope $end
$scope module CU $end
$var wire 1 7 LA $end
$var wire 1 6 LB $end
$var wire 2 < SA [1:0] $end
$var wire 2 = SB [1:0] $end
$var wire 3 > alu_s [2:0] $end
$var wire 7 ? opcode [6:0] $end
$var reg 1 @ la_r $end
$var reg 1 A lb_r $end
$var reg 3 B s_r [2:0] $end
$var reg 2 C sa_r [1:0] $end
$var reg 2 D sb_r [1:0] $end
$upscope $end
$scope module IM $end
$var wire 15 E out [14:0] $end
$var wire 4 F address [3:0] $end
$upscope $end
$scope module PC $end
$var wire 1 $ clk $end
$var reg 4 G pc [3:0] $end
$upscope $end
$scope module muxA $end
$var wire 8 H e2 [7:0] $end
$var wire 8 I e3 [7:0] $end
$var wire 2 J sel [1:0] $end
$var wire 8 K e1 [7:0] $end
$var wire 8 L e0 [7:0] $end
$var reg 8 M out [7:0] $end
$upscope $end
$scope module muxB $end
$var wire 8 N e1 [7:0] $end
$var wire 8 O e2 [7:0] $end
$var wire 8 P e3 [7:0] $end
$var wire 2 Q sel [1:0] $end
$var wire 8 R e0 [7:0] $end
$var reg 8 S out [7:0] $end
$upscope $end
$scope module regA $end
$var wire 1 $ clk $end
$var wire 8 T data [7:0] $end
$var wire 1 7 load $end
$var reg 8 U out [7:0] $end
$upscope $end
$scope module regB $end
$var wire 1 $ clk $end
$var wire 8 V data [7:0] $end
$var wire 1 6 load $end
$var reg 8 W out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 W
b101010 V
b0 U
b101010 T
b101010 S
b0 R
b10 Q
b0 P
b101010 O
b0 N
b0 M
b0 L
b0 K
b11 J
b0 I
b1 H
b0 G
b0 F
b1000101010 E
b10 D
b11 C
b11 B
0A
1@
b10 ?
b11 >
b10 =
b11 <
b101010 ;
b0 :
b101010 9
b11 8
17
06
b11 5
b10 4
b101010 3
b11 2
b1000101010 1
b101010 0
b0 /
b101010 .
b10 -
b0 ,
b0 +
b0 *
b0 )
b1 (
b0 '
0&
0%
0$
0#
b0 "
b0 !
$end
#1
b1111011 3
b1111011 ;
b1111011 T
b1111011 V
b1111011 .
b1111011 9
b1111011 S
16
1A
b11 2
b11 8
b11 >
b11 B
b10 4
b10 =
b10 Q
b10 D
b11 5
b11 <
b11 J
b11 C
07
0@
b1111011 0
b1111011 O
b11 -
b11 ?
b1101111011 1
b1101111011 E
b1 ,
b1 F
b1 G
b101010 !
b101010 +
b101010 L
b101010 U
1$
#2
0$
#3
b10 3
b10 ;
b10 T
b10 V
17
1@
b11 2
b11 8
b11 >
b11 B
b10 4
b10 =
b10 Q
b10 D
b11 5
b11 <
b11 J
b11 C
06
0A
b10 .
b10 9
b10 S
b10 0
b10 O
b10 -
b10 ?
b1111011 "
b1111011 *
b1111011 K
b1111011 R
b1111011 W
b1000000010 1
b1000000010 E
b10 ,
b10 F
b10 G
1$
#4
0$
#5
b11 3
b11 ;
b11 T
b11 V
b11 .
b11 9
b11 S
16
1A
b11 2
b11 8
b11 >
b11 B
b10 4
b10 =
b10 Q
b10 D
b11 5
b11 <
b11 J
b11 C
07
0@
b11 0
b11 O
b11 -
b11 ?
b1100000011 1
b1100000011 E
b11 ,
b11 F
b11 G
b10 !
b10 +
b10 L
b10 U
1$
#6
0$
#7
b10 /
b10 :
b10 M
b101 3
b101 ;
b101 T
b101 V
17
1@
b0 2
b0 8
b0 >
b0 B
b0 4
b0 =
b0 Q
b0 D
b0 5
b0 <
b0 J
b0 C
06
0A
b11 .
b11 9
b11 S
b0 0
b0 O
b100 -
b100 ?
b11 "
b11 *
b11 K
b11 R
b11 W
b10000000000 1
b10000000000 E
b100 ,
b100 F
b100 G
1$
#8
0$
#9
b101 .
b101 9
b101 S
b11 2
b11 8
b11 >
b11 B
b10 4
b10 =
b10 Q
b10 D
b11 5
b11 <
b11 J
b11 C
17
1@
b101 3
b101 ;
b101 T
b101 V
b101 0
b101 O
b10 -
b10 ?
b0 /
b0 :
b0 M
b1000000101 1
b1000000101 E
b101 ,
b101 F
b101 G
b101 !
b101 +
b101 L
b101 U
1$
#10
0$
#11
b1010 3
b1010 ;
b1010 T
b1010 V
b101 /
b101 :
b101 M
b11 .
b11 9
b11 S
b110 2
b110 8
b110 >
b110 B
b0 4
b0 =
b0 Q
b0 D
b0 5
b0 <
b0 J
b0 C
17
1@
b0 0
b0 O
b11100 -
b11100 ?
b1110000000000 1
b1110000000000 E
b110 ,
b110 F
b110 G
1$
#12
0$
#13
b0 2
b0 8
b0 >
b0 B
07
0@
b1101 3
b1101 ;
b1101 T
b1101 V
bx 0
bx O
bx -
bx ?
b1010 /
b1010 :
b1010 M
bx 1
bx E
b111 ,
b111 F
b111 G
b1010 !
b1010 +
b1010 L
b1010 U
1$
#14
0$
#15
b1000 ,
b1000 F
b1000 G
1$
#16
0$
#17
b1001 ,
b1001 F
b1001 G
1$
