<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3242" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3242{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3242{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3242{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3242{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t5_3242{left:69px;bottom:1039px;letter-spacing:0.13px;word-spacing:0.02px;}
#t6_3242{left:210px;bottom:1038px;letter-spacing:-0.1px;}
#t7_3242{left:69px;bottom:999px;letter-spacing:0.13px;}
#t8_3242{left:69px;bottom:975px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t9_3242{left:69px;bottom:958px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_3242{left:69px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tb_3242{left:69px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3242{left:69px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_3242{left:69px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3242{left:69px;bottom:866px;letter-spacing:-0.17px;word-spacing:-1.09px;}
#tf_3242{left:69px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tg_3242{left:69px;bottom:833px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_3242{left:69px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3242{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_3242{left:69px;bottom:774px;letter-spacing:-0.13px;}
#tk_3242{left:69px;bottom:735px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tl_3242{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3242{left:69px;bottom:670px;letter-spacing:0.13px;word-spacing:0.02px;}
#tn_3242{left:69px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_3242{left:69px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tp_3242{left:69px;bottom:613px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tq_3242{left:69px;bottom:588px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tr_3242{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#ts_3242{left:69px;bottom:554px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_3242{left:69px;bottom:538px;letter-spacing:-0.29px;word-spacing:-0.29px;}
#tu_3242{left:69px;bottom:513px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tv_3242{left:69px;bottom:473px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tw_3242{left:69px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_3242{left:69px;bottom:425px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ty_3242{left:69px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_3242{left:69px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_3242{left:69px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3242{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_3242{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3242{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3242{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3242{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3242{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3242{font-size:14px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3242" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3242Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3242" style="-webkit-user-select: none;"><object width="935" height="1210" data="3242/3242.svg" type="image/svg+xml" id="pdf3242" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3242" class="t s1_3242">6-52 </span><span id="t2_3242" class="t s1_3242">Vol. 3A </span>
<span id="t3_3242" class="t s2_3242">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3242" class="t s3_3242">Interrupt 18—Machine-Check Exception (#MC) </span>
<span id="t5_3242" class="t s4_3242">Exception Class </span><span id="t6_3242" class="t s5_3242">Abort. </span>
<span id="t7_3242" class="t s4_3242">Description </span>
<span id="t8_3242" class="t s6_3242">Indicates that the processor detected an internal machine error or a bus error, or that an external agent detected </span>
<span id="t9_3242" class="t s6_3242">a bus error. The machine-check exception is model-specific, available on the Pentium and later generations of </span>
<span id="ta_3242" class="t s6_3242">processors. The implementation of the machine-check exception is different between different processor families, </span>
<span id="tb_3242" class="t s6_3242">and these implementations may not be compatible with future Intel 64 or IA-32 processors. (Use the CPUID </span>
<span id="tc_3242" class="t s6_3242">instruction to determine whether this feature is present.) </span>
<span id="td_3242" class="t s6_3242">Bus errors detected by external agents are signaled to the processor on dedicated pins: the BINIT# and MCERR# </span>
<span id="te_3242" class="t s6_3242">pins on the Pentium 4, Intel Xeon, and P6 family processors and the BUSCHK# pin on the Pentium processor. When </span>
<span id="tf_3242" class="t s6_3242">one of these pins is enabled, asserting the pin causes error information to be loaded into machine-check registers </span>
<span id="tg_3242" class="t s6_3242">and a machine-check exception is generated. </span>
<span id="th_3242" class="t s6_3242">The machine-check exception and machine-check architecture are discussed in detail in Chapter 16, “Machine- </span>
<span id="ti_3242" class="t s6_3242">Check Architecture.” Also, see the data books for the individual processors for processor-specific hardware infor- </span>
<span id="tj_3242" class="t s6_3242">mation. </span>
<span id="tk_3242" class="t s4_3242">Exception Error Code </span>
<span id="tl_3242" class="t s6_3242">None. Error information is provided by machine-check MSRs. </span>
<span id="tm_3242" class="t s4_3242">Saved Instruction Pointer </span>
<span id="tn_3242" class="t s6_3242">For the Pentium 4 and Intel Xeon processors, the saved contents of extended machine-check state registers are </span>
<span id="to_3242" class="t s6_3242">directly associated with the error that caused the machine-check exception to be generated (see Section 16.3.1.2, </span>
<span id="tp_3242" class="t s6_3242">“IA32_MCG_STATUS MSR,” and Section 16.3.2.6, “IA32_MCG Extended Machine Check State MSRs”). </span>
<span id="tq_3242" class="t s6_3242">For the P6 family processors, if the EIPV flag in the MCG_STATUS MSR is set, the saved contents of CS and EIP </span>
<span id="tr_3242" class="t s6_3242">registers are directly associated with the error that caused the machine-check exception to be generated; if the flag </span>
<span id="ts_3242" class="t s6_3242">is clear, the saved instruction pointer may not be associated with the error (see Section 16.3.1.2, “IA32_MC- </span>
<span id="tt_3242" class="t s6_3242">G_STATUS MSR”). </span>
<span id="tu_3242" class="t s6_3242">For the Pentium processor, contents of the CS and EIP registers may not be associated with the error. </span>
<span id="tv_3242" class="t s4_3242">Program State Change </span>
<span id="tw_3242" class="t s6_3242">The machine-check mechanism is enabled by setting the MCE flag in control register CR4. </span>
<span id="tx_3242" class="t s6_3242">For the Pentium 4, Intel Xeon, P6 family, and Pentium processors, a program-state change always accompanies a </span>
<span id="ty_3242" class="t s6_3242">machine-check exception, and an abort class exception is generated. For abort exceptions, information about the </span>
<span id="tz_3242" class="t s6_3242">exception can be collected from the machine-check MSRs, but the program cannot generally be restarted. </span>
<span id="t10_3242" class="t s6_3242">If the machine-check mechanism is not enabled (the MCE flag in control register CR4 is clear), a machine-check </span>
<span id="t11_3242" class="t s6_3242">exception causes the processor to enter the shutdown state. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
