<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: SPD3_MODULE_LOADREDUCED Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPD3_MODULE_LOADREDUCED Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af3466bc917f051074927c37247ed8411"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t.html">SPD3_LRDIMM_MODULE_NOMINAL_HEIGHT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#af3466bc917f051074927c37247ed8411">ModuleNominalHeight</a></td></tr>
<tr class="memdesc:af3466bc917f051074927c37247ed8411"><td class="mdescLeft">&#160;</td><td class="mdescRight">60 Module Nominal Height  <a href="#af3466bc917f051074927c37247ed8411">More...</a><br/></td></tr>
<tr class="separator:af3466bc917f051074927c37247ed8411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad030bd7cde3e8230718ff9faddc4e1de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s.html">SPD3_LRDIMM_MODULE_NOMINAL_THICKNESS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ad030bd7cde3e8230718ff9faddc4e1de">ModuleMaximumThickness</a></td></tr>
<tr class="memdesc:ad030bd7cde3e8230718ff9faddc4e1de"><td class="mdescLeft">&#160;</td><td class="mdescRight">61 Module Maximum Thickness  <a href="#ad030bd7cde3e8230718ff9faddc4e1de">More...</a><br/></td></tr>
<tr class="separator:ad030bd7cde3e8230718ff9faddc4e1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c66bf3c3935f203caec4cfa00ce9d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html">SPD3_LRDIMM_REFERENCE_RAW_CARD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a0c66bf3c3935f203caec4cfa00ce9d09">ReferenceRawCardUsed</a></td></tr>
<tr class="memdesc:a0c66bf3c3935f203caec4cfa00ce9d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">62 Reference Raw Card Used  <a href="#a0c66bf3c3935f203caec4cfa00ce9d09">More...</a><br/></td></tr>
<tr class="separator:a0c66bf3c3935f203caec4cfa00ce9d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b38508995eea3161d53ea7210f02105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___a_t_t_r_i_b_u_t_e_s.html">SPD3_LRDIMM_MODULE_ATTRIBUTES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a8b38508995eea3161d53ea7210f02105">DimmModuleAttributes</a></td></tr>
<tr class="memdesc:a8b38508995eea3161d53ea7210f02105"><td class="mdescLeft">&#160;</td><td class="mdescRight">63 Module Attributes  <a href="#a8b38508995eea3161d53ea7210f02105">More...</a><br/></td></tr>
<tr class="separator:a8b38508995eea3161d53ea7210f02105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb03ba16da2b011fe95bfad8c237b177"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#adb03ba16da2b011fe95bfad8c237b177">MemoryBufferRevisionNumber</a></td></tr>
<tr class="memdesc:adb03ba16da2b011fe95bfad8c237b177"><td class="mdescLeft">&#160;</td><td class="mdescRight">64 Memory Buffer Revision Number  <a href="#adb03ba16da2b011fe95bfad8c237b177">More...</a><br/></td></tr>
<tr class="separator:adb03ba16da2b011fe95bfad8c237b177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15011faa18dcc8c9ffb180544f08d58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e.html">SPD3_MANUFACTURER_ID_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ad15011faa18dcc8c9ffb180544f08d58">ManufacturerIdCode</a></td></tr>
<tr class="memdesc:ad15011faa18dcc8c9ffb180544f08d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">65-66 Memory Buffer Manufacturer ID Code  <a href="#ad15011faa18dcc8c9ffb180544f08d58">More...</a><br/></td></tr>
<tr class="separator:ad15011faa18dcc8c9ffb180544f08d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e01136a8658d9e6bba0e1b322154fa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___t_i_m_i_n_g___c_o_n_t_r_o_l___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_TIMING_CONTROL_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a3e01136a8658d9e6bba0e1b322154fa0">TimingControlDriveStrengthCaCs</a></td></tr>
<tr class="memdesc:a3e01136a8658d9e6bba0e1b322154fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">67 F0RC3 / F0RC2 - Timing Control &amp; Drive Strength, CA &amp; CS  <a href="#a3e01136a8658d9e6bba0e1b322154fa0">More...</a><br/></td></tr>
<tr class="separator:a3e01136a8658d9e6bba0e1b322154fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551886534b886dbae60a1b2772896403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___t_i_m_i_n_g___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_TIMING_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a551886534b886dbae60a1b2772896403">DriveStrength</a></td></tr>
<tr class="memdesc:a551886534b886dbae60a1b2772896403"><td class="mdescLeft">&#160;</td><td class="mdescRight">68 F0RC5 / F0RC4 - Drive Strength, ODT &amp; CKE and Y  <a href="#a551886534b886dbae60a1b2772896403">More...</a><br/></td></tr>
<tr class="separator:a551886534b886dbae60a1b2772896403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262480367861cd73315b307659172bf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___e_x_t_e_n_d_e_d___d_e_l_a_y.html">SPD3_LRDIMM_EXTENDED_DELAY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a262480367861cd73315b307659172bf4">ExtendedDelay</a></td></tr>
<tr class="memdesc:a262480367861cd73315b307659172bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">69 F1RC11 / F1RC8 - Extended Delay for Y, CS and ODT &amp; CKE  <a href="#a262480367861cd73315b307659172bf4">More...</a><br/></td></tr>
<tr class="separator:a262480367861cd73315b307659172bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740a1108b4e12f20a7c81f7e6d939b9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___a_d_d_i_t_i_v_e___d_e_l_a_y___f_o_r___q_x_c_s___n___q_x_c_a.html">SPD3_LRDIMM_ADDITIVE_DELAY_FOR_QXCS_N_QXCA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a740a1108b4e12f20a7c81f7e6d939b9f">AdditiveDelayForCsCa</a></td></tr>
<tr class="memdesc:a740a1108b4e12f20a7c81f7e6d939b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">70 F1RC13 / F1RC12 - Additive Delay for CS and CA  <a href="#a740a1108b4e12f20a7c81f7e6d939b9f">More...</a><br/></td></tr>
<tr class="separator:a740a1108b4e12f20a7c81f7e6d939b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcaddadcd0bb39d7cfeca456cf2aacc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___a_d_d_i_t_i_v_e___d_e_l_a_y___f_o_r___q_x_o_d_t___q_x_c_k_e.html">SPD3_LRDIMM_ADDITIVE_DELAY_FOR_QXODT_QXCKE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#aebcaddadcd0bb39d7cfeca456cf2aacc">AdditiveDelayForOdtCke</a></td></tr>
<tr class="memdesc:aebcaddadcd0bb39d7cfeca456cf2aacc"><td class="mdescLeft">&#160;</td><td class="mdescRight">71 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE  <a href="#aebcaddadcd0bb39d7cfeca456cf2aacc">More...</a><br/></td></tr>
<tr class="separator:aebcaddadcd0bb39d7cfeca456cf2aacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a733de5f0851aa357008ccdef3c2fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_d_q___t_e_r_m_i_n_a_t_i_o_n___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a50a733de5f0851aa357008ccdef3c2fb">MdqTerminationDriveStrengthFor800_1066</a></td></tr>
<tr class="memdesc:a50a733de5f0851aa357008ccdef3c2fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">72 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE  <a href="#a50a733de5f0851aa357008ccdef3c2fb">More...</a><br/></td></tr>
<tr class="separator:a50a733de5f0851aa357008ccdef3c2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1de9cd3c4a0b22733f17bba82eeee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a2f1de9cd3c4a0b22733f17bba82eeee6">Rank_0_1QxOdtControlFor800_1066</a></td></tr>
<tr class="memdesc:a2f1de9cd3c4a0b22733f17bba82eeee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">73 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a2f1de9cd3c4a0b22733f17bba82eeee6">More...</a><br/></td></tr>
<tr class="separator:a2f1de9cd3c4a0b22733f17bba82eeee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6fa18a4843a9fb91321a77318cacd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a9b6fa18a4843a9fb91321a77318cacd8">Rank_2_3QxOdtControlFor800_1066</a></td></tr>
<tr class="memdesc:a9b6fa18a4843a9fb91321a77318cacd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">74 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a9b6fa18a4843a9fb91321a77318cacd8">More...</a><br/></td></tr>
<tr class="separator:a9b6fa18a4843a9fb91321a77318cacd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b82b8a2086f1db5c9f12800db6e695b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a6b82b8a2086f1db5c9f12800db6e695b">Rank_4_5QxOdtControlFor800_1066</a></td></tr>
<tr class="memdesc:a6b82b8a2086f1db5c9f12800db6e695b"><td class="mdescLeft">&#160;</td><td class="mdescRight">75 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a6b82b8a2086f1db5c9f12800db6e695b">More...</a><br/></td></tr>
<tr class="separator:a6b82b8a2086f1db5c9f12800db6e695b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79c4336d488932fb201d83bc05fdcb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ac79c4336d488932fb201d83bc05fdcb7">Rank_6_7QxOdtControlFor800_1066</a></td></tr>
<tr class="memdesc:ac79c4336d488932fb201d83bc05fdcb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">76 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#ac79c4336d488932fb201d83bc05fdcb7">More...</a><br/></td></tr>
<tr class="separator:ac79c4336d488932fb201d83bc05fdcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b211ee2b0fd700ac0c4f63ebc68e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_r__1__2.html">SPD3_LRDIMM_MR_1_2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ad5b211ee2b0fd700ac0c4f63ebc68e1f">MR_1_2RegistersFor800_1066</a></td></tr>
<tr class="memdesc:ad5b211ee2b0fd700ac0c4f63ebc68e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">77 MR1,2 Registers for 800 &amp; 1066  <a href="#ad5b211ee2b0fd700ac0c4f63ebc68e1f">More...</a><br/></td></tr>
<tr class="separator:ad5b211ee2b0fd700ac0c4f63ebc68e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accecdb0ec570e8e61c04f363144b2801"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_d_q___t_e_r_m_i_n_a_t_i_o_n___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#accecdb0ec570e8e61c04f363144b2801">MdqTerminationDriveStrengthFor1333_1600</a></td></tr>
<tr class="memdesc:accecdb0ec570e8e61c04f363144b2801"><td class="mdescLeft">&#160;</td><td class="mdescRight">78 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE  <a href="#accecdb0ec570e8e61c04f363144b2801">More...</a><br/></td></tr>
<tr class="separator:accecdb0ec570e8e61c04f363144b2801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5a59a7ad1bf3b6bc7e1aa3869d11c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a7c5a59a7ad1bf3b6bc7e1aa3869d11c2">Rank_0_1QxOdtControlFor1333_1600</a></td></tr>
<tr class="memdesc:a7c5a59a7ad1bf3b6bc7e1aa3869d11c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">79 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a7c5a59a7ad1bf3b6bc7e1aa3869d11c2">More...</a><br/></td></tr>
<tr class="separator:a7c5a59a7ad1bf3b6bc7e1aa3869d11c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1926d14ff0ccb1e1f399deda47f93d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a1a1926d14ff0ccb1e1f399deda47f93d">Rank_2_3QxOdtControlFor1333_1600</a></td></tr>
<tr class="memdesc:a1a1926d14ff0ccb1e1f399deda47f93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">80 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a1a1926d14ff0ccb1e1f399deda47f93d">More...</a><br/></td></tr>
<tr class="separator:a1a1926d14ff0ccb1e1f399deda47f93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c680c9516066cba18fa5d5b7a828b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a7c680c9516066cba18fa5d5b7a828b58">Rank_4_5QxOdtControlFor1333_1600</a></td></tr>
<tr class="memdesc:a7c680c9516066cba18fa5d5b7a828b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">81 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a7c680c9516066cba18fa5d5b7a828b58">More...</a><br/></td></tr>
<tr class="separator:a7c680c9516066cba18fa5d5b7a828b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d56543d6d3fe1d55bf8c489ea4730cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a8d56543d6d3fe1d55bf8c489ea4730cc">Rank_6_7QxOdtControlFor1333_1600</a></td></tr>
<tr class="memdesc:a8d56543d6d3fe1d55bf8c489ea4730cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">82 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a8d56543d6d3fe1d55bf8c489ea4730cc">More...</a><br/></td></tr>
<tr class="separator:a8d56543d6d3fe1d55bf8c489ea4730cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a997e2440c1a7a6466f25dde7aa236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_r__1__2.html">SPD3_LRDIMM_MR_1_2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a62a997e2440c1a7a6466f25dde7aa236">MR_1_2RegistersFor1333_1600</a></td></tr>
<tr class="memdesc:a62a997e2440c1a7a6466f25dde7aa236"><td class="mdescLeft">&#160;</td><td class="mdescRight">83 MR1,2 Registers for 800 &amp; 1066  <a href="#a62a997e2440c1a7a6466f25dde7aa236">More...</a><br/></td></tr>
<tr class="separator:a62a997e2440c1a7a6466f25dde7aa236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a888e226b326544e502c89e9134e4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_d_q___t_e_r_m_i_n_a_t_i_o_n___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a20a888e226b326544e502c89e9134e4f">MdqTerminationDriveStrengthFor1866_2133</a></td></tr>
<tr class="memdesc:a20a888e226b326544e502c89e9134e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">84 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE  <a href="#a20a888e226b326544e502c89e9134e4f">More...</a><br/></td></tr>
<tr class="separator:a20a888e226b326544e502c89e9134e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c307165eed91652333f4cdf009fcd3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a9c307165eed91652333f4cdf009fcd3a">Rank_0_1QxOdtControlFor1866_2133</a></td></tr>
<tr class="memdesc:a9c307165eed91652333f4cdf009fcd3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">85 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a9c307165eed91652333f4cdf009fcd3a">More...</a><br/></td></tr>
<tr class="separator:a9c307165eed91652333f4cdf009fcd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1631179b93f72fb1e9c3a0ebf5dcd3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a1631179b93f72fb1e9c3a0ebf5dcd3a9">Rank_2_3QxOdtControlFor1866_2133</a></td></tr>
<tr class="memdesc:a1631179b93f72fb1e9c3a0ebf5dcd3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">86 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#a1631179b93f72fb1e9c3a0ebf5dcd3a9">More...</a><br/></td></tr>
<tr class="separator:a1631179b93f72fb1e9c3a0ebf5dcd3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef044a63b42d88a6765d4820069fab46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#aef044a63b42d88a6765d4820069fab46">Rank_4_5QxOdtControlFor1866_2133</a></td></tr>
<tr class="memdesc:aef044a63b42d88a6765d4820069fab46"><td class="mdescLeft">&#160;</td><td class="mdescRight">87 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#aef044a63b42d88a6765d4820069fab46">More...</a><br/></td></tr>
<tr class="separator:aef044a63b42d88a6765d4820069fab46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94e7dd6e5a2685f9d65e152eea96b16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ab94e7dd6e5a2685f9d65e152eea96b16">Rank_6_7QxOdtControlFor1866_2133</a></td></tr>
<tr class="memdesc:ab94e7dd6e5a2685f9d65e152eea96b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">88 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066  <a href="#ab94e7dd6e5a2685f9d65e152eea96b16">More...</a><br/></td></tr>
<tr class="separator:ab94e7dd6e5a2685f9d65e152eea96b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1320287c17531f68d09b437d10f64d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_r__1__2.html">SPD3_LRDIMM_MR_1_2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a7e1320287c17531f68d09b437d10f64d">MR_1_2RegistersFor1866_2133</a></td></tr>
<tr class="memdesc:a7e1320287c17531f68d09b437d10f64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">89 MR1,2 Registers for 800 &amp; 1066  <a href="#a7e1320287c17531f68d09b437d10f64d">More...</a><br/></td></tr>
<tr class="separator:a7e1320287c17531f68d09b437d10f64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad672c2da1b693bfd2ca562dac8f0e0db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ad672c2da1b693bfd2ca562dac8f0e0db">MinimumModuleDelayTimeFor1_5V</a></td></tr>
<tr class="memdesc:ad672c2da1b693bfd2ca562dac8f0e0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">90 Minimum Module Delay Time for 1.5 V  <a href="#ad672c2da1b693bfd2ca562dac8f0e0db">More...</a><br/></td></tr>
<tr class="separator:ad672c2da1b693bfd2ca562dac8f0e0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf01c8fb9f661214b7b48448bd6b49b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#acf01c8fb9f661214b7b48448bd6b49b1">MaximumModuleDelayTimeFor1_5V</a></td></tr>
<tr class="memdesc:acf01c8fb9f661214b7b48448bd6b49b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">91 Maximum Module Delay Time for 1.5 V  <a href="#acf01c8fb9f661214b7b48448bd6b49b1">More...</a><br/></td></tr>
<tr class="separator:acf01c8fb9f661214b7b48448bd6b49b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207a45769181ffac4a07984839c665eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a207a45769181ffac4a07984839c665eb">MinimumModuleDelayTimeFor1_35V</a></td></tr>
<tr class="memdesc:a207a45769181ffac4a07984839c665eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">92 Minimum Module Delay Time for 1.35 V  <a href="#a207a45769181ffac4a07984839c665eb">More...</a><br/></td></tr>
<tr class="separator:a207a45769181ffac4a07984839c665eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16c40f6cf4c8838bbb5a29e66871098"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ab16c40f6cf4c8838bbb5a29e66871098">MaximumModuleDelayTimeFor1_35V</a></td></tr>
<tr class="memdesc:ab16c40f6cf4c8838bbb5a29e66871098"><td class="mdescLeft">&#160;</td><td class="mdescRight">93 Maximum Module Delay Time for 1.35 V  <a href="#ab16c40f6cf4c8838bbb5a29e66871098">More...</a><br/></td></tr>
<tr class="separator:ab16c40f6cf4c8838bbb5a29e66871098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b79720998a559e18cc5e3ebeca1b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ab5b79720998a559e18cc5e3ebeca1b96">MinimumModuleDelayTimeFor1_25V</a></td></tr>
<tr class="memdesc:ab5b79720998a559e18cc5e3ebeca1b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">94 Minimum Module Delay Time for 1.25 V  <a href="#ab5b79720998a559e18cc5e3ebeca1b96">More...</a><br/></td></tr>
<tr class="separator:ab5b79720998a559e18cc5e3ebeca1b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa0e9c3ec799f9eededc40fc738c6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#abaa0e9c3ec799f9eededc40fc738c6a4">MaximumModuleDelayTimeFor1_25V</a></td></tr>
<tr class="memdesc:abaa0e9c3ec799f9eededc40fc738c6a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">95 Maximum Module Delay Time for 1.25 V  <a href="#abaa0e9c3ec799f9eededc40fc738c6a4">More...</a><br/></td></tr>
<tr class="separator:abaa0e9c3ec799f9eededc40fc738c6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa1a61ca759c5caba0cb6fe9161eaa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a3aa1a61ca759c5caba0cb6fe9161eaa6">Reserved</a> [101-96+1]</td></tr>
<tr class="memdesc:a3aa1a61ca759c5caba0cb6fe9161eaa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">96-101 Reserved  <a href="#a3aa1a61ca759c5caba0cb6fe9161eaa6">More...</a><br/></td></tr>
<tr class="separator:a3aa1a61ca759c5caba0cb6fe9161eaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae806febef768e65d8df14f3b2f1e167d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ae806febef768e65d8df14f3b2f1e167d">PersonalityByte</a> [116-102+1]</td></tr>
<tr class="memdesc:ae806febef768e65d8df14f3b2f1e167d"><td class="mdescLeft">&#160;</td><td class="mdescRight">102-116 Memory Buffer Personality Bytes  <a href="#ae806febef768e65d8df14f3b2f1e167d">More...</a><br/></td></tr>
<tr class="separator:ae806febef768e65d8df14f3b2f1e167d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a740a1108b4e12f20a7c81f7e6d939b9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___a_d_d_i_t_i_v_e___d_e_l_a_y___f_o_r___q_x_c_s___n___q_x_c_a.html">SPD3_LRDIMM_ADDITIVE_DELAY_FOR_QXCS_N_QXCA</a> SPD3_MODULE_LOADREDUCED::AdditiveDelayForCsCa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>70 F1RC13 / F1RC12 - Additive Delay for CS and CA </p>

</div>
</div>
<a class="anchor" id="aebcaddadcd0bb39d7cfeca456cf2aacc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___a_d_d_i_t_i_v_e___d_e_l_a_y___f_o_r___q_x_o_d_t___q_x_c_k_e.html">SPD3_LRDIMM_ADDITIVE_DELAY_FOR_QXODT_QXCKE</a> SPD3_MODULE_LOADREDUCED::AdditiveDelayForOdtCke</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>71 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE </p>

</div>
</div>
<a class="anchor" id="a8b38508995eea3161d53ea7210f02105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___a_t_t_r_i_b_u_t_e_s.html">SPD3_LRDIMM_MODULE_ATTRIBUTES</a> SPD3_MODULE_LOADREDUCED::DimmModuleAttributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>63 Module Attributes </p>

</div>
</div>
<a class="anchor" id="a551886534b886dbae60a1b2772896403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___t_i_m_i_n_g___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_TIMING_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::DriveStrength</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>68 F0RC5 / F0RC4 - Drive Strength, ODT &amp; CKE and Y </p>

</div>
</div>
<a class="anchor" id="a262480367861cd73315b307659172bf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___e_x_t_e_n_d_e_d___d_e_l_a_y.html">SPD3_LRDIMM_EXTENDED_DELAY</a> SPD3_MODULE_LOADREDUCED::ExtendedDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>69 F1RC11 / F1RC8 - Extended Delay for Y, CS and ODT &amp; CKE </p>

</div>
</div>
<a class="anchor" id="ad15011faa18dcc8c9ffb180544f08d58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e.html">SPD3_MANUFACTURER_ID_CODE</a> SPD3_MODULE_LOADREDUCED::ManufacturerIdCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>65-66 Memory Buffer Manufacturer ID Code </p>

</div>
</div>
<a class="anchor" id="abaa0e9c3ec799f9eededc40fc738c6a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MaximumModuleDelayTimeFor1_25V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>95 Maximum Module Delay Time for 1.25 V </p>

</div>
</div>
<a class="anchor" id="ab16c40f6cf4c8838bbb5a29e66871098"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MaximumModuleDelayTimeFor1_35V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>93 Maximum Module Delay Time for 1.35 V </p>

</div>
</div>
<a class="anchor" id="acf01c8fb9f661214b7b48448bd6b49b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MaximumModuleDelayTimeFor1_5V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>91 Maximum Module Delay Time for 1.5 V </p>

</div>
</div>
<a class="anchor" id="accecdb0ec570e8e61c04f363144b2801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_d_q___t_e_r_m_i_n_a_t_i_o_n___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::MdqTerminationDriveStrengthFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>78 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE </p>

</div>
</div>
<a class="anchor" id="a20a888e226b326544e502c89e9134e4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_d_q___t_e_r_m_i_n_a_t_i_o_n___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::MdqTerminationDriveStrengthFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>84 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE </p>

</div>
</div>
<a class="anchor" id="a50a733de5f0851aa357008ccdef3c2fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_d_q___t_e_r_m_i_n_a_t_i_o_n___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::MdqTerminationDriveStrengthFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>72 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE </p>

</div>
</div>
<a class="anchor" id="adb03ba16da2b011fe95bfad8c237b177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_MODULE_LOADREDUCED::MemoryBufferRevisionNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>64 Memory Buffer Revision Number </p>

</div>
</div>
<a class="anchor" id="ab5b79720998a559e18cc5e3ebeca1b96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MinimumModuleDelayTimeFor1_25V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>94 Minimum Module Delay Time for 1.25 V </p>

</div>
</div>
<a class="anchor" id="a207a45769181ffac4a07984839c665eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MinimumModuleDelayTimeFor1_35V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>92 Minimum Module Delay Time for 1.35 V </p>

</div>
</div>
<a class="anchor" id="ad672c2da1b693bfd2ca562dac8f0e0db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___d_e_l_a_y___t_i_m_e.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MinimumModuleDelayTimeFor1_5V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>90 Minimum Module Delay Time for 1.5 V </p>

</div>
</div>
<a class="anchor" id="ad030bd7cde3e8230718ff9faddc4e1de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s.html">SPD3_LRDIMM_MODULE_NOMINAL_THICKNESS</a> SPD3_MODULE_LOADREDUCED::ModuleMaximumThickness</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>61 Module Maximum Thickness </p>

</div>
</div>
<a class="anchor" id="af3466bc917f051074927c37247ed8411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t.html">SPD3_LRDIMM_MODULE_NOMINAL_HEIGHT</a> SPD3_MODULE_LOADREDUCED::ModuleNominalHeight</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>60 Module Nominal Height </p>

</div>
</div>
<a class="anchor" id="a62a997e2440c1a7a6466f25dde7aa236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_r__1__2.html">SPD3_LRDIMM_MR_1_2</a> SPD3_MODULE_LOADREDUCED::MR_1_2RegistersFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>83 MR1,2 Registers for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a7e1320287c17531f68d09b437d10f64d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_r__1__2.html">SPD3_LRDIMM_MR_1_2</a> SPD3_MODULE_LOADREDUCED::MR_1_2RegistersFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>89 MR1,2 Registers for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="ad5b211ee2b0fd700ac0c4f63ebc68e1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___m_r__1__2.html">SPD3_LRDIMM_MR_1_2</a> SPD3_MODULE_LOADREDUCED::MR_1_2RegistersFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>77 MR1,2 Registers for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="ae806febef768e65d8df14f3b2f1e167d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_MODULE_LOADREDUCED::PersonalityByte[116-102+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>102-116 Memory Buffer Personality Bytes </p>

</div>
</div>
<a class="anchor" id="a7c5a59a7ad1bf3b6bc7e1aa3869d11c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_0_1QxOdtControlFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>79 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a9c307165eed91652333f4cdf009fcd3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_0_1QxOdtControlFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>85 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a2f1de9cd3c4a0b22733f17bba82eeee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_0_1QxOdtControlFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>73 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a1a1926d14ff0ccb1e1f399deda47f93d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_2_3QxOdtControlFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>80 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a1631179b93f72fb1e9c3a0ebf5dcd3a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_2_3QxOdtControlFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>86 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a9b6fa18a4843a9fb91321a77318cacd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_2_3QxOdtControlFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>74 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a7c680c9516066cba18fa5d5b7a828b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_4_5QxOdtControlFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>81 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="aef044a63b42d88a6765d4820069fab46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_4_5QxOdtControlFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>87 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a6b82b8a2086f1db5c9f12800db6e695b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_4_5QxOdtControlFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>75 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a8d56543d6d3fe1d55bf8c489ea4730cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_6_7QxOdtControlFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>82 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="ab94e7dd6e5a2685f9d65e152eea96b16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_6_7QxOdtControlFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>88 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="ac79c4336d488932fb201d83bc05fdcb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_a_n_k___r_e_a_d___w_r_i_t_e___q_x_o_d_t___c_o_n_t_r_o_l.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_6_7QxOdtControlFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>76 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a class="anchor" id="a0c66bf3c3935f203caec4cfa00ce9d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html">SPD3_LRDIMM_REFERENCE_RAW_CARD</a> SPD3_MODULE_LOADREDUCED::ReferenceRawCardUsed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>62 Reference Raw Card Used </p>

</div>
</div>
<a class="anchor" id="a3aa1a61ca759c5caba0cb6fe9161eaa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_MODULE_LOADREDUCED::Reserved[101-96+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>96-101 Reserved </p>

</div>
</div>
<a class="anchor" id="a3e01136a8658d9e6bba0e1b322154fa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___l_r_d_i_m_m___t_i_m_i_n_g___c_o_n_t_r_o_l___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD3_LRDIMM_TIMING_CONTROL_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::TimingControlDriveStrengthCaCs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>67 F0RC3 / F0RC2 - Timing Control &amp; Drive Strength, CA &amp; CS </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_d3___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html">SPD3_MODULE_LOADREDUCED</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:44:15 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
