<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Career Path | VLSI From Zero</title>

  <link rel="stylesheet" href="css/style.css">
</head>

<body>

<!-- HEADER -->
<header>
  <h1>VLSI From Zero</h1>
  <span class="menu-icon" onclick="openMenu()">â˜°</span>
</header>

<!-- SIDEBAR -->
<div id="menu" class="sidebar">
  <span class="close-btn" onclick="closeMenu()">&times;</span>
  <a href="index.html">Home</a>
  <a href="start-here.html">Start Here</a>
  <a href="setup.html">Setup & Downloads</a>
  <a href="verilog-basics.html">Verilog Basics</a>
  <a href="career.html">Career Path</a>
  <a href="about.html">About</a>
</div>

<!-- MAIN CONTENT -->
<div class="main">

  <!-- INTRO -->
  <section class="card">
    <h2>VLSI Career Path</h2>
    <p>
      VLSI is a broad field. You are <b>not expected</b> to know everything
      or choose a specialization immediately.
    </p>
    <p>
      This page gives a high-level overview of common VLSI roles and
      what skills they generally require.
    </p>
  </section>

  <!-- CORE IDEA -->
  <section class="card career-note">
    <h3>Important Reality</h3>
    <p>
      Companies do not hire freshers based on tool names.
      They hire based on <b>fundamentals, logic clarity,
      and problem-solving ability</b>.
    </p>
  </section>

  <!-- CAREER OPTIONS -->
  <section class="card">
    <h3>Common VLSI Career Paths</h3>

    <div class="career-grid">

      <div class="career-card">
        <h3>RTL Design Engineer</h3>
        <p>
          Focuses on writing Verilog/SystemVerilog to describe
          digital logic.
        </p>
        <ul>
          <li>Strong Verilog</li>
          <li>Digital design fundamentals</li>
          <li>Simulation & debugging</li>
        </ul>
      </div>

      <div class="career-card">
        <h3>Verification Engineer</h3>
        <p>
          Ensures that the RTL works correctly under all conditions.
        </p>
        <ul>
          <li>SystemVerilog</li>
          <li>Testbenches</li>
          <li>Functional coverage & debugging</li>
        </ul>
      </div>

      <div class="career-card">
        <h3>Synthesis / STA Engineer</h3>
        <p>
          Works on timing, constraints, and logic optimization.
        </p>
        <ul>
          <li>Timing concepts</li>
          <li>Constraints</li>
          <li>Static Timing Analysis</li>
        </ul>
      </div>

      <div class="career-card">
        <h3>Physical Design Engineer</h3>
        <p>
          Converts logic into physical layout on silicon.
        </p>
        <ul>
          <li>Floorplanning</li>
          <li>Place & Route</li>
          <li>Timing closure</li>
        </ul>
      </div>

    </div>
  </section>

  <!-- WHAT TO FOCUS NOW -->
  <section class="card">
    <h3>What Should Beginners Focus On?</h3>
    <ul>
      <li>Digital logic fundamentals</li>
      <li>Writing clean Verilog</li>
      <li>Understanding simulation & waveform</li>
      <li>Basic synthesis concepts</li>
    </ul>
    <p>
      Advanced topics like STA, DFT, and PnR come later.
      Do not rush.
    </p>
  </section>

  <!-- NEXT -->
  <section class="card" style="text-align:center;">
    <h3>Next Step</h3>
    <p>
      Strengthen your Verilog foundation before worrying about specialization.
    </p>
    <a href="verilog-basics.html" class="btn primary">
      Continue with Verilog Basics
    </a>
  </section>

</div>

<!-- FOOTER -->
<footer>
  <b>Disclaimer:</b> This website is for educational purposes only.
  It does not provide paid courses, internships, or job guarantees.
</footer>

<script src="js/menu.js"></script>
</body>
</html>
