#Timing report of worst 37 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: x_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
x_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     6.318
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     6.319
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  0.000     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    10.992
a_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   0.000    10.992
a_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    12.297
a_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000    12.297
a_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    13.602
d_LUT2_O.t_frag.XAB[0] (T_FRAG)                                             0.000    13.602
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.305    14.908
$iopadmap$decade_counter.d.O_DAT[0] (BIDIR_CELL)                            0.000    14.908
$iopadmap$decade_counter.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    24.717
out:d.outpad[0] (.output)                                                   0.000    24.717
data arrival time                                                                    24.717

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -24.717
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -24.717


#Path 2
Startpoint: x_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
x_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     6.318
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     6.319
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  0.000     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    10.992
g_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000    10.992
g_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    12.454
b_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                           0.000    12.454
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                            1.462    13.916
$iopadmap$decade_counter.b.O_DAT[0] (BIDIR_CELL)                            0.000    13.916
$iopadmap$decade_counter.b.O_PAD_$out[0] (BIDIR_CELL)                       9.809    23.725
out:b.outpad[0] (.output)                                                   0.000    23.725
data arrival time                                                                    23.725

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -23.725
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -23.725


#Path 3
Startpoint: x_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
x_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     6.318
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     6.319
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  0.000     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    10.992
g_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000    10.992
g_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    12.454
e_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                           0.000    12.454
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                            1.462    13.916
$iopadmap$decade_counter.e.O_DAT[0] (BIDIR_CELL)                            0.000    13.916
$iopadmap$decade_counter.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    23.725
out:e.outpad[0] (.output)                                                   0.000    23.725
data arrival time                                                                    23.725

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -23.725
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -23.725


#Path 4
Startpoint: x_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
x_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     6.318
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     6.319
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  0.000     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    10.992
g_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000    10.992
g_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    12.454
g_LUT2_O.t_frag.XAB[0] (T_FRAG)                                             0.000    12.454
g_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.305    13.759
$iopadmap$decade_counter.g.O_DAT[0] (BIDIR_CELL)                            0.000    13.759
$iopadmap$decade_counter.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    23.568
out:g.outpad[0] (.output)                                                   0.000    23.568
data arrival time                                                                    23.568

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -23.568
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -23.568


#Path 5
Startpoint: x_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
x_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     6.318
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     6.319
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  0.000     9.386
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    10.992
a_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   0.000    10.992
a_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    12.297
a_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000    12.297
a_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    13.602
$iopadmap$decade_counter.a.O_DAT[0] (BIDIR_CELL)                            0.000    13.602
$iopadmap$decade_counter.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    23.411
out:a.outpad[0] (.output)                                                   0.000    23.411
data arrival time                                                                    23.411

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -23.411
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -23.411


#Path 6
Startpoint: x_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
x_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     6.318
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     6.319
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     7.781
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     9.386
c_LUT3_O.t_frag.XSL[0] (T_FRAG)                                             0.000     9.386
c_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.462    10.848
$iopadmap$decade_counter.c.O_DAT[0] (BIDIR_CELL)                            0.000    10.848
$iopadmap$decade_counter.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    20.657
out:c.outpad[0] (.output)                                                   0.000    20.657
data arrival time                                                                    20.657

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -20.657
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -20.657


#Path 7
Startpoint: x_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
x_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                         0.000     1.701
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.549     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     3.251
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     4.713
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     6.318
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     6.319
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     7.781
f_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     7.781
f_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.086
f_LUT2_O.t_frag.XAB[0] (T_FRAG)                                             0.000     9.086
f_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.305    10.391
$iopadmap$decade_counter.f.O_DAT[0] (BIDIR_CELL)                            0.000    10.391
$iopadmap$decade_counter.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    20.200
out:f.outpad[0] (.output)                                                   0.000    20.200
data arrival time                                                                    20.200

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -20.200
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -20.200


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                  0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.437    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                            0.000    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.593    15.065
x_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    15.065
x_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    16.371
x_dffe_Q.QEN[0] (Q_FRAG)                                                                                                       0.000    16.371
data arrival time                                                                                                                       16.371

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dffe_Q.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.591    -0.591
data required time                                                                                                                      -0.591
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.591
data arrival time                                                                                                                      -16.371
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -16.961


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                  0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.437    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                            0.000    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.593    15.065
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                                                                         0.000    15.065
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                                                                          1.305    16.371
x_dff_Q_3.QD[0] (Q_FRAG)                                                                                                       0.000    16.371
data arrival time                                                                                                                       16.371

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -16.371
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -16.265


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                  0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.437    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                            0.000    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.593    15.065
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_2.t_frag.XAB[0] (T_FRAG)                                                                         0.000    15.065
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_2.t_frag.XZ[0] (T_FRAG)                                                                          1.305    16.371
x_dff_Q_4.QD[0] (Q_FRAG)                                                                                                       0.000    16.371
data arrival time                                                                                                                       16.371

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -16.371
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -16.265


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                  0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.437    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                            0.000    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.593    15.065
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_3.t_frag.XAB[0] (T_FRAG)                                                                         0.000    15.065
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_3.t_frag.XZ[0] (T_FRAG)                                                                          1.305    16.371
x_dff_Q_5.QD[0] (Q_FRAG)                                                                                                       0.000    16.371
data arrival time                                                                                                                       16.371

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -16.371
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -16.265


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                  0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.437    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                            0.000    13.472
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.593    15.065
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                                           0.000    15.065
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                            1.305    16.371
x_dffe_Q.QD[0] (Q_FRAG)                                                                                                        0.000    16.371
data arrival time                                                                                                                       16.371

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dffe_Q.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -16.371
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -16.265


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_8.t_frag.XA2[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                             1.605    15.102
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                                  0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_7.t_frag.XA2[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                             1.605    15.102
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                                  0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                             1.605    15.102
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                                  0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O.t_frag.XA2[0] (T_FRAG)                                              0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.605    15.102
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                   0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                             1.605    15.102
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                                   0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                             1.605    15.102
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                                  0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_3.t_frag.XA2[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                             1.605    15.102
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                  0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                             1.605    15.102
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                                  0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_5.t_frag.XA2[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                             1.605    15.102
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                                  0.000    15.102
data arrival time                                                                                                                       15.102

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -15.102
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.997


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                       0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.959
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                   0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_13.t_frag.XSL[0] (T_FRAG)                                           0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_13.t_frag.XZ[0] (T_FRAG)                                            1.462    14.959
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    14.959
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                   0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                   0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_10.t_frag.XSL[0] (T_FRAG)                                           0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                            1.462    14.959
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_11.t_frag.XSL[0] (T_FRAG)                                           0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                            1.462    14.959
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_12.t_frag.XSL[0] (T_FRAG)                                           0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                            1.462    14.959
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 29
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_9.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 30
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 31
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 32
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 33
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 34
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                   0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 35
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                                   0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 36
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                                            0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.462    14.959
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                   0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#Path 37
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.286
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     6.591
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.TA2[0] (C_FRAG)                                    0.000     7.896
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.705     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              0.000     9.602
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.437    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        0.000    11.039
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.035
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_14.t_frag.XSL[0] (T_FRAG)                                           0.000    13.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_14.t_frag.XZ[0] (T_FRAG)                                            1.462    14.959
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                                  0.000    14.959
data arrival time                                                                                                                       14.959

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                      -14.959
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -14.853


#End of timing report
