<profile>

<section name = "Vitis HLS Report for 'rx_fifo'" level="0">
<item name = "Date">Mon Dec 19 09:55:14 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">maclogger</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5ev-sfvc784-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 6799, 0.100 us, 67.990 us, 10, 6799, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265">rx_fifo_Pipeline_VITIS_LOOP_71_1, 14, 14, 0.140 us, 0.140 us, 14, 14, no</column>
<column name="grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273">rx_fifo_Pipeline_VITIS_LOOP_91_2, 5, 6, 50.000 ns, 60.000 ns, 5, 6, no</column>
<column name="grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281">rx_fifo_Pipeline_rx_macfifo_data, 58, 6730, 0.580 us, 67.300 us, 58, 6730, no</column>
<column name="grp_rx_fifo_Pipeline_4_fu_292">rx_fifo_Pipeline_4, 4, 18, 40.000 ns, 0.180 us, 4, 18, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 517, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 398, 797, -</column>
<column name="Memory">0, -, 32, 2, 0</column>
<column name="Multiplexer">-, -, -, 689, -</column>
<column name="Register">-, -, 427, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_rx_fifo_Pipeline_4_fu_292">rx_fifo_Pipeline_4, 0, 0, 44, 86, 0</column>
<column name="grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265">rx_fifo_Pipeline_VITIS_LOOP_71_1, 0, 0, 186, 111, 0</column>
<column name="grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273">rx_fifo_Pipeline_VITIS_LOOP_91_2, 0, 0, 8, 68, 0</column>
<column name="grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281">rx_fifo_Pipeline_rx_macfifo_data, 0, 0, 160, 532, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tmp_buf_U">rx_fifo_tmp_buf_RAM_AUTO_1R1W, 0, 32, 2, 0, 4, 32, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="M_fu_649_p2">+, 0, 0, 7, 4, 4</column>
<column name="WordLength_fu_517_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln53_fu_303_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln54_fu_334_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln83_fu_566_p2">+, 0, 0, 28, 21, 16</column>
<column name="add_ln84_fu_576_p2">+, 0, 0, 23, 16, 4</column>
<column name="add_ln97_1_fu_644_p2">+, 0, 0, 7, 4, 4</column>
<column name="add_ln97_2_fu_677_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln97_fu_671_p2">+, 0, 0, 17, 10, 4</column>
<column name="empty_150_fu_459_p2">+, 0, 0, 71, 64, 13</column>
<column name="ap_block_state32_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op146_call_state32">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln105_fu_736_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln53_fu_329_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln55_fu_504_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln80_fu_526_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln84_1_fu_611_p2">or, 0, 0, 32, 32, 1</column>
<column name="or_ln84_fu_605_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln88_fu_629_p2">or, 0, 0, 32, 32, 16</column>
<column name="select_ln80_fu_635_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln91_fu_655_p3">select, 0, 0, 4, 1, 2</column>
<column name="offset_fu_666_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">152, 33, 1, 33</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_buf_address0">37, 7, 9, 63</column>
<column name="data_buf_address1">20, 4, 9, 36</column>
<column name="data_buf_ce0">26, 5, 1, 5</column>
<column name="data_buf_d0">31, 6, 32, 192</column>
<column name="data_buf_d1">20, 4, 32, 128</column>
<column name="data_buf_we0">26, 5, 1, 5</column>
<column name="fifo_axi_full_blk_n_AR">9, 2, 1, 2</column>
<column name="m_axi_fifo_axi_full_ARADDR">26, 5, 64, 320</column>
<column name="m_axi_fifo_axi_full_ARBURST">20, 4, 2, 8</column>
<column name="m_axi_fifo_axi_full_ARCACHE">20, 4, 4, 16</column>
<column name="m_axi_fifo_axi_full_ARID">20, 4, 1, 4</column>
<column name="m_axi_fifo_axi_full_ARLEN">26, 5, 32, 160</column>
<column name="m_axi_fifo_axi_full_ARLOCK">20, 4, 2, 8</column>
<column name="m_axi_fifo_axi_full_ARPROT">20, 4, 3, 12</column>
<column name="m_axi_fifo_axi_full_ARQOS">20, 4, 4, 16</column>
<column name="m_axi_fifo_axi_full_ARREGION">20, 4, 4, 16</column>
<column name="m_axi_fifo_axi_full_ARSIZE">20, 4, 3, 12</column>
<column name="m_axi_fifo_axi_full_ARUSER">20, 4, 1, 4</column>
<column name="m_axi_fifo_axi_full_ARVALID">26, 5, 1, 5</column>
<column name="m_axi_fifo_axi_full_RREADY">20, 4, 1, 4</column>
<column name="m_axi_mac_fifo_ARADDR">14, 3, 64, 192</column>
<column name="mac_fifo_blk_n_AR">9, 2, 1, 2</column>
<column name="mac_fifo_blk_n_R">9, 2, 1, 2</column>
<column name="tmp_buf_address0">20, 4, 2, 8</column>
<column name="tmp_buf_ce0">20, 4, 1, 4</column>
<column name="tmp_buf_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_reg_833">4, 0, 4, 0</column>
<column name="WordLength_reg_821">9, 0, 9, 0</column>
<column name="add_reg_850">1, 0, 2, 1</column>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="fifo_axi_full_addr_reg_861">64, 0, 64, 0</column>
<column name="frame_len_bytes_reg_790">32, 0, 32, 0</column>
<column name="grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln105_reg_876">1, 0, 1, 0</column>
<column name="icmp_ln53_reg_772">1, 0, 1, 0</column>
<column name="icmp_ln80_reg_827">1, 0, 1, 0</column>
<column name="mac_fifo_addr_1_reg_776">64, 0, 64, 0</column>
<column name="mac_fifo_addr_read_reg_767">32, 0, 32, 0</column>
<column name="mac_fifo_addr_reg_746">64, 0, 64, 0</column>
<column name="or_ln3_reg_871">6, 0, 9, 3</column>
<column name="select_ln91_reg_840">3, 0, 3, 0</column>
<column name="tmp_24_reg_856">5, 0, 5, 0</column>
<column name="trunc_ln54_1_reg_795">16, 0, 16, 0</column>
<column name="trunc_ln54_2_reg_801">2, 0, 2, 0</column>
<column name="trunc_ln55_1_reg_811">4, 0, 4, 0</column>
<column name="trunc_ln55_reg_806">9, 0, 9, 0</column>
<column name="trunc_ln73_reg_782">62, 0, 62, 0</column>
<column name="trunc_ln97_reg_845">6, 0, 6, 0</column>
<column name="zext_ln98_reg_866">4, 0, 32, 28</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_fifo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_fifo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_fifo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_fifo, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_fifo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_fifo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_fifo, return value</column>
<column name="m_axi_mac_fifo_AWVALID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWREADY">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWADDR">out, 64, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWLEN">out, 32, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWSIZE">out, 3, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWBURST">out, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWLOCK">out, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWCACHE">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWPROT">out, 3, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWQOS">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWREGION">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWUSER">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WVALID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WREADY">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WDATA">out, 32, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WSTRB">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WLAST">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WUSER">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARVALID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARREADY">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARADDR">out, 64, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARLEN">out, 32, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARSIZE">out, 3, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARBURST">out, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARLOCK">out, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARCACHE">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARPROT">out, 3, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARQOS">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARREGION">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARUSER">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RVALID">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RREADY">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RDATA">in, 32, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RLAST">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RID">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RFIFONUM">in, 9, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RUSER">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RRESP">in, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BVALID">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BREADY">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BRESP">in, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BID">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BUSER">in, 1, m_axi, mac_fifo, pointer</column>
<column name="fifo_axi_lite">in, 64, ap_none, fifo_axi_lite, scalar</column>
<column name="m_axi_fifo_axi_full_AWVALID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWREADY">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWADDR">out, 64, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWLEN">out, 32, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWSIZE">out, 3, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWBURST">out, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWLOCK">out, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWCACHE">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWPROT">out, 3, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWQOS">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWREGION">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWUSER">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WVALID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WREADY">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WDATA">out, 32, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WSTRB">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WLAST">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WUSER">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARVALID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARREADY">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARADDR">out, 64, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARLEN">out, 32, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARSIZE">out, 3, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARBURST">out, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARLOCK">out, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARCACHE">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARPROT">out, 3, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARQOS">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARREGION">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARUSER">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RVALID">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RREADY">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RDATA">in, 32, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RLAST">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RID">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RFIFONUM">in, 9, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RUSER">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RRESP">in, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BVALID">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BREADY">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BRESP">in, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BID">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BUSER">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="fifo_axi_full1">in, 64, ap_none, fifo_axi_full1, scalar</column>
<column name="timestamp">in, 64, ap_none, timestamp, scalar</column>
<column name="data_buf_address0">out, 9, ap_memory, data_buf, array</column>
<column name="data_buf_ce0">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_we0">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_d0">out, 32, ap_memory, data_buf, array</column>
<column name="data_buf_address1">out, 9, ap_memory, data_buf, array</column>
<column name="data_buf_ce1">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_we1">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_d1">out, 32, ap_memory, data_buf, array</column>
</table>
</item>
</section>
</profile>
