[{"DBLP title": "Efficient Simulation of Structural Faults for the Reliability Evaluation at System-Level.", "DBLP authors": ["Michael A. Kochte", "Christian G. Zoellin", "Rafal Baranowski", "Michael E. Imhof", "Hans-Joachim Wunderlich", "Nadereh Hatami", "Stefano Di Carlo", "Paolo Prinetto"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.10", "OA papers": [{"PaperId": "https://openalex.org/W2105057896", "PaperTitle": "Efficient Simulation of Structural Faults for the Reliability Evaluation at System-Level", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Stuttgart": 5.0, "Polytechnic University of Turin": 3.0}, "Authors": ["Michael A. Kochte", "Christian Zoellin", "Rafa\u0142 Baranowski", "Michael A. Imhof", "Hans-Joachim Wunderlich", "Nadereh Hatami", "Stefano Di Carlo", "Paolo Prinetto"]}]}, {"DBLP title": "Jitter Characterization of Pseudo-random Bit Sequences Using Incoherent Sub-sampling.", "DBLP authors": ["Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.11", "OA papers": [{"PaperId": "https://openalex.org/W2141834223", "PaperTitle": "Jitter Characterization of Pseudo-random Bit Sequences Using Incoherent Sub-sampling", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Jong Ho Moon", "Abhijit Chatterjee"]}]}, {"DBLP title": "FSimGP^2: An Efficient Fault Simulator with GPGPU.", "DBLP authors": ["Min Li", "Michael S. Hsiao"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.12", "OA papers": [{"PaperId": "https://openalex.org/W2134856947", "PaperTitle": "FSimGP^2: An Efficient Fault Simulator with GPGPU", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Shelley D. Minteer", "Michael Hsiao"]}]}, {"DBLP title": "A Quasi-best Random Testing.", "DBLP authors": ["Shiyi Xu", "Peng Xu"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.13", "OA papers": [{"PaperId": "https://openalex.org/W2126668155", "PaperTitle": "A Quasi-best Random Testing", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai University of Engineering Sciences": 2.0}, "Authors": ["Shiyi Xu", "Peng Xu"]}]}, {"DBLP title": "Testing of Low-Cost Digital Microfluidic Biochips with Non-regular Array Layouts.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.14", "OA papers": [{"PaperId": "https://openalex.org/W2105055310", "PaperTitle": "Testing of Low-Cost Digital Microfluidic Biochips with Non-regular Array Layouts", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Duke University": 2.0}, "Authors": ["Yang Zhao", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Derivation of Optimal Test Set for Detection of Multiple Missing-Gate Faults in Reversible Circuits.", "DBLP authors": ["Dipak Kumar Kole", "Hafizur Rahaman", "Debesh K. Das", "Bhargab B. Bhattacharya"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.15", "OA papers": [{"PaperId": "https://openalex.org/W2127333923", "PaperTitle": "Derivation of Optimal Test Set for Detection of Multiple Missing-Gate Faults in Reversible Circuits", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Jadavpur University": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Dipak K. Kole", "Hafizur Rahaman", "Debesh K. Das", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "On Determining the Real Output Xs by SAT-Based Reasoning.", "DBLP authors": ["Melanie Elm", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.16", "OA papers": [{"PaperId": "https://openalex.org/W2107645502", "PaperTitle": "On Determining the Real Output Xs by SAT-Based Reasoning", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Melanie Elm", "Michael A. Kochte", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "On Selection of Testable Paths with Specified Lengths for Faster-Than-At-Speed Testing.", "DBLP authors": ["Xiang Fu", "Huawei Li", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.17", "OA papers": [{"PaperId": "https://openalex.org/W2127752160", "PaperTitle": "On Selection of Testable Paths with Specified Lengths for Faster-Than-At-Speed Testing", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing, China": 3.0}, "Authors": ["Xiang Fu", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment.", "DBLP authors": ["M. H. Haghbayan", "Sara Karamati", "Fatemeh Javaheri", "Zainalabedin Navabi"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.85", "OA papers": [{"PaperId": "https://openalex.org/W2141210958", "PaperTitle": "Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Tehran": 4.0}, "Authors": ["Mohammad-Hashem Haghbayan", "S. Karamati", "F Javaheri", "Zainalabedin Navabi"]}]}, {"DBLP title": "Tackling the Path Explosion Problem in Symbolic Execution-Driven Test Generation for Programs.", "DBLP authors": ["Saparya Krishnamoorthy", "Michael S. Hsiao", "Loganathan Lingappan"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.19", "OA papers": [{"PaperId": "https://openalex.org/W2147976636", "PaperTitle": "Tackling the Path Explosion Problem in Symbolic Execution-Driven Test Generation for Programs", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Virginia Tech": 2.0, "Intel (United States)": 1.0}, "Authors": ["Saparya Krishnamoorthy", "Michael Hsiao", "Loganathan Lingappan"]}]}, {"DBLP title": "A Reliability Model for Object-Oriented Software.", "DBLP authors": ["Peng Xu", "Shiyi Xu"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.20", "OA papers": [{"PaperId": "https://openalex.org/W2118690434", "PaperTitle": "A Reliability Model for Object-Oriented Software", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai University of Engineering Sciences": 2.0}, "Authors": ["Peng Xu", "Shiyi Xu"]}]}, {"DBLP title": "A New Approach to Generating High Quality Test Cases.", "DBLP authors": ["Pan Liu", "Huaikou Miao"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.21", "OA papers": [{"PaperId": "https://openalex.org/W2160976207", "PaperTitle": "A New Approach to Generating High Quality Test Cases", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Shanghai University of Engineering Sciences": 2.0}, "Authors": ["Mingwei Chen", "Huaikou Miao"]}]}, {"DBLP title": "A Study on Software Reliability Prediction Based on Transduction Inference.", "DBLP authors": ["Jungang Lou", "Jianhui Jiang", "Chunyan Shuai", "Ying Wu"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.22", "OA papers": [{"PaperId": "https://openalex.org/W2159766349", "PaperTitle": "A Study on Software Reliability Prediction Based on Transduction Inference", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tongji University": 4.0}, "Authors": ["Jungang Lou", "Jian-Hui Jiang", "Chunyan Shuai", "Ying Wu"]}]}, {"DBLP title": "Formula-Oriented Compositional Minimization in Model Checking.", "DBLP authors": ["Bowen Chen", "Haihua Shen", "Wenhui Zhang"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.23", "OA papers": [{"PaperId": "https://openalex.org/W2146442155", "PaperTitle": "Formula-Oriented Compositional Minimization in Model Checking", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing, China": 2.0, "State Key Lab. of Comput. Sci., Chinese Acad. of Sci., Beijing, China": 1.0}, "Authors": ["Bowen Chen", "Haihua Shen", "Wenhui Zhang"]}]}, {"DBLP title": "Variation-Aware Fault Modeling.", "DBLP authors": ["Fabian Hopsch", "Bernd Becker", "Sybille Hellebrand", "Ilia Polian", "Bernd Straube", "Wolfgang Vermeiren", "Hans-Joachim Wunderlich"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.24", "OA papers": [{"PaperId": "https://openalex.org/W2171079906", "PaperTitle": "Variation-Aware Fault Modeling", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 3.0, "University of Freiburg": 1.0, "Paderborn University": 1.0, "University of Passau": 1.0, "University of Stuttgart": 1.0}, "Authors": ["Fabian Hopsch", "Bernd Becker", "Sybille Hellebrand", "Ilia Polian", "Bernd Straube", "Wolfgang Vermeiren", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Diagnosis of Multiple Physical Defects Using Logic Fault Models.", "DBLP authors": ["Xun Tang", "Wu-Tung Cheng", "Ruifeng Guo", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.25", "OA papers": [{"PaperId": "https://openalex.org/W2112723826", "PaperTitle": "Diagnosis of Multiple Physical Defects Using Logic Fault Models", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Iowa": 2.0, "Siemens (Hungary)": 2.0}, "Authors": ["Xun Tang", "Wu-Tung Cheng", "Ruifeng Guo", "Sudhakar M. Reddy"]}]}, {"DBLP title": "A Memory Fault Simulator for Radiation-Induced Effects in SRAMs.", "DBLP authors": ["Paolo Rech", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Luigi Dilillo"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.26", "OA papers": [{"PaperId": "https://openalex.org/W2127115403", "PaperTitle": "A Memory Fault Simulator for Radiation-Induced Effects in SRAMs", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 6.0}, "Authors": ["Paolo Rech", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Luigi Dilillo"]}]}, {"DBLP title": "On Soft Error Immunity of Sequential Circuits.", "DBLP authors": ["Dan Zhu", "Tun Li", "Sikun Li"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.27", "OA papers": [{"PaperId": "https://openalex.org/W2098149020", "PaperTitle": "On Soft Error Immunity of Sequential Circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 3.0}, "Authors": ["Dan Zhu", "Tun Li", "Sikun Li"]}]}, {"DBLP title": "Testing of Digital Microfluidic Biochips Using Improved Eulerization Techniques and the Chinese Postman Problem.", "DBLP authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.28", "OA papers": [{"PaperId": "https://openalex.org/W2171930580", "PaperTitle": "Testing of Digital Microfluidic Biochips Using Improved Eulerization Techniques and the Chinese Postman Problem", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Institute of Technology Durgapur": 1.0, "Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Duke University": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "P^(2)CLRAF: An Pre- and Post-Silicon Cooperated Circuit Lifetime Reliability Analysis Framework.", "DBLP authors": ["Song Jin", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.29", "OA papers": [{"PaperId": "https://openalex.org/W2152980601", "PaperTitle": "P^(2)CLRAF: An Pre- and Post-Silicon Cooperated Circuit Lifetime Reliability Analysis Framework", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing, China": 4.0}, "Authors": ["Song Jin", "Yinhe Han", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "A Low Cost Built-In Self-Test Circuit for High-Speed Source Synchronous Memory Interfaces.", "DBLP authors": ["Hyunjin Kim", "Jacob A. Abraham"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.30", "OA papers": [{"PaperId": "https://openalex.org/W2114245605", "PaperTitle": "A Low Cost Built-In Self-Test Circuit for High-Speed Source Synchronous Memory Interfaces", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Hyun-Jin Kim", "Jacob A. Abraham"]}]}, {"DBLP title": "A Complete Logic BIST Technology with No Storage Requirement.", "DBLP authors": ["Wei-Cheng Lien", "Kuen-Jong Lee"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.31", "OA papers": [{"PaperId": "https://openalex.org/W2103535888", "PaperTitle": "A Complete Logic BIST Technology with No Storage Requirement", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Wei-Cheng Lien", "Kuen-Jong Lee"]}]}, {"DBLP title": "Built-In Self-Test for Capacitive MEMS Using a Charge Control Technique.", "DBLP authors": ["Iftekhar Ibne Basith", "Nabeeh Kandalaft", "Rashid Rashidzadeh"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.32", "OA papers": [{"PaperId": "https://openalex.org/W2143663321", "PaperTitle": "Built-In Self-Test for Capacitive MEMS Using a Charge Control Technique", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["Iftekhar Ibne Basith", "Nabeeh Kandalaft", "Rashid Rashidzadeh"]}]}, {"DBLP title": "Defect Coverage-Driven Window-Based Test Compression.", "DBLP authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Emmanouil Kalligeros", "Vasileios Tenentes"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.33", "OA papers": [{"PaperId": "https://openalex.org/W2160137812", "PaperTitle": "Defect Coverage-Driven Window-Based Test Compression", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Ioannina": 2.0, "Duke University": 1.0, "University of the Aegean": 1.0}, "Authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "E. Kalligeros", "Vasileios Tenentes"]}]}, {"DBLP title": "Controlling Peak Power Consumption for Scan Based Multiple Weighted Random BIST.", "DBLP authors": ["Hiroshi Yokoyama", "Hideo Tamamoto", "Kewal K. Saluja"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.34", "OA papers": [{"PaperId": "https://openalex.org/W2121902665", "PaperTitle": "Controlling Peak Power Consumption for Scan Based Multiple Weighted Random BIST", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Akita University": 2.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Hiroshi Yokoyama", "Hideo Tamamoto", "Kewal K. Saluja"]}]}, {"DBLP title": "Parallel LFSR Reseeding with Selection Register for Mixed-Mode BIST.", "DBLP authors": ["Piyanart Kongtim", "Taweesak Reungpeerakul"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.35", "OA papers": [{"PaperId": "https://openalex.org/W2160209993", "PaperTitle": "Parallel LFSR Reseeding with Selection Register for Mixed-Mode BIST", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Prince of Songkla University": 2.0}, "Authors": ["Piyanart Kongtim", "Taweesak Reungpeerakul"]}]}, {"DBLP title": "Efficient Embedding of Deterministic Test Data.", "DBLP authors": ["Mudassar Majeed", "Daniel Ahlstrom", "Urban Ingelsson", "Gunnar Carlsson", "Erik Larsson"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.36", "OA papers": [{"PaperId": "https://openalex.org/W2130725517", "PaperTitle": "Efficient Embedding of Deterministic Test Data", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Link\u00f6ping University": 4.0, "Ericsson (Sweden)": 1.0}, "Authors": ["Mudassar Majeed", "Daniel Ahlstrom", "Urban Ingelsson", "Gunnar E. Carlsson", "Erik G. Larsson"]}]}, {"DBLP title": "Test Data Reduction for BIST-Aided Scan Test Using Compatible Flip-Flops and Shifting Inverter Code.", "DBLP authors": ["Masashi Ishikawa", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.37", "OA papers": [{"PaperId": "https://openalex.org/W2122771329", "PaperTitle": "Test Data Reduction for BIST-Aided Scan Test Using Compatible Flip-Flops and Shifting Inverter Code", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tokushima University": 3.0}, "Authors": ["Masashi Ishikawa", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"]}]}, {"DBLP title": "On-chip Jitter Measurement Using Vernier Ring Time-to-Digital Converter.", "DBLP authors": ["Jianjun Yu", "Fa Foster Dai"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.38", "OA papers": [{"PaperId": "https://openalex.org/W2141963277", "PaperTitle": "On-chip Jitter Measurement Using Vernier Ring Time-to-Digital Converter", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Jianjun Yu", "Fa Foster Dai"]}]}, {"DBLP title": "Pattern Encodability Enhancements for Test Stimulus Decompressors.", "DBLP authors": ["Nader Alawadhi", "Ozgur Sinanoglu", "Mohammed Al-Mulla"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.39", "OA papers": [{"PaperId": "https://openalex.org/W2099439557", "PaperTitle": "Pattern Encodability Enhancements for Test Stimulus Decompressors", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kuwait University": 2.0, "New York University Abu Dhabi": 1.0}, "Authors": ["Nader Alawadhi", "Ozgur Sinanoglu", "Mohammed R. Al-Mulla"]}]}, {"DBLP title": "High Performance Compaction for Test Responses with Many Unknowns.", "DBLP authors": ["Thomas Rabenalt", "Michael Richter", "Michael G\u00f6ssel"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.40", "OA papers": [{"PaperId": "https://openalex.org/W2021099011", "PaperTitle": "High Performance Compaction for Test Responses with Many Unknowns", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Potsdam": 3.0}, "Authors": ["Thomas Rabenalt", "Michael Richter", "Michael Goessel"]}]}, {"DBLP title": "Design-for-Test of Digitally-Assisted Analog IPs for Automotive SoCs.", "DBLP authors": ["Yizi Xing", "Liquan Fang"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.41", "OA papers": [{"PaperId": "https://openalex.org/W2143013221", "PaperTitle": "Design-for-Test of Digitally-Assisted Analog IPs for Automotive SoCs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NXP (Netherlands)": 2.0}, "Authors": ["Yizi Xing", "Liquan Fang"]}]}, {"DBLP title": "Substantial Fault Pair At-a-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method.", "DBLP authors": ["Jing Ye", "Xiaolin Zhang", "Yu Hu", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.42", "OA papers": [{"PaperId": "https://openalex.org/W2143846508", "PaperTitle": "Substantial Fault Pair At-a-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing, China": 4.0}, "Authors": ["Jing Yong Ye", "Xiaolin Zhang", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "D-Scale: A Scalable System-Level Dependable Method for MPSoCs.", "DBLP authors": ["Nicolas Hebert", "Pascal Benoit", "Gilles Sassatelli", "Lionel Torres"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.43", "OA papers": [{"PaperId": "https://openalex.org/W2115020911", "PaperTitle": "D-Scale: A Scalable System-Level Dependable Method for MPSoCs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"STMicroelectronics (France)": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.5, "University of Montpellier": 1.5}, "Authors": ["Nicolas Hebert", "Pascal Benoit", "Gilles Sassatelli", "Lionel Torres"]}]}, {"DBLP title": "Bipartite Full Scan Design: A DFT Method for Asynchronous Circuits.", "DBLP authors": ["Hiroshi Iwata", "Satoshi Ohtake", "Michiko Inoue", "Hideo Fujiwara"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.44", "OA papers": [{"PaperId": "https://openalex.org/W1983182592", "PaperTitle": "Bipartite Full Scan Design: A DFT Method for Asynchronous Circuits", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Japan Science and Technology Agency": 2.0, "Nara Institute of Science and Technology": 2.0}, "Authors": ["Hiroshi Iwata", "Satoshi Ohtake", "Michiko Inoue", "Hideo Fujiwara"]}]}, {"DBLP title": "XOR-Based Response Compactor Adaptive to X-Density Variation.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.45", "OA papers": [{"PaperId": "https://openalex.org/W2167213376", "PaperTitle": "XOR-Based Response Compactor Adaptive to X-Density Variation", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"New York University": 0.5, "SUNY Polytechnic Institute": 0.5, "New York University Abu Dhabi": 1.0}, "Authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"]}]}, {"DBLP title": "DFT + DFD: An Integrated Method for Design for Testability and Diagnosability.", "DBLP authors": ["Nikhil P. Rahagude", "Maheshwar Chandrasekar", "Michael S. Hsiao"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.46", "OA papers": [{"PaperId": "https://openalex.org/W2139662168", "PaperTitle": "DFT + DFD: An Integrated Method for Design for Testability and Diagnosability", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Nikhil Rahagude", "Maheshwar Chandrasekar", "Michael Hsiao"]}]}, {"DBLP title": "Accelerating Strategy for Functional Test of NoC Communication Fabric.", "DBLP authors": ["Yan Zheng", "Hong Wang", "Shiyuan Yang", "Chen Jiang", "Feiyu Gao"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.47", "OA papers": [{"PaperId": "https://openalex.org/W2103139953", "PaperTitle": "Accelerating Strategy for Functional Test of NoC Communication Fabric", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Yan Zheng", "Hong Wang", "Shiyuan Yang", "Tao Sun", "Feiyu Gao"]}]}, {"DBLP title": "HYPERA: High-Yield Performance-Efficient Redundancy Analysis.", "DBLP authors": ["Tsung-Chu Huang", "Kuei-Yeh Lu", "Yen-Chieh Huang"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.48", "OA papers": [{"PaperId": "https://openalex.org/W2099187791", "PaperTitle": "HYPERA: High-Yield Performance-Efficient Redundancy Analysis", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Changhua University of Education": 3.0}, "Authors": ["Tsung-Chu Huang", "Kuei-Yeh Lu", "Yen-Chieh Huang"]}]}, {"DBLP title": "A Comprehensive System-on-Chip Logic Diagnosis.", "DBLP authors": ["Youssef Benabboud", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Olivia Riewer"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.49", "OA papers": [{"PaperId": "https://openalex.org/W2116395868", "PaperTitle": "A Comprehensive System-on-Chip Logic Diagnosis", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"LIRMM, Univ. Montpellier II, Montpellier, France": 6.0, "STMicroelectronics, Crolles - France": 1.0}, "Authors": ["Youssef Benabboud", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Olivia Riewer"]}]}, {"DBLP title": "On Signal Tracing for Debugging Speedpath-Related Electrical Errors in Post-Silicon Validation.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.50", "OA papers": [{"PaperId": "https://openalex.org/W2128730312", "PaperTitle": "On Signal Tracing for Debugging Speedpath-Related Electrical Errors in Post-Silicon Validation", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Xiao Liu", "Qiang Xu"]}]}, {"DBLP title": "HYPER: A Heuristic for Yield/Area imProvEment Using Redundancy in SoC.", "DBLP authors": ["Mohammad Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. Gupta"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.51", "OA papers": [{"PaperId": "https://openalex.org/W2171340263", "PaperTitle": "HYPER: A Heuristic for Yield/Area imProvEment Using Redundancy in SoC", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["M. Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Enhance Profiling-Based Scan Chain Diagnosis by Pattern Masking.", "DBLP authors": ["Wu-Tung Cheng", "Yu Huang"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.52", "OA papers": [{"PaperId": "https://openalex.org/W2144980415", "PaperTitle": "Enhance Profiling-Based Scan Chain Diagnosis by Pattern Masking", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Mentor Graphics Corporation , Wilsonville, OR, USA": 2.0}, "Authors": ["Wu-Tung Cheng", "Yu Huang"]}]}, {"DBLP title": "Maximal Resilience for Reliability and Yield Enhancement in Interconnect Structure.", "DBLP authors": ["Chih-Yun Pai", "Katherine Shu-Min Li"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.53", "OA papers": [{"PaperId": "https://openalex.org/W2167311479", "PaperTitle": "Maximal Resilience for Reliability and Yield Enhancement in Interconnect Structure", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Sun Yat-sen University": 2.0}, "Authors": ["Chih-Yun Pai", "Katherine Shu-Min Li"]}]}, {"DBLP title": "At-speed Test of High-Speed DUT Using Built-Off Test Interface.", "DBLP authors": ["Joonsung Park", "Jae Wook Lee", "Jaeyong Chung", "Kihyuk Han", "Jacob A. Abraham", "Eonjo Byun", "Cheol-Jong Woo", "Sejang Oh"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.54", "OA papers": [{"PaperId": "https://openalex.org/W2134415747", "PaperTitle": "At-speed Test of High-Speed DUT Using Built-Off Test Interface", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Austin": 5.0, "Samsung (South Korea)": 3.0}, "Authors": ["Joon Sung Park", "Jae Sung Lee", "Jaeyong Chung", "Kihyuk Han", "Jacob A. Abraham", "Eonjo Byun", "Cheol-Jong Woo", "Se-Jang Oh"]}]}, {"DBLP title": "Rapid Radio Frequency Amplitude and Phase Distortion Measurement Using Amplitude Modulated Stimulus.", "DBLP authors": ["Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.84", "OA papers": [{"PaperId": "https://openalex.org/W2149391984", "PaperTitle": "Rapid Radio Frequency Amplitude and Phase Distortion Measurement Using Amplitude Modulated Stimulus", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"]}]}, {"DBLP title": "Digitally Assisted Concurrent Built-In Tuning of RF Systems Using Hamming Distance Proportional Signatures.", "DBLP authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Vishwanath Natarajan", "Aritra Banerjee", "Hyun Woo Choi", "Ganesh Srinivasan", "Abhijit Chatterjee"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.55", "OA papers": [{"PaperId": "https://openalex.org/W2170040849", "PaperTitle": "Digitally Assisted Concurrent Built-In Tuning of RF Systems Using Hamming Distance Proportional Signatures", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 6.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Shyam Kumar Devarakond", "Sercan Sen", "V. Natarajan", "A. Banerjee", "H. H. F. Choi", "Gopalan Srinivasan", "Avishek Chatterjee"]}]}, {"DBLP title": "The Test Ability of an Adaptive Pulse Wave for ADC Testing.", "DBLP authors": ["Xiaoqin Sheng", "Hans G. Kerkhoff"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.56", "OA papers": [{"PaperId": "https://openalex.org/W2168659007", "PaperTitle": "The Test Ability of an Adaptive Pulse Wave for ADC Testing", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Xiaoqin Sheng", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Bayesian Fault Diagnosis of RF Circuits Using Nonparametric Density Estimation.", "DBLP authors": ["Ke Huang", "Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.57", "OA papers": [{"PaperId": "https://openalex.org/W2121157687", "PaperTitle": "Bayesian Fault Diagnosis of RF Circuits Using Nonparametric Density Estimation", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Grenoble Institute of Technology": 1.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.5}, "Authors": ["Ke Huang", "Haralampos-G. Stratigopoulos", "Salvador Mir"]}]}, {"DBLP title": "Power-Safe Application of Transition Delay Fault Patterns Considering Current Limit during Wafer Test.", "DBLP authors": ["Wei Zhao", "Junxia Ma", "Mohammad Tehranipoor", "Sreejit Chakravarty"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.58", "OA papers": [{"PaperId": "https://openalex.org/W2119113245", "PaperTitle": "Power-Safe Application of Transition Delay Fault Patterns Considering Current Limit during Wafer Test", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Connecticut": 3.0, "LSI Corporation, Milpitas, CA, USA": 1.0}, "Authors": ["Wei Zhao", "Junxia Ma", "Mohammad Tehranipoor", "Sreejit Chakravarty"]}]}, {"DBLP title": "Circuit Topology-Based Test Pattern Generation for Small-Delay Defects.", "DBLP authors": ["Sandeep Kumar Goel", "Krishnendu Chakrabarty", "Mahmut Yilmaz", "Ke Peng", "Mohammad Tehranipoor"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.59", "OA papers": [{"PaperId": "https://openalex.org/W2132188866", "PaperTitle": "Circuit Topology-Based Test Pattern Generation for Small-Delay Defects", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Duke University": 2.0, "Advanced Micro Devices (United States)": 1.0, "University of Connecticut": 2.0}, "Authors": ["Sandeep Kumar Goel", "Krishnendu Chakrabarty", "Mahmut Ilker Yilmaz", "Ke Peng", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Seed Ordering and Selection for High Quality Delay Test.", "DBLP authors": ["Tomokazu Yoneda", "Michiko Inoue", "Akira Taketani", "Hideo Fujiwara"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.60", "OA papers": [{"PaperId": "https://openalex.org/W1979287717", "PaperTitle": "Seed Ordering and Selection for High Quality Delay Test", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nara Institute of Science and Technology": 4.0}, "Authors": ["Tomokazu Yoneda", "Michiko Inoue", "Akira Taketani", "Hideo Fujiwara"]}]}, {"DBLP title": "An Efficient Algorithm for Finding a Universal Set of Testable Long Paths.", "DBLP authors": ["Zijian He", "Tao Lv", "Huawei Li", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.61", "OA papers": [{"PaperId": "https://openalex.org/W2119411872", "PaperTitle": "An Efficient Algorithm for Finding a Universal Set of Testable Long Paths", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chinese Academy and Sciences, Beijing, China": 0.5, "Institute of Computing Technology": 3.5}, "Authors": ["Zijian He", "Lian Tao", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Distinguishing Resistive Small Delay Defects from Random Parameter Variations.", "DBLP authors": ["Xi Qian", "Adit D. Singh"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.62", "OA papers": [{"PaperId": "https://openalex.org/W2111154686", "PaperTitle": "Distinguishing Resistive Small Delay Defects from Random Parameter Variations", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Xi Qian", "Adit D. Singh"]}]}, {"DBLP title": "A Noise-Aware Hybrid Method for SDD Pattern Grading and Selection.", "DBLP authors": ["Ke Peng", "Mahmut Yilmaz", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.63", "OA papers": [{"PaperId": "https://openalex.org/W2130295883", "PaperTitle": "A Noise-Aware Hybrid Method for SDD Pattern Grading and Selection", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Connecticut": 2.0, "Advanced Micro Devices (United States)": 1.0, "Duke University": 1.0}, "Authors": ["Ke Peng", "Mahmut Ilker Yilmaz", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Thermal Safe High Level Test Synthesis for Hierarchical Testability.", "DBLP authors": ["Tung-Hua Yeh", "Sying-Jyan Wang"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.64", "OA papers": [{"PaperId": "https://openalex.org/W2170771872", "PaperTitle": "Thermal Safe High Level Test Synthesis for Hierarchical Testability", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Chung Hsing University": 2.0}, "Authors": ["Tung-Hua Yeh", "Sying-Jyan Wang"]}]}, {"DBLP title": "A Low Area On-chip Delay Measurement System Using Embedded Delay Measurement Circuit.", "DBLP authors": ["Kentaroh Katoh", "Kazuteru Namba", "Hideo Ito"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.65", "OA papers": [{"PaperId": "https://openalex.org/W2122667705", "PaperTitle": "A Low Area On-chip Delay Measurement System Using Embedded Delay Measurement Circuit", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Chiba University": 3.0}, "Authors": ["Kentaroh Katoh", "Kazuteru Namba", "Hideo Ito"]}]}, {"DBLP title": "On Bias in Transition Coverage of Test Sets for Path Delay Faults.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.66", "OA papers": [{"PaperId": "https://openalex.org/W2147059577", "PaperTitle": "On Bias in Transition Coverage of Test Sets for Path Delay Faults", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Adaptive Low Shift Power Test Pattern Generator for Logic BIST.", "DBLP authors": ["Xijiang Lin", "Janusz Rajski"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.67", "OA papers": [{"PaperId": "https://openalex.org/W2107545540", "PaperTitle": "Adaptive Low Shift Power Test Pattern Generator for Logic BIST", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Mentor Technologies": 2.0}, "Authors": ["Xijiang Lin", "Janusz Rajski"]}]}, {"DBLP title": "Power Supply Noise Reduction in Broadcast-Based Compression Environment for At-speed Scan Testing.", "DBLP authors": ["Chun-Yong Liang", "Meng-Fan Wu", "Jiun-Lang Huang"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.68", "OA papers": [{"PaperId": "https://openalex.org/W2106651990", "PaperTitle": "Power Supply Noise Reduction in Broadcast-Based Compression Environment for At-speed Scan Testing", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 1.0, "Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 2.0}, "Authors": ["Chun-Yong Liang", "Mengfan Wu", "Jiun-Lang Huang"]}]}, {"DBLP title": "Modified Scan Flip-Flop for Low Power Testing.", "DBLP authors": ["Amit Mishra", "Nidhi Sinha", "Satdev", "Virendra Singh", "Sreejit Chakravarty", "Adit D. Singh"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.69", "OA papers": [{"PaperId": "https://openalex.org/W2025698297", "PaperTitle": "Modified Scan Flip-Flop for Low Power Testing", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Indian Institute of Science Bangalore": 4.0, "LSI Corporation, Milpitas, CA, USA": 1.0, "Auburn University": 1.0}, "Authors": ["Amit Mishra", "Nidhi Sinha", "Satdev", "Virendra Singh", "Sreejit Chakravarty", "Adit D. Singh"]}]}, {"DBLP title": "Capture in Turn Scan for Reduction of Test Data Volume, Test Application Time and Test Power.", "DBLP authors": ["Zhiqiang You", "Jiedi Huang", "Michiko Inoue", "Jishun Kuang", "Hideo Fujiwara"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.70", "OA papers": [{"PaperId": "https://openalex.org/W2116315480", "PaperTitle": "Capture in Turn Scan for Reduction of Test Data Volume, Test Application Time and Test Power", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hunan University": 3.0, "Nara Institute of Science and Technology": 2.0}, "Authors": ["Zhiqiang You", "Jiedi Huang", "Michiko Inoue", "Jishun Kuang", "Hideo Fujiwara"]}]}, {"DBLP title": "A Test Integration Methodology for 3D Integrated Circuits.", "DBLP authors": ["Che-Wei Chou", "Jin-Fu Li", "Ji-Jan Chen", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.71", "OA papers": [{"PaperId": "https://openalex.org/W2156107436", "PaperTitle": "A Test Integration Methodology for 3D Integrated Circuits", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National Central University": 2.0, "Inf. & Commun. Res. Lab., Ind. Technol. Res. Inst., Hsinchu, Taiwan": 4.0}, "Authors": ["Che-Wei Chou", "Jin-Fu Li", "Ji-Jan Chen", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"]}]}, {"DBLP title": "Performance Characterization of TSV in 3D IC via Sensitivity Analysis.", "DBLP authors": ["Jhih-Wei You", "Shi-Yu Huang", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.73", "OA papers": [{"PaperId": "https://openalex.org/W2055841712", "PaperTitle": "Performance Characterization of TSV in 3D IC via Sensitivity Analysis", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"National Tsing Hua University": 4.0, "Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan": 1.0}, "Authors": ["Jhih-Wei You", "Shi-Yu Huang", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"]}]}, {"DBLP title": "Temperature-Aware SoC Test Scheduling Considering Inter-Chip Process Variation.", "DBLP authors": ["Nima Aghaee", "Zhiyuan He", "Zebo Peng", "Petru Eles"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.74", "OA papers": [{"PaperId": "https://openalex.org/W2141405780", "PaperTitle": "Temperature-Aware SoC Test Scheduling Considering Inter-Chip Process Variation", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Link\u00f6ping University": 4.0}, "Authors": ["Nima Aghaee", "Zhiyuan He", "Zebo Peng", "Petru Eles"]}]}, {"DBLP title": "Particle Swarm Optimization Based Scheme for Low Power March Sequence Generation for Memory Testing.", "DBLP authors": ["S. Krishna Kumar", "S. Kaundinya", "Santanu Chattopadhyay"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.75", "OA papers": [{"PaperId": "https://openalex.org/W2103224240", "PaperTitle": "Particle Swarm Optimization Based Scheme for Low Power March Sequence Generation for Memory Testing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Sanjay Kumar", "S. Kaundinya", "Santanu Chattopadhyay"]}]}, {"DBLP title": "New Microcode's Generation Technique for Programmable Memory Built-In Self Test.", "DBLP authors": ["NurQamarina MohdNoor", "Azilah Saparon", "Yusrina Yusof", "Mahmud Adnan"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.76", "OA papers": [{"PaperId": "https://openalex.org/W2157979218", "PaperTitle": "New Microcode's Generation Technique for Programmable Memory Built-In Self Test", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universiti Teknologi MARA": 3.0, "Intel (Malaysia)": 1.0}, "Authors": ["NurQamarina MohdNoor", "Azilah Saparon", "Yusrina Yusof", "Mahmud Adnan"]}]}, {"DBLP title": "Software-Based Self-Testing of Processors Using Expanded Instructions.", "DBLP authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.77", "OA papers": [{"PaperId": "https://openalex.org/W2171716781", "PaperTitle": "Software-Based Self-Testing of Processors Using Expanded Instructions", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing, China": 3.0}, "Authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Mimicking of Functional State Space with Structural Tests for the Diagnosis of Board-Level Functional Failures.", "DBLP authors": ["Hongxia Fang", "Zhiyuan Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.78", "OA papers": [{"PaperId": "https://openalex.org/W2108107909", "PaperTitle": "Mimicking of Functional State Space with Structural Tests for the Diagnosis of Board-Level Functional Failures", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Duke University": 2.0, "Cisco Systems (United States)": 2.0}, "Authors": ["Hongxia Fang", "Zhiyuan Wang", "Xinli Gu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Optimization and Selection of Diagnosis-Oriented Fault-Insertion Points for System Test.", "DBLP authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.79", "OA papers": [{"PaperId": "https://openalex.org/W2163747310", "PaperTitle": "Optimization and Selection of Diagnosis-Oriented Fault-Insertion Points for System Test", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 2.0, "Cisco Systems Inc., San Jose, CA, USA.#TAB#": 2.0}, "Authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Test Cost Analysis for 3D Die-to-Wafer Stacking.", "DBLP authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Kees Beenakker", "Erik Jan Marinissen"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.80", "OA papers": [{"PaperId": "https://openalex.org/W2163755032", "PaperTitle": "Test Cost Analysis for 3D Die-to-Wafer Stacking", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Computer Engineering Laboratory, Faculty of EE, Mathematics and CS, Delft University of Technnology, Delft, Netherlands": 1.0, "Delft University of Technology": 2.0, "Imec": 1.0}, "Authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Kees Beenakker", "Erik Jan Marinissen"]}]}, {"DBLP title": "Mining Complex Boolean Expressions for Sequential Equivalence Checking.", "DBLP authors": ["Neha Goel", "Michael S. Hsiao", "Naren Ramakrishnan", "Mohammed J. Zaki"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.81", "OA papers": [{"PaperId": "https://openalex.org/W2138728917", "PaperTitle": "Mining Complex Boolean Expressions for Sequential Equivalence Checking", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Virginia Tech": 3.0, "Rensselaer Polytechnic Institute": 1.0}, "Authors": ["Neha Goel", "Michael Hsiao", "Narendran Ramakrishnan", "Mohammed J. Zaki"]}]}, {"DBLP title": "On-the-Fly Reduction of Stimuli for Functional Verification.", "DBLP authors": ["Qi Guo", "Tianshi Chen", "Haihua Shen", "Yunji Chen", "Weiwu Hu"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.82", "OA papers": [{"PaperId": "https://openalex.org/W2160541783", "PaperTitle": "On-the-Fly Reduction of Stimuli for Functional Verification", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 4.0}, "Authors": ["Qi Guo", "Tianshi Chen", "Haihua Shen", "Yunji Chen", "Weiwu Hu"]}]}, {"DBLP title": "Test Time Analysis for IEEE P1687.", "DBLP authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Gunnar Carlsson", "Erik Larsson"], "year": 2010, "doi": "https://doi.org/10.1109/ATS.2010.83", "OA papers": [{"PaperId": "https://openalex.org/W2120890300", "PaperTitle": "Test Time Analysis for IEEE P1687", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Link\u00f6ping University": 3.0, "Ericsson (Sweden)": 1.0}, "Authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Gunnar E. Carlsson", "Erik G. Larsson"]}]}]