#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x126f043d0 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x126f481f0_0 .var "clk", 0 0;
v0x126f48280_0 .var "debug", 0 0;
v0x126f48310_0 .var "rst", 0 0;
S_0x126f045d0 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x126f043d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x126f47ad0_0 .net "clk", 0 0, v0x126f481f0_0;  1 drivers
v0x126f47b60_0 .net "debug", 0 0, v0x126f48280_0;  1 drivers
v0x126f47bf0_0 .net "instr", 31 0, L_0x126f4fb00;  1 drivers
v0x126f47d00_0 .net "instr_addr", 31 0, L_0x126f48570;  1 drivers
v0x126f47d90_0 .net "mem_addr", 31 0, L_0x126f4cc80;  1 drivers
v0x126f47e20_0 .net "mem_read_data", 31 0, L_0x126f50310;  1 drivers
v0x126f47eb0_0 .net "mem_write_data", 31 0, L_0x126f485e0;  1 drivers
v0x126f47f40_0 .net "ram_write", 0 0, L_0x126f4db80;  1 drivers
v0x126f47fd0_0 .net "rst", 0 0, v0x126f48310_0;  1 drivers
v0x126f48160_0 .net "write_type", 2 0, L_0x126f4dc70;  1 drivers
S_0x126f04790 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x126f045d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x126f04590 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x126f4fb00 .functor BUFZ 32, L_0x126f4fc60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f04aa0_0 .net *"_ivl_0", 31 0, L_0x126f4fc60;  1 drivers
v0x126f14b60_0 .net *"_ivl_2", 31 0, L_0x126f4fe20;  1 drivers
v0x126f14c00_0 .net *"_ivl_4", 29 0, L_0x126f4fd00;  1 drivers
L_0x108050fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f14c90_0 .net *"_ivl_6", 1 0, L_0x108050fd0;  1 drivers
v0x126f14d20_0 .net "addr", 31 0, L_0x126f48570;  alias, 1 drivers
v0x126f14df0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f14e90_0 .net "data_out", 31 0, L_0x126f4fb00;  alias, 1 drivers
v0x126f14f40_0 .var/i "i", 31 0;
v0x126f14ff0 .array "mem_core", 65535 0, 31 0;
L_0x126f4fc60 .array/port v0x126f14ff0, L_0x126f4fe20;
L_0x126f4fd00 .part L_0x126f48570, 2, 30;
L_0x126f4fe20 .concat [ 30 2 0 0], L_0x126f4fd00, L_0x108050fd0;
S_0x126f15140 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x126f045d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x126f15300 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x126f50310 .functor BUFZ 32, L_0x126f50200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f15500_0 .net *"_ivl_10", 31 0, L_0x126f50200;  1 drivers
v0x126f155c0_0 .net *"_ivl_2", 29 0, L_0x126f4ff00;  1 drivers
L_0x108051018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f15660_0 .net *"_ivl_4", 1 0, L_0x108051018;  1 drivers
v0x126f156f0_0 .net "addr", 31 0, L_0x126f4cc80;  alias, 1 drivers
v0x126f15780_0 .net "base_index", 31 0, L_0x126f4ffa0;  1 drivers
v0x126f15850_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f158e0_0 .net "data_in", 31 0, L_0x126f485e0;  alias, 1 drivers
v0x126f15980_0 .net "data_out", 31 0, L_0x126f50310;  alias, 1 drivers
v0x126f15a30_0 .net "debug", 0 0, v0x126f48280_0;  alias, 1 drivers
v0x126f15b50_0 .var/i "i", 31 0;
v0x126f15c00 .array "mem_core", 65535 0, 31 0;
v0x126f15ca0_0 .var/i "out_file", 31 0;
v0x126f15d50_0 .var/i "ram_index", 31 0;
v0x126f15e00_0 .net "sb_offset", 1 0, L_0x126f500c0;  1 drivers
v0x126f15eb0_0 .net "sh_offset", 0 0, L_0x126f50160;  1 drivers
v0x126f15f50_0 .net "write_enable", 0 0, L_0x126f4db80;  alias, 1 drivers
v0x126f15ff0_0 .net "write_type", 2 0, L_0x126f4dc70;  alias, 1 drivers
E_0x126f14dc0 .event posedge, v0x126f14df0_0;
L_0x126f4ff00 .part L_0x126f4cc80, 2, 30;
L_0x126f4ffa0 .concat [ 30 2 0 0], L_0x126f4ff00, L_0x108051018;
L_0x126f500c0 .part L_0x126f4cc80, 0, 2;
L_0x126f50160 .part L_0x126f4cc80, 1, 1;
L_0x126f50200 .array/port v0x126f15c00, L_0x126f4ffa0;
S_0x126f16210 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x126f045d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x126f48570 .functor BUFZ 32, v0x126f3cdb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f485e0 .functor BUFZ 32, L_0x126f4d1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f4cc80 .functor BUFZ 32, L_0x126f4cde0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f4db80 .functor BUFZ 1, L_0x126f4d360, C4<0>, C4<0>, C4<0>;
L_0x126f4dc70 .functor BUFZ 3, L_0x126f4d780, C4<000>, C4<000>, C4<000>;
L_0x126f4dde0 .functor BUFZ 3, L_0x126f4d780, C4<000>, C4<000>, C4<000>;
L_0x108050058 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x126f43c60_0 .net/2u *"_ivl_0", 31 0, L_0x108050058;  1 drivers
v0x126f43d00_0 .net "alu_result_ex", 31 0, v0x126f1e200_0;  1 drivers
v0x126f43e20_0 .net "alu_result_mem", 31 0, L_0x126f4cde0;  1 drivers
v0x126f43f30_0 .net "alu_result_wb", 31 0, L_0x126f4e1a0;  1 drivers
v0x126f43fc0_0 .net "alu_src1_ex", 0 0, L_0x126f4bdf0;  1 drivers
v0x126f440d0_0 .net "alu_src1_id", 0 0, v0x126f32560_0;  1 drivers
v0x126f441e0_0 .net "alu_src2_ex", 0 0, L_0x126f4c230;  1 drivers
v0x126f442f0_0 .net "alu_src2_id", 0 0, v0x126f32650_0;  1 drivers
v0x126f44400_0 .net "alu_type_ex", 3 0, L_0x126f4b590;  1 drivers
v0x126f44590_0 .net "alu_type_id", 3 0, v0x126f32720_0;  1 drivers
v0x126f446a0_0 .net "branch_id", 0 0, L_0x126f4a6b0;  1 drivers
v0x126f44730_0 .net "bubble_ex", 0 0, L_0x126f4f990;  1 drivers
v0x126f447c0_0 .net "bubble_id", 0 0, L_0x126f4f920;  1 drivers
v0x126f44850_0 .net "bubble_if", 0 0, L_0x126f4f7d0;  1 drivers
v0x126f448e0_0 .net "bubble_mem", 0 0, L_0x126f480e0;  1 drivers
v0x126f44970_0 .net "bubble_wb", 0 0, L_0x126f4fb70;  1 drivers
v0x126f44a00_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f44b90_0 .net "imm_ex", 31 0, L_0x126f49390;  1 drivers
v0x126f44c20_0 .net "imm_id", 31 0, v0x126f35350_0;  1 drivers
v0x126f44cb0_0 .net "imm_mem", 31 0, L_0x126f4d060;  1 drivers
v0x126f44d40_0 .net "imm_wb", 31 0, L_0x126f4e340;  1 drivers
v0x126f44dd0_0 .net "instr", 31 0, L_0x126f4fb00;  alias, 1 drivers
v0x126f44e60_0 .net "instr_addr", 31 0, L_0x126f48570;  alias, 1 drivers
v0x126f44ef0_0 .net "instr_funct3_ex", 2 0, L_0x126f4b6f0;  1 drivers
v0x126f45000_0 .net "instr_funct3_id", 2 0, L_0x126f4a800;  1 drivers
v0x126f45090_0 .net "instr_funct3_mem", 2 0, L_0x126f4d780;  1 drivers
v0x126f45120_0 .net "instr_id", 31 0, L_0x126f48740;  1 drivers
v0x126f451b0_0 .net "instr_if", 31 0, L_0x126f48490;  1 drivers
v0x126f45240_0 .net "jal_id", 0 0, L_0x126f4a720;  1 drivers
v0x126f452d0_0 .net "jalr_id", 0 0, L_0x126f4a790;  1 drivers
v0x126f45360_0 .net "load_type_mem", 2 0, L_0x126f4dde0;  1 drivers
v0x126f453f0_0 .net "mem2reg_data", 31 0, v0x126f3dd30_0;  1 drivers
v0x126f45480_0 .net "mem2reg_data_wb", 31 0, L_0x126f4e020;  1 drivers
v0x126f44a90_0 .net "mem_addr", 31 0, L_0x126f4cc80;  alias, 1 drivers
v0x126f45710_0 .net "mem_read_data", 31 0, L_0x126f50310;  alias, 1 drivers
v0x126f457a0_0 .net "mem_read_ex", 0 0, L_0x126f4c0d0;  1 drivers
v0x126f45830_0 .net "mem_read_id", 0 0, v0x126f335a0_0;  1 drivers
v0x126f45940_0 .net "mem_read_mem", 0 0, L_0x126f4d620;  1 drivers
v0x126f45a50_0 .net "mem_write_data", 31 0, L_0x126f485e0;  alias, 1 drivers
v0x126f45ae0_0 .net "mem_write_ex", 0 0, L_0x126f4b9b0;  1 drivers
v0x126f45bf0_0 .net "mem_write_id", 0 0, v0x126f336b0_0;  1 drivers
v0x126f45d00_0 .net "mem_write_mem", 0 0, L_0x126f4d360;  1 drivers
v0x126f45d90_0 .net "new_pc", 31 0, v0x126f36050_0;  1 drivers
o0x108021820 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x126f45ea0_0 .net "nxpc_wb", 31 0, o0x108021820;  0 drivers
v0x126f45f30_0 .net "pc_ex", 31 0, L_0x126f4aaa0;  1 drivers
v0x126f46040_0 .net "pc_id", 31 0, L_0x126f488a0;  1 drivers
v0x126f460d0_0 .net "pc_if", 31 0, v0x126f3cdb0_0;  1 drivers
v0x126f46160_0 .net "pc_plus4_ex", 31 0, L_0x126f4ab80;  1 drivers
v0x126f46270_0 .net "pc_plus4_id", 31 0, L_0x126f48a00;  1 drivers
v0x126f46300_0 .net "pc_plus4_if", 31 0, L_0x126f483a0;  1 drivers
v0x126f46390_0 .net "pc_plus4_mem", 31 0, L_0x126f4cf00;  1 drivers
v0x126f464a0_0 .net "pc_plus4_wb", 31 0, L_0x126f4e4e0;  1 drivers
v0x126f46530_0 .net "pc_src", 0 0, v0x126f362c0_0;  1 drivers
v0x126f465c0_0 .net "ram_write", 0 0, L_0x126f4db80;  alias, 1 drivers
v0x126f46650_0 .net "rd_ex", 4 0, L_0x126f4b0f0;  1 drivers
v0x126f466e0_0 .net "rd_id", 4 0, L_0x126f48af0;  1 drivers
v0x126f46770_0 .net "rd_mem", 4 0, L_0x126f4d8e0;  1 drivers
v0x126f46800_0 .net "rd_wb", 4 0, L_0x126f4e680;  1 drivers
v0x126f46890_0 .net "reg_src_ex", 1 0, L_0x126f4b850;  1 drivers
v0x126f469a0_0 .net "reg_src_id", 1 0, v0x126f33810_0;  1 drivers
v0x126f46ab0_0 .net "reg_src_mem", 1 0, L_0x126f4dad0;  1 drivers
v0x126f46bc0_0 .net "reg_src_wb", 1 0, L_0x126f4dec0;  1 drivers
v0x126f46c50_0 .net "reg_write_data_mem", 31 0, v0x126f3df10_0;  1 drivers
v0x126f46ce0_0 .net "reg_write_data_wb", 31 0, v0x126f43b50_0;  1 drivers
v0x126f46d70_0 .net "reg_write_ex", 0 0, L_0x126f4bb10;  1 drivers
v0x126f45510_0 .net "reg_write_id", 0 0, L_0x126f4a940;  1 drivers
v0x126f455a0_0 .net "reg_write_mem", 0 0, L_0x126f4d4c0;  1 drivers
v0x126f45630_0 .net "reg_write_wb", 0 0, L_0x126f4e820;  1 drivers
v0x126f46e00_0 .net "rs1_data_ex", 31 0, L_0x126f4ae30;  1 drivers
v0x126f46e90_0 .net "rs1_data_id", 31 0, L_0x126f4a4d0;  1 drivers
v0x126f46f20_0 .net "rs1_ex", 4 0, L_0x126f4b250;  1 drivers
v0x126f46fb0_0 .net "rs1_fwd_ex", 1 0, v0x126f21d50_0;  1 drivers
v0x126f470c0_0 .net "rs1_fwd_id", 1 0, v0x126f22670_0;  1 drivers
v0x126f47150_0 .net "rs1_id", 4 0, L_0x126f48be0;  1 drivers
v0x126f471e0_0 .net "rs2_data_ex", 31 0, L_0x126f4af90;  1 drivers
v0x126f47270_0 .net "rs2_data_ex_new", 31 0, L_0x126f27aa0;  1 drivers
v0x126f47300_0 .net "rs2_data_id", 31 0, L_0x126f4a5c0;  1 drivers
v0x126f47390_0 .net "rs2_data_mem", 31 0, L_0x126f4d1c0;  1 drivers
v0x126f47420_0 .net "rs2_ex", 4 0, L_0x126f4b3f0;  1 drivers
v0x126f474b0_0 .net "rs2_fwd_ex", 1 0, v0x126f21e90_0;  1 drivers
v0x126f475c0_0 .net "rs2_fwd_id", 1 0, v0x126f227c0_0;  1 drivers
v0x126f47650_0 .net "rs2_id", 4 0, L_0x126f48c50;  1 drivers
v0x126f476e0_0 .net "rst", 0 0, v0x126f48310_0;  alias, 1 drivers
L_0x108050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f47770_0 .net "stall_ex", 0 0, L_0x108050ef8;  1 drivers
v0x126f47800_0 .net "stall_id", 0 0, L_0x126f4f6e0;  1 drivers
v0x126f47890_0 .net "stall_if", 0 0, L_0x126f4f5a0;  1 drivers
L_0x108050f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f47920_0 .net "stall_mem", 0 0, L_0x108050f40;  1 drivers
L_0x108050f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f479b0_0 .net "stall_wb", 0 0, L_0x108050f88;  1 drivers
v0x126f47a40_0 .net "write_type", 2 0, L_0x126f4dc70;  alias, 1 drivers
L_0x126f48490 .functor MUXZ 32, L_0x126f4fb00, L_0x108050058, L_0x126f4f7d0, C4<>;
S_0x126f164b0 .scope module, "ex_mem" "EX_MEM" 6 147, 7 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x126f1c600_0 .net "alu_result_ex", 31 0, v0x126f1e200_0;  alias, 1 drivers
v0x126f1c6b0_0 .net "alu_result_mem", 31 0, L_0x126f4cde0;  alias, 1 drivers
v0x126f1c740_0 .net "bubble_mem", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f1c7f0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f1c880_0 .net "imm_ex", 31 0, L_0x126f49390;  alias, 1 drivers
v0x126f1c950_0 .net "imm_mem", 31 0, L_0x126f4d060;  alias, 1 drivers
v0x126f1ca00_0 .net "instr_funct3_ex", 2 0, L_0x126f4b6f0;  alias, 1 drivers
v0x126f1cab0_0 .net "instr_funct3_mem", 2 0, L_0x126f4d780;  alias, 1 drivers
v0x126f1cb60_0 .net "mem_addr", 31 0, L_0x126f4cc80;  alias, 1 drivers
v0x126f1cc90_0 .net "mem_read_ex", 0 0, L_0x126f4c0d0;  alias, 1 drivers
v0x126f1cd20_0 .net "mem_read_mem", 0 0, L_0x126f4d620;  alias, 1 drivers
o0x108019b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x126f1cdb0_0 .net "mem_write", 0 0, o0x108019b40;  0 drivers
v0x126f1ce40_0 .net "mem_write_ex", 0 0, L_0x126f4b9b0;  alias, 1 drivers
v0x126f1cef0_0 .net "mem_write_mem", 0 0, L_0x126f4d360;  alias, 1 drivers
v0x126f1cfa0_0 .net "pc_plus4_ex", 31 0, L_0x126f4ab80;  alias, 1 drivers
v0x126f1d050_0 .net "pc_plus4_mem", 31 0, L_0x126f4cf00;  alias, 1 drivers
v0x126f1d100_0 .net "rd_ex", 4 0, L_0x126f4b0f0;  alias, 1 drivers
v0x126f1d2b0_0 .net "rd_mem", 4 0, L_0x126f4d8e0;  alias, 1 drivers
v0x126f1d340_0 .net "reg_src_ex", 1 0, L_0x126f4b850;  alias, 1 drivers
v0x126f1d3d0_0 .net "reg_src_mem", 1 0, L_0x126f4dad0;  alias, 1 drivers
v0x126f1d460_0 .net "reg_write_ex", 0 0, L_0x126f4bb10;  alias, 1 drivers
v0x126f1d4f0_0 .net "reg_write_mem", 0 0, L_0x126f4d4c0;  alias, 1 drivers
v0x126f1d5a0_0 .net "rs2_data_ex", 31 0, L_0x126f27aa0;  alias, 1 drivers
v0x126f1d650_0 .net "rs2_data_mem", 31 0, L_0x126f4d1c0;  alias, 1 drivers
v0x126f1d700_0 .net "stall_mem", 0 0, L_0x108050f40;  alias, 1 drivers
v0x126f1d790_0 .net "write_data", 31 0, L_0x126f485e0;  alias, 1 drivers
v0x126f1d840_0 .net "write_type", 2 0, L_0x126f4dc70;  alias, 1 drivers
S_0x126f169e0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f15400 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4cde0 .functor BUFZ 32, v0x126f17080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f16d40_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f16df0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f16e90_0 .net "data_in", 31 0, v0x126f1e200_0;  alias, 1 drivers
v0x126f16f20_0 .net "data_out", 31 0, L_0x126f4cde0;  alias, 1 drivers
v0x126f16fb0_0 .net "data_out_wire", 31 0, v0x126f17080_0;  1 drivers
v0x126f17080_0 .var "data_reg", 31 0;
L_0x108050a30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f17130_0 .net "default_val", 31 0, L_0x108050a30;  1 drivers
v0x126f171e0_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f17310 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f174d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4d060 .functor BUFZ 32, v0x126f17980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f17690_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f17740_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f177d0_0 .net "data_in", 31 0, L_0x126f49390;  alias, 1 drivers
v0x126f17860_0 .net "data_out", 31 0, L_0x126f4d060;  alias, 1 drivers
v0x126f178f0_0 .net "data_out_wire", 31 0, v0x126f17980_0;  1 drivers
v0x126f17980_0 .var "data_reg", 31 0;
L_0x108050ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f17a30_0 .net "default_val", 31 0, L_0x108050ac0;  1 drivers
v0x126f17ae0_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f17bf0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x126f17dd0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x126f4d780 .functor BUFZ 3, v0x126f182e0_0, C4<000>, C4<000>, C4<000>;
v0x126f17f90_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f18060_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f180f0_0 .net "data_in", 2 0, L_0x126f4b6f0;  alias, 1 drivers
v0x126f18180_0 .net "data_out", 2 0, L_0x126f4d780;  alias, 1 drivers
v0x126f18210_0 .net "data_out_wire", 2 0, v0x126f182e0_0;  1 drivers
v0x126f182e0_0 .var "data_reg", 2 0;
L_0x108050c28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x126f18390_0 .net "default_val", 2 0, L_0x108050c28;  1 drivers
v0x126f18440_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f18580 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f18740 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4d620 .functor BUFZ 1, v0x126f18be0_0, C4<0>, C4<0>, C4<0>;
v0x126f188d0_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f18970_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f18a10_0 .net "data_in", 0 0, L_0x126f4c0d0;  alias, 1 drivers
v0x126f18aa0_0 .net "data_out", 0 0, L_0x126f4d620;  alias, 1 drivers
v0x126f18b30_0 .net "data_out_wire", 0 0, v0x126f18be0_0;  1 drivers
v0x126f18be0_0 .var "data_reg", 0 0;
L_0x108050be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f18c90_0 .net "default_val", 0 0, L_0x108050be0;  1 drivers
v0x126f18d40_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f18e60 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f19060 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4d360 .functor BUFZ 1, v0x126f19520_0, C4<0>, C4<0>, C4<0>;
v0x126f191f0_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f19280_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f19310_0 .net "data_in", 0 0, L_0x126f4b9b0;  alias, 1 drivers
v0x126f193a0_0 .net "data_out", 0 0, L_0x126f4d360;  alias, 1 drivers
v0x126f19430_0 .net "data_out_wire", 0 0, v0x126f19520_0;  1 drivers
v0x126f19520_0 .var "data_reg", 0 0;
L_0x108050b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f195d0_0 .net "default_val", 0 0, L_0x108050b50;  1 drivers
v0x126f19680_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f19800 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f184d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4cf00 .functor BUFZ 32, v0x126f19e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f19b30_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f19bd0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f19c70_0 .net "data_in", 31 0, L_0x126f4ab80;  alias, 1 drivers
v0x126f19d00_0 .net "data_out", 31 0, L_0x126f4cf00;  alias, 1 drivers
v0x126f19d90_0 .net "data_out_wire", 31 0, v0x126f19e40_0;  1 drivers
v0x126f19e40_0 .var "data_reg", 31 0;
L_0x108050a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f19ef0_0 .net "default_val", 31 0, L_0x108050a78;  1 drivers
v0x126f19fa0_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f1a0c0 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x126f1a280 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x126f4d8e0 .functor BUFZ 5, v0x126f1a800_0, C4<00000>, C4<00000>, C4<00000>;
v0x126f1a410_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f1a4b0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f1a650_0 .net "data_in", 4 0, L_0x126f4b0f0;  alias, 1 drivers
v0x126f1a6e0_0 .net "data_out", 4 0, L_0x126f4d8e0;  alias, 1 drivers
v0x126f1a770_0 .net "data_out_wire", 4 0, v0x126f1a800_0;  1 drivers
v0x126f1a800_0 .var "data_reg", 4 0;
L_0x108050c70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x126f1a890_0 .net "default_val", 4 0, L_0x108050c70;  1 drivers
v0x126f1a920_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f1aa20 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x126f1abe0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x126f4dad0 .functor BUFZ 2, v0x126f1b080_0, C4<00>, C4<00>, C4<00>;
v0x126f1ad70_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f1ae10_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f1aeb0_0 .net "data_in", 1 0, L_0x126f4b850;  alias, 1 drivers
v0x126f1af40_0 .net "data_out", 1 0, L_0x126f4dad0;  alias, 1 drivers
v0x126f1afd0_0 .net "data_out_wire", 1 0, v0x126f1b080_0;  1 drivers
v0x126f1b080_0 .var "data_reg", 1 0;
L_0x108050cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f1b130_0 .net "default_val", 1 0, L_0x108050cb8;  1 drivers
v0x126f1b1e0_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f1b300 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f19020 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4d4c0 .functor BUFZ 1, v0x126f1ba70_0, C4<0>, C4<0>, C4<0>;
v0x126f1b690_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f1b830_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f1b8c0_0 .net "data_in", 0 0, L_0x126f4bb10;  alias, 1 drivers
v0x126f1b950_0 .net "data_out", 0 0, L_0x126f4d4c0;  alias, 1 drivers
v0x126f1b9e0_0 .net "data_out_wire", 0 0, v0x126f1ba70_0;  1 drivers
v0x126f1ba70_0 .var "data_reg", 0 0;
L_0x108050b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f1bb00_0 .net "default_val", 0 0, L_0x108050b98;  1 drivers
v0x126f1bb90_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f1bd80 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x126f164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f1bef0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4d1c0 .functor BUFZ 32, v0x126f1c380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f1c080_0 .net "bubble", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f1c110_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f1c1b0_0 .net "data_in", 31 0, L_0x126f27aa0;  alias, 1 drivers
v0x126f1c240_0 .net "data_out", 31 0, L_0x126f4d1c0;  alias, 1 drivers
v0x126f1c2d0_0 .net "data_out_wire", 31 0, v0x126f1c380_0;  1 drivers
v0x126f1c380_0 .var "data_reg", 31 0;
L_0x108050b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f1c430_0 .net "default_val", 31 0, L_0x108050b08;  1 drivers
v0x126f1c4e0_0 .net "stall", 0 0, L_0x108050f40;  alias, 1 drivers
S_0x126f1db00 .scope module, "ex_module" "EX_MODULE" 6 120, 9 3 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x126f4cb90 .functor BUFZ 32, v0x126f1e200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f27aa0 .functor BUFZ 32, L_0x126f4c680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f20670_0 .net "alu_result", 31 0, v0x126f1e200_0;  alias, 1 drivers
v0x126f20720_0 .net "alu_result_wire", 31 0, L_0x126f4cb90;  1 drivers
v0x126f207c0_0 .net "alu_src1", 0 0, L_0x126f4bdf0;  alias, 1 drivers
v0x126f20850_0 .net "alu_src2", 0 0, L_0x126f4c230;  alias, 1 drivers
v0x126f208e0_0 .net "alu_type", 3 0, L_0x126f4b590;  alias, 1 drivers
v0x126f209b0_0 .net "imm", 31 0, L_0x126f49390;  alias, 1 drivers
v0x126f20a40_0 .net "less_than", 0 0, v0x126f1e3a0_0;  1 drivers
v0x126f20af0_0 .net "op1", 31 0, L_0x126f4c820;  1 drivers
v0x126f20bc0_0 .net "op2", 31 0, L_0x126f4c9b0;  1 drivers
v0x126f20cd0_0 .net "pc", 31 0, L_0x126f4aaa0;  alias, 1 drivers
o0x10801aa70 .functor BUFZ 1, C4<z>; HiZ drive
v0x126f20d60_0 .net "pc_src", 0 0, o0x10801aa70;  0 drivers
v0x126f20df0_0 .net "reg_write_data_mem", 31 0, v0x126f3df10_0;  alias, 1 drivers
v0x126f20e80_0 .net "reg_write_data_wb", 31 0, v0x126f43b50_0;  alias, 1 drivers
v0x126f20f10_0 .net "rs1_data", 31 0, L_0x126f4ae30;  alias, 1 drivers
v0x126f20ff0_0 .net "rs1_data_new", 31 0, L_0x126f4c590;  1 drivers
v0x126f21090_0 .net "rs1_fwd_ex", 1 0, v0x126f21d50_0;  alias, 1 drivers
v0x126f21160_0 .net "rs2_data", 31 0, L_0x126f4af90;  alias, 1 drivers
v0x126f21330_0 .net "rs2_data_ex_new", 31 0, L_0x126f27aa0;  alias, 1 drivers
v0x126f213c0_0 .net "rs2_data_new", 31 0, L_0x126f4c680;  1 drivers
v0x126f21450_0 .net "rs2_fwd_ex", 1 0, v0x126f21e90_0;  alias, 1 drivers
v0x126f214e0_0 .net "zero", 0 0, v0x126f1e470_0;  1 drivers
S_0x126f1de20 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x126f1db00;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x126f1e0a0_0 .net "alu_in1", 31 0, L_0x126f4c820;  alias, 1 drivers
v0x126f1e150_0 .net "alu_in2", 31 0, L_0x126f4c9b0;  alias, 1 drivers
v0x126f1e200_0 .var "alu_result", 31 0;
v0x126f1e2f0_0 .net "alu_type", 3 0, L_0x126f4b590;  alias, 1 drivers
v0x126f1e3a0_0 .var "less_than", 0 0;
v0x126f1e470_0 .var "zero", 0 0;
E_0x126f1e050 .event edge, v0x126f1e2f0_0, v0x126f1e0a0_0, v0x126f1e150_0, v0x126f16e90_0;
S_0x126f1e590 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x126f1db00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x126f4c590 .functor BUFZ 32, v0x126f1edd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f4c680 .functor BUFZ 32, v0x126f1f4c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1080509a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126f4c770 .functor XNOR 1, L_0x126f4bdf0, L_0x1080509a0, C4<0>, C4<0>;
L_0x1080509e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126f4c900 .functor XNOR 1, L_0x126f4c230, L_0x1080509e8, C4<0>, C4<0>;
v0x126f1f6c0_0 .net/2u *"_ivl_10", 0 0, L_0x1080509e8;  1 drivers
v0x126f1f760_0 .net *"_ivl_12", 0 0, L_0x126f4c900;  1 drivers
v0x126f1f800_0 .net/2u *"_ivl_4", 0 0, L_0x1080509a0;  1 drivers
v0x126f1f890_0 .net *"_ivl_6", 0 0, L_0x126f4c770;  1 drivers
v0x126f1f930_0 .net "alu_src1", 0 0, L_0x126f4bdf0;  alias, 1 drivers
v0x126f1fa10_0 .net "alu_src2", 0 0, L_0x126f4c230;  alias, 1 drivers
v0x126f1fab0_0 .net "data_op1", 31 0, v0x126f1edd0_0;  1 drivers
v0x126f1fb50_0 .net "data_op2", 31 0, v0x126f1f4c0_0;  1 drivers
v0x126f1fc00_0 .net "fwd_ex1", 1 0, v0x126f21d50_0;  alias, 1 drivers
v0x126f1fd30_0 .net "fwd_ex2", 1 0, v0x126f21e90_0;  alias, 1 drivers
v0x126f1fdc0_0 .net "imm", 31 0, L_0x126f49390;  alias, 1 drivers
v0x126f1fe90_0 .net "op1", 31 0, L_0x126f4c820;  alias, 1 drivers
v0x126f1ff20_0 .net "op2", 31 0, L_0x126f4c9b0;  alias, 1 drivers
v0x126f1ffd0_0 .net "pc", 31 0, L_0x126f4aaa0;  alias, 1 drivers
v0x126f20060_0 .net "reg_write_data_mem", 31 0, v0x126f3df10_0;  alias, 1 drivers
v0x126f20140_0 .net "reg_write_data_wb", 31 0, v0x126f43b50_0;  alias, 1 drivers
v0x126f20220_0 .net "rs1_data", 31 0, L_0x126f4ae30;  alias, 1 drivers
v0x126f203b0_0 .net "rs1_data_new", 31 0, L_0x126f4c590;  alias, 1 drivers
v0x126f20440_0 .net "rs2_data", 31 0, L_0x126f4af90;  alias, 1 drivers
v0x126f204d0_0 .net "rs2_data_new", 31 0, L_0x126f4c680;  alias, 1 drivers
L_0x126f4c820 .functor MUXZ 32, L_0x126f4aaa0, v0x126f1edd0_0, L_0x126f4c770, C4<>;
L_0x126f4c9b0 .functor MUXZ 32, L_0x126f49390, v0x126f1f4c0_0, L_0x126f4c900, C4<>;
S_0x126f1e910 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x126f1e590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x126f1eba0_0 .net "Data_EX", 31 0, L_0x126f4ae30;  alias, 1 drivers
v0x126f1ec60_0 .net "Data_MEM", 31 0, v0x126f3df10_0;  alias, 1 drivers
v0x126f1ed10_0 .net "Data_WB", 31 0, v0x126f43b50_0;  alias, 1 drivers
v0x126f1edd0_0 .var "Data_out", 31 0;
v0x126f1ee80_0 .net "fwd_ex", 1 0, v0x126f21d50_0;  alias, 1 drivers
E_0x126f1eb50 .event edge, v0x126f1ee80_0, v0x126f1eba0_0, v0x126f1ec60_0, v0x126f1ed10_0;
S_0x126f1eff0 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x126f1e590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x126f1f280_0 .net "Data_EX", 31 0, L_0x126f4af90;  alias, 1 drivers
v0x126f1f330_0 .net "Data_MEM", 31 0, v0x126f3df10_0;  alias, 1 drivers
v0x126f1f3f0_0 .net "Data_WB", 31 0, v0x126f43b50_0;  alias, 1 drivers
v0x126f1f4c0_0 .var "Data_out", 31 0;
v0x126f1f550_0 .net "fwd_ex", 1 0, v0x126f21e90_0;  alias, 1 drivers
E_0x126f1f230 .event edge, v0x126f1f550_0, v0x126f1f280_0, v0x126f1ec60_0, v0x126f1ed10_0;
S_0x126f216a0 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 246, 13 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x126f21970_0 .net "rd_mem", 4 0, L_0x126f4d8e0;  alias, 1 drivers
v0x126f21a60_0 .net "rd_wb", 4 0, L_0x126f4e680;  alias, 1 drivers
v0x126f21b00_0 .net "reg_write_mem", 0 0, L_0x126f4d4c0;  alias, 1 drivers
v0x126f21bf0_0 .net "reg_write_wb", 0 0, L_0x126f4e820;  alias, 1 drivers
v0x126f21c80_0 .net "rs1_ex", 4 0, L_0x126f4b250;  alias, 1 drivers
v0x126f21d50_0 .var "rs1_fwd_ex", 1 0;
v0x126f21de0_0 .net "rs2_ex", 4 0, L_0x126f4b3f0;  alias, 1 drivers
v0x126f21e90_0 .var "rs2_fwd_ex", 1 0;
E_0x126f166b0/0 .event edge, v0x126f1b950_0, v0x126f1a6e0_0, v0x126f21c80_0, v0x126f21bf0_0;
E_0x126f166b0/1 .event edge, v0x126f21a60_0, v0x126f21de0_0;
E_0x126f166b0 .event/or E_0x126f166b0/0, E_0x126f166b0/1;
S_0x126f21ff0 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 237, 14 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x126f22340_0 .net "branch_id", 0 0, L_0x126f4a6b0;  alias, 1 drivers
v0x126f223e0_0 .net "jal_id", 0 0, L_0x126f4a720;  alias, 1 drivers
v0x126f22480_0 .net "jalr_id", 0 0, L_0x126f4a790;  alias, 1 drivers
v0x126f22510_0 .net "rd_mem", 4 0, L_0x126f4d8e0;  alias, 1 drivers
v0x126f225a0_0 .net "reg_write_mem", 0 0, L_0x126f4d4c0;  alias, 1 drivers
v0x126f22670_0 .var "rs1_fwd_id", 1 0;
v0x126f22710_0 .net "rs1_id", 4 0, L_0x126f48be0;  alias, 1 drivers
v0x126f227c0_0 .var "rs2_fwd_id", 1 0;
v0x126f22870_0 .net "rs2_id", 4 0, L_0x126f48c50;  alias, 1 drivers
E_0x126f222e0/0 .event edge, v0x126f22340_0, v0x126f1a6e0_0, v0x126f22710_0, v0x126f22480_0;
E_0x126f222e0/1 .event edge, v0x126f22870_0;
E_0x126f222e0 .event/or E_0x126f222e0/0, E_0x126f222e0/1;
S_0x126f22a60 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 222, 15 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x126f4e910 .functor OR 1, L_0x126f4a6b0, L_0x126f4a790, C4<0>, C4<0>;
L_0x126f4ec40 .functor OR 1, L_0x126f4e9c0, L_0x126f4ea80, C4<0>, C4<0>;
L_0x126f4ecf0 .functor AND 1, L_0x126f4bb10, L_0x126f4ec40, C4<1>, C4<1>;
L_0x126f4f0e0 .functor OR 1, L_0x126f4eda0, L_0x126f4ef40, C4<0>, C4<0>;
L_0x126f4f150 .functor AND 1, L_0x126f4d620, L_0x126f4f0e0, C4<1>, C4<1>;
L_0x126f4f230 .functor OR 1, L_0x126f4ecf0, L_0x126f4f150, C4<0>, C4<0>;
L_0x126f4f320 .functor AND 1, L_0x126f4e910, L_0x126f4f230, C4<1>, C4<1>;
L_0x126f4f4f0 .functor AND 1, L_0x126f4f450, v0x126f362c0_0, C4<1>, C4<1>;
L_0x126f4f5a0 .functor BUFZ 1, L_0x126f4f320, C4<0>, C4<0>, C4<0>;
L_0x126f4f6e0 .functor BUFZ 1, L_0x126f4f320, C4<0>, C4<0>, C4<0>;
L_0x126f4f7d0 .functor BUFZ 1, v0x126f48310_0, C4<0>, C4<0>, C4<0>;
L_0x126f4f920 .functor OR 1, v0x126f48310_0, L_0x126f4f4f0, C4<0>, C4<0>;
L_0x126f4f990 .functor OR 1, v0x126f48310_0, L_0x126f4f320, C4<0>, C4<0>;
L_0x126f480e0 .functor BUFZ 1, v0x126f48310_0, C4<0>, C4<0>, C4<0>;
L_0x126f4fb70 .functor BUFZ 1, v0x126f48310_0, C4<0>, C4<0>, C4<0>;
v0x126f22e90_0 .net *"_ivl_1", 0 0, L_0x126f4e910;  1 drivers
v0x126f22f40_0 .net *"_ivl_10", 0 0, L_0x126f4eda0;  1 drivers
v0x126f22fe0_0 .net *"_ivl_12", 0 0, L_0x126f4ef40;  1 drivers
v0x126f23070_0 .net *"_ivl_15", 0 0, L_0x126f4f0e0;  1 drivers
v0x126f23110_0 .net *"_ivl_17", 0 0, L_0x126f4f150;  1 drivers
v0x126f231f0_0 .net *"_ivl_19", 0 0, L_0x126f4f230;  1 drivers
v0x126f23290_0 .net *"_ivl_2", 0 0, L_0x126f4e9c0;  1 drivers
v0x126f23330_0 .net *"_ivl_23", 0 0, L_0x126f4f450;  1 drivers
v0x126f233d0_0 .net *"_ivl_4", 0 0, L_0x126f4ea80;  1 drivers
v0x126f234e0_0 .net *"_ivl_7", 0 0, L_0x126f4ec40;  1 drivers
v0x126f23570_0 .net *"_ivl_9", 0 0, L_0x126f4ecf0;  1 drivers
v0x126f23610_0 .net "branch_id", 0 0, L_0x126f4a6b0;  alias, 1 drivers
v0x126f236c0_0 .net "bubble", 0 0, L_0x126f4f4f0;  1 drivers
v0x126f23750_0 .net "bubble_ex", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f237e0_0 .net "bubble_id", 0 0, L_0x126f4f920;  alias, 1 drivers
v0x126f23870_0 .net "bubble_if", 0 0, L_0x126f4f7d0;  alias, 1 drivers
v0x126f23900_0 .net "bubble_mem", 0 0, L_0x126f480e0;  alias, 1 drivers
v0x126f23a90_0 .net "bubble_wb", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f23b20_0 .net "jal_id", 0 0, L_0x126f4a720;  alias, 1 drivers
v0x126f23bd0_0 .net "jalr_id", 0 0, L_0x126f4a790;  alias, 1 drivers
v0x126f23c60_0 .net "mem_read_ex", 0 0, L_0x126f4c0d0;  alias, 1 drivers
v0x126f23cf0_0 .net "mem_read_mem", 0 0, L_0x126f4d620;  alias, 1 drivers
v0x126f23dc0_0 .net "pc_src_id", 0 0, v0x126f362c0_0;  alias, 1 drivers
v0x126f23e50_0 .net "rd_ex", 4 0, L_0x126f4b0f0;  alias, 1 drivers
v0x126f23f20_0 .net "rd_mem", 4 0, L_0x126f4d8e0;  alias, 1 drivers
v0x126f24030_0 .net "reg_write_ex", 0 0, L_0x126f4bb10;  alias, 1 drivers
v0x126f240c0_0 .net "rs1_id", 4 0, L_0x126f48be0;  alias, 1 drivers
v0x126f24150_0 .net "rs2_id", 4 0, L_0x126f48c50;  alias, 1 drivers
v0x126f241e0_0 .net "rst", 0 0, v0x126f48310_0;  alias, 1 drivers
v0x126f24270_0 .net "stall", 0 0, L_0x126f4f320;  1 drivers
v0x126f24300_0 .net "stall_ex", 0 0, L_0x108050ef8;  alias, 1 drivers
v0x126f24390_0 .net "stall_id", 0 0, L_0x126f4f6e0;  alias, 1 drivers
v0x126f24420_0 .net "stall_if", 0 0, L_0x126f4f5a0;  alias, 1 drivers
v0x126f23990_0 .net "stall_mem", 0 0, L_0x108050f40;  alias, 1 drivers
v0x126f246b0_0 .net "stall_wb", 0 0, L_0x108050f88;  alias, 1 drivers
L_0x126f4e9c0 .cmp/eq 5, L_0x126f4b0f0, L_0x126f48be0;
L_0x126f4ea80 .cmp/eq 5, L_0x126f4b0f0, L_0x126f48c50;
L_0x126f4eda0 .cmp/eq 5, L_0x126f4d8e0, L_0x126f48be0;
L_0x126f4ef40 .cmp/eq 5, L_0x126f4d8e0, L_0x126f48c50;
L_0x126f4f450 .reduce/nor L_0x126f4f320;
S_0x126f248f0 .scope module, "id_ex" "ID_EX" 6 95, 16 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x126f2fe40_0 .net "alu_src1_ex", 0 0, L_0x126f4bdf0;  alias, 1 drivers
v0x126f2fed0_0 .net "alu_src1_id", 0 0, v0x126f32560_0;  alias, 1 drivers
v0x126f2ff60_0 .net "alu_src2_ex", 0 0, L_0x126f4c230;  alias, 1 drivers
v0x126f30010_0 .net "alu_src2_id", 0 0, v0x126f32650_0;  alias, 1 drivers
v0x126f300c0_0 .net "alu_type_ex", 3 0, L_0x126f4b590;  alias, 1 drivers
v0x126f30190_0 .net "alu_type_id", 3 0, v0x126f32720_0;  alias, 1 drivers
v0x126f30220_0 .net "branch_ex", 0 0, L_0x126f4bf50;  1 drivers
v0x126f302b0_0 .net "branch_id", 0 0, L_0x126f4a6b0;  alias, 1 drivers
v0x126f30340_0 .net "bubble_ex", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f30450_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f26ef0_0 .net "imm_ex", 31 0, L_0x126f49390;  alias, 1 drivers
v0x126f26f80_0 .net "imm_id", 31 0, v0x126f35350_0;  alias, 1 drivers
v0x126f27030_0 .net "instr_funct3_ex", 2 0, L_0x126f4b6f0;  alias, 1 drivers
v0x126f304e0_0 .net "instr_funct3_id", 2 0, L_0x126f4a800;  alias, 1 drivers
v0x126f30570_0 .net "jal_ex", 0 0, L_0x126f4c4e0;  1 drivers
v0x126f30600_0 .net "jal_id", 0 0, L_0x126f4a720;  alias, 1 drivers
v0x126f30690_0 .net "jalr_ex", 0 0, L_0x126f4bc70;  1 drivers
v0x126f30820_0 .net "jalr_id", 0 0, L_0x126f4a790;  alias, 1 drivers
v0x126f308b0_0 .net "mem_read_ex", 0 0, L_0x126f4c0d0;  alias, 1 drivers
v0x126f30940_0 .net "mem_read_id", 0 0, v0x126f335a0_0;  alias, 1 drivers
v0x126f309f0_0 .net "mem_write_ex", 0 0, L_0x126f4b9b0;  alias, 1 drivers
v0x126f30a80_0 .net "mem_write_id", 0 0, v0x126f336b0_0;  alias, 1 drivers
v0x126f30b10_0 .net "pc_ex", 31 0, L_0x126f4aaa0;  alias, 1 drivers
v0x126f30ba0_0 .net "pc_id", 31 0, L_0x126f488a0;  alias, 1 drivers
v0x126f30c30_0 .net "pc_plus4_ex", 31 0, L_0x126f4ab80;  alias, 1 drivers
v0x126f30cc0_0 .net "pc_plus4_id", 31 0, L_0x126f48a00;  alias, 1 drivers
v0x126f30d70_0 .net "rd_ex", 4 0, L_0x126f4b0f0;  alias, 1 drivers
v0x126f30e80_0 .net "rd_id", 4 0, L_0x126f48af0;  alias, 1 drivers
v0x126f30f30_0 .net "reg_src_ex", 1 0, L_0x126f4b850;  alias, 1 drivers
v0x126f30fc0_0 .net "reg_src_id", 1 0, v0x126f33810_0;  alias, 1 drivers
v0x126f31050_0 .net "reg_write_ex", 0 0, L_0x126f4bb10;  alias, 1 drivers
v0x126f31160_0 .net "reg_write_id", 0 0, L_0x126f4a940;  alias, 1 drivers
v0x126f311f0_0 .net "rs1_data_ex", 31 0, L_0x126f4ae30;  alias, 1 drivers
v0x126f31480_0 .net "rs1_data_id", 31 0, L_0x126f4a4d0;  alias, 1 drivers
v0x126f31510_0 .net "rs1_ex", 4 0, L_0x126f4b250;  alias, 1 drivers
v0x126f315a0_0 .net "rs1_id", 4 0, L_0x126f48be0;  alias, 1 drivers
v0x126f31630_0 .net "rs2_data_ex", 31 0, L_0x126f4af90;  alias, 1 drivers
v0x126f316c0_0 .net "rs2_data_id", 31 0, L_0x126f4a5c0;  alias, 1 drivers
v0x126f31750_0 .net "rs2_ex", 4 0, L_0x126f4b3f0;  alias, 1 drivers
v0x126f317e0_0 .net "rs2_id", 4 0, L_0x126f48c50;  alias, 1 drivers
v0x126f31880_0 .net "stall_ex", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f24f70 .scope module, "ID_EX_alu_src1" "PipeDff" 16 40, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f25140 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4bdf0 .functor BUFZ 1, v0x126f255c0_0, C4<0>, C4<0>, C4<0>;
v0x126f252f0_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f25380_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f25410_0 .net "data_in", 0 0, v0x126f32560_0;  alias, 1 drivers
v0x126f254a0_0 .net "data_out", 0 0, L_0x126f4bdf0;  alias, 1 drivers
v0x126f25530_0 .net "data_out_wire", 0 0, v0x126f255c0_0;  1 drivers
v0x126f255c0_0 .var "data_reg", 0 0;
L_0x108050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f25650_0 .net "default_val", 0 0, L_0x108050838;  1 drivers
v0x126f25700_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f25810 .scope module, "ID_EX_alu_src2" "PipeDff" 16 43, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f259e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4c230 .functor BUFZ 1, v0x126f25ef0_0, C4<0>, C4<0>, C4<0>;
v0x126f25ba0_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f25c70_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f25d00_0 .net "data_in", 0 0, v0x126f32650_0;  alias, 1 drivers
v0x126f25d90_0 .net "data_out", 0 0, L_0x126f4c230;  alias, 1 drivers
v0x126f25e20_0 .net "data_out_wire", 0 0, v0x126f25ef0_0;  1 drivers
v0x126f25ef0_0 .var "data_reg", 0 0;
L_0x108050910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f25f80_0 .net "default_val", 0 0, L_0x108050910;  1 drivers
v0x126f26020_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f26160 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x126f26320 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x126f4b590 .functor BUFZ 4, v0x126f267f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x126f264e0_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f26570_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f26600_0 .net "data_in", 3 0, v0x126f32720_0;  alias, 1 drivers
v0x126f26690_0 .net "data_out", 3 0, L_0x126f4b590;  alias, 1 drivers
v0x126f26720_0 .net "data_out_wire", 3 0, v0x126f267f0_0;  1 drivers
v0x126f267f0_0 .var "data_reg", 3 0;
L_0x108050688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x126f26890_0 .net "default_val", 3 0, L_0x108050688;  1 drivers
v0x126f26940_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f26a60 .scope module, "ID_EX_branch" "PipeDff" 16 41, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f26c20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4bf50 .functor BUFZ 1, v0x126f27250_0, C4<0>, C4<0>, C4<0>;
v0x126f26db0_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f26e50_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f1a550_0 .net "data_in", 0 0, L_0x126f4a6b0;  alias, 1 drivers
v0x126f270f0_0 .net "data_out", 0 0, L_0x126f4bf50;  alias, 1 drivers
v0x126f27180_0 .net "data_out_wire", 0 0, v0x126f27250_0;  1 drivers
v0x126f27250_0 .var "data_reg", 0 0;
L_0x108050880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f272e0_0 .net "default_val", 0 0, L_0x108050880;  1 drivers
v0x126f27370_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f274f0 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f276b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f49390 .functor BUFZ 32, v0x126f27bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f27840_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f278e0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f27980_0 .net "data_in", 31 0, v0x126f35350_0;  alias, 1 drivers
v0x126f27a10_0 .net "data_out", 31 0, L_0x126f49390;  alias, 1 drivers
v0x126f27b20_0 .net "data_out_wire", 31 0, v0x126f27bb0_0;  1 drivers
v0x126f27bb0_0 .var "data_reg", 31 0;
L_0x1080504d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f27c40_0 .net "default_val", 31 0, L_0x1080504d8;  1 drivers
v0x126f27ce0_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f27e00 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x126f27fc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x126f4b6f0 .functor BUFZ 3, v0x126f28480_0, C4<000>, C4<000>, C4<000>;
v0x126f28150_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f281f0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f28290_0 .net "data_in", 2 0, L_0x126f4a800;  alias, 1 drivers
v0x126f28320_0 .net "data_out", 2 0, L_0x126f4b6f0;  alias, 1 drivers
v0x126f283b0_0 .net "data_out_wire", 2 0, v0x126f28480_0;  1 drivers
v0x126f28480_0 .var "data_reg", 2 0;
L_0x1080506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x126f28520_0 .net "default_val", 2 0, L_0x1080506d0;  1 drivers
v0x126f285d0_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f286f0 .scope module, "ID_EX_jal" "PipeDff" 16 44, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f288b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4c4e0 .functor BUFZ 1, v0x126f28d70_0, C4<0>, C4<0>, C4<0>;
v0x126f28a40_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f28ae0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f28b80_0 .net "data_in", 0 0, L_0x126f4a720;  alias, 1 drivers
v0x126f28c10_0 .net "data_out", 0 0, L_0x126f4c4e0;  alias, 1 drivers
v0x126f28ca0_0 .net "data_out_wire", 0 0, v0x126f28d70_0;  1 drivers
v0x126f28d70_0 .var "data_reg", 0 0;
L_0x108050958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f28e10_0 .net "default_val", 0 0, L_0x108050958;  1 drivers
v0x126f28ec0_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f28fe0 .scope module, "ID_EX_jalr" "PipeDff" 16 39, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f291a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4bc70 .functor BUFZ 1, v0x126f29710_0, C4<0>, C4<0>, C4<0>;
v0x126f29330_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f294d0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f29560_0 .net "data_in", 0 0, L_0x126f4a790;  alias, 1 drivers
v0x126f295f0_0 .net "data_out", 0 0, L_0x126f4bc70;  alias, 1 drivers
v0x126f29680_0 .net "data_out_wire", 0 0, v0x126f29710_0;  1 drivers
v0x126f29710_0 .var "data_reg", 0 0;
L_0x1080507f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f297a0_0 .net "default_val", 0 0, L_0x1080507f0;  1 drivers
v0x126f29830_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f29a30 .scope module, "ID_EX_mem_read" "PipeDff" 16 42, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f260b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4c0d0 .functor BUFZ 1, v0x126f2a060_0, C4<0>, C4<0>, C4<0>;
v0x126f29d70_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f29e00_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f29ea0_0 .net "data_in", 0 0, v0x126f335a0_0;  alias, 1 drivers
v0x126f29f30_0 .net "data_out", 0 0, L_0x126f4c0d0;  alias, 1 drivers
v0x126f29fc0_0 .net "data_out_wire", 0 0, v0x126f2a060_0;  1 drivers
v0x126f2a060_0 .var "data_reg", 0 0;
L_0x1080508c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f2a110_0 .net "default_val", 0 0, L_0x1080508c8;  1 drivers
v0x126f2a1c0_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2a2e0 .scope module, "ID_EX_mem_write" "PipeDff" 16 37, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f2a4a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4b9b0 .functor BUFZ 1, v0x126f2a960_0, C4<0>, C4<0>, C4<0>;
v0x126f2a630_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2a6d0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2a770_0 .net "data_in", 0 0, v0x126f336b0_0;  alias, 1 drivers
v0x126f2a800_0 .net "data_out", 0 0, L_0x126f4b9b0;  alias, 1 drivers
v0x126f2a890_0 .net "data_out_wire", 0 0, v0x126f2a960_0;  1 drivers
v0x126f2a960_0 .var "data_reg", 0 0;
L_0x108050760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f2aa00_0 .net "default_val", 0 0, L_0x108050760;  1 drivers
v0x126f2aab0_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2abd0 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f2ad90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4aaa0 .functor BUFZ 32, v0x126f2b250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f2af20_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2afc0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2b060_0 .net "data_in", 31 0, L_0x126f488a0;  alias, 1 drivers
v0x126f2b0f0_0 .net "data_out", 31 0, L_0x126f4aaa0;  alias, 1 drivers
v0x126f2b180_0 .net "data_out_wire", 31 0, v0x126f2b250_0;  1 drivers
v0x126f2b250_0 .var "data_reg", 31 0;
L_0x108050448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f2b2f0_0 .net "default_val", 31 0, L_0x108050448;  1 drivers
v0x126f2b3a0_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2b4c0 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f2b680 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4ab80 .functor BUFZ 32, v0x126f2bb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f2b810_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2b8b0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2b950_0 .net "data_in", 31 0, L_0x126f48a00;  alias, 1 drivers
v0x126f2b9e0_0 .net "data_out", 31 0, L_0x126f4ab80;  alias, 1 drivers
v0x126f2ba70_0 .net "data_out_wire", 31 0, v0x126f2bb40_0;  1 drivers
v0x126f2bb40_0 .var "data_reg", 31 0;
L_0x108050490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f2bbe0_0 .net "default_val", 31 0, L_0x108050490;  1 drivers
v0x126f2bc90_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2bdb0 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x126f2bf70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x126f4b0f0 .functor BUFZ 5, v0x126f2c400_0, C4<00000>, C4<00000>, C4<00000>;
v0x126f2c100_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2c1a0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2c240_0 .net "data_in", 4 0, L_0x126f48af0;  alias, 1 drivers
v0x126f2c2d0_0 .net "data_out", 4 0, L_0x126f4b0f0;  alias, 1 drivers
v0x126f2c360_0 .net "data_out_wire", 4 0, v0x126f2c400_0;  1 drivers
v0x126f2c400_0 .var "data_reg", 4 0;
L_0x1080505b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x126f2c4b0_0 .net "default_val", 4 0, L_0x1080505b0;  1 drivers
v0x126f2c560_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2c680 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x126f2c840 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x126f4b850 .functor BUFZ 2, v0x126f2cd00_0, C4<00>, C4<00>, C4<00>;
v0x126f2c9d0_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2ca70_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2cb10_0 .net "data_in", 1 0, v0x126f33810_0;  alias, 1 drivers
v0x126f2cba0_0 .net "data_out", 1 0, L_0x126f4b850;  alias, 1 drivers
v0x126f2cc30_0 .net "data_out_wire", 1 0, v0x126f2cd00_0;  1 drivers
v0x126f2cd00_0 .var "data_reg", 1 0;
L_0x108050718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f2cda0_0 .net "default_val", 1 0, L_0x108050718;  1 drivers
v0x126f2ce50_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2cf70 .scope module, "ID_EX_reg_write" "PipeDff" 16 38, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f2d130 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4bb10 .functor BUFZ 1, v0x126f2d5c0_0, C4<0>, C4<0>, C4<0>;
v0x126f2d2c0_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2d360_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2d400_0 .net "data_in", 0 0, L_0x126f4a940;  alias, 1 drivers
v0x126f2d490_0 .net "data_out", 0 0, L_0x126f4bb10;  alias, 1 drivers
v0x126f2d520_0 .net "data_out_wire", 0 0, v0x126f2d5c0_0;  1 drivers
v0x126f2d5c0_0 .var "data_reg", 0 0;
L_0x1080507a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f2d670_0 .net "default_val", 0 0, L_0x1080507a8;  1 drivers
v0x126f2d720_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2d840 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x126f2da00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x126f4b250 .functor BUFZ 5, v0x126f2dfe0_0, C4<00000>, C4<00000>, C4<00000>;
v0x126f2db90_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f293d0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2de30_0 .net "data_in", 4 0, L_0x126f48be0;  alias, 1 drivers
v0x126f2dec0_0 .net "data_out", 4 0, L_0x126f4b250;  alias, 1 drivers
v0x126f2df50_0 .net "data_out_wire", 4 0, v0x126f2dfe0_0;  1 drivers
v0x126f2dfe0_0 .var "data_reg", 4 0;
L_0x1080505f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x126f2e070_0 .net "default_val", 4 0, L_0x1080505f8;  1 drivers
v0x126f2e110_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2e3a0 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f2e610 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4ae30 .functor BUFZ 32, v0x126f2ea00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f2e720_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2e7b0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2e840_0 .net "data_in", 31 0, L_0x126f4a4d0;  alias, 1 drivers
v0x126f2e8d0_0 .net "data_out", 31 0, L_0x126f4ae30;  alias, 1 drivers
v0x126f2e960_0 .net "data_out_wire", 31 0, v0x126f2ea00_0;  1 drivers
v0x126f2ea00_0 .var "data_reg", 31 0;
L_0x108050520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f2eab0_0 .net "default_val", 31 0, L_0x108050520;  1 drivers
v0x126f2eb60_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2ec80 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x126f2ee40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x126f4b3f0 .functor BUFZ 5, v0x126f2f300_0, C4<00000>, C4<00000>, C4<00000>;
v0x126f2efd0_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2f070_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2f110_0 .net "data_in", 4 0, L_0x126f48c50;  alias, 1 drivers
v0x126f2f1a0_0 .net "data_out", 4 0, L_0x126f4b3f0;  alias, 1 drivers
v0x126f2f230_0 .net "data_out_wire", 4 0, v0x126f2f300_0;  1 drivers
v0x126f2f300_0 .var "data_reg", 4 0;
L_0x108050640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x126f2f3a0_0 .net "default_val", 4 0, L_0x108050640;  1 drivers
v0x126f2f450_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f2f570 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x126f248f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f2f730 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4af90 .functor BUFZ 32, v0x126f2fbc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f2f8c0_0 .net "bubble", 0 0, L_0x126f4f990;  alias, 1 drivers
v0x126f2f960_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f2fa00_0 .net "data_in", 31 0, L_0x126f4a5c0;  alias, 1 drivers
v0x126f2fa90_0 .net "data_out", 31 0, L_0x126f4af90;  alias, 1 drivers
v0x126f2fb20_0 .net "data_out_wire", 31 0, v0x126f2fbc0_0;  1 drivers
v0x126f2fbc0_0 .var "data_reg", 31 0;
L_0x108050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f2fc70_0 .net "default_val", 31 0, L_0x108050568;  1 drivers
v0x126f2fd20_0 .net "stall", 0 0, L_0x108050ef8;  alias, 1 drivers
S_0x126f31ca0 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "rs1_fwd_id";
    .port_info 7 /INPUT 2 "rs2_fwd_id";
    .port_info 8 /OUTPUT 1 "pc_src";
    .port_info 9 /OUTPUT 2 "reg_src";
    .port_info 10 /OUTPUT 1 "alu_src1";
    .port_info 11 /OUTPUT 1 "alu_src2";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "rs1_data";
    .port_info 16 /OUTPUT 32 "rs2_data";
    .port_info 17 /OUTPUT 32 "imm";
    .port_info 18 /OUTPUT 32 "new_pc";
    .port_info 19 /OUTPUT 3 "branch_type";
    .port_info 20 /OUTPUT 3 "load_type";
    .port_info 21 /OUTPUT 3 "store_type";
    .port_info 22 /OUTPUT 3 "instr_funct3";
    .port_info 23 /OUTPUT 4 "alu_type";
    .port_info 24 /OUTPUT 5 "rd";
    .port_info 25 /OUTPUT 5 "rs1";
    .port_info 26 /OUTPUT 5 "rs2";
    .port_info 27 /OUTPUT 1 "branch";
    .port_info 28 /OUTPUT 1 "jal";
    .port_info 29 /OUTPUT 1 "jalr";
L_0x126f48af0 .functor BUFZ 5, v0x126f338e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x126f48be0 .functor BUFZ 5, v0x126f33a00_0, C4<00000>, C4<00000>, C4<00000>;
L_0x126f48c50 .functor BUFZ 5, v0x126f33ab0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x126f4a4d0 .functor BUFZ 32, L_0x126f49970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f4a5c0 .functor BUFZ 32, L_0x126f49cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f4a6b0 .functor BUFZ 1, v0x126f33000_0, C4<0>, C4<0>, C4<0>;
L_0x126f4a720 .functor BUFZ 1, v0x126f333b0_0, C4<0>, C4<0>, C4<0>;
L_0x126f4a790 .functor BUFZ 1, v0x126f33450_0, C4<0>, C4<0>, C4<0>;
L_0x126f4a800 .functor BUFZ 3, v0x126f332d0_0, C4<000>, C4<000>, C4<000>;
L_0x126f4a940 .functor BUFZ 1, v0x126f33970_0, C4<0>, C4<0>, C4<0>;
v0x126f378a0_0 .net "R_Addr1", 4 0, v0x126f33a00_0;  1 drivers
v0x126f37950_0 .net "R_Addr2", 4 0, v0x126f33ab0_0;  1 drivers
v0x126f37a30_0 .net "W_Addr", 4 0, v0x126f338e0_0;  1 drivers
v0x126f37b00_0 .net "alu_src1", 0 0, v0x126f32560_0;  alias, 1 drivers
v0x126f37b90_0 .net "alu_src2", 0 0, v0x126f32650_0;  alias, 1 drivers
v0x126f37c60_0 .net "alu_type", 3 0, v0x126f32720_0;  alias, 1 drivers
v0x126f37cf0_0 .net "branch", 0 0, L_0x126f4a6b0;  alias, 1 drivers
v0x126f37e00_0 .net "branch_inn", 0 0, v0x126f33000_0;  1 drivers
v0x126f37e90_0 .net "branch_type", 2 0, L_0x126f48ce0;  1 drivers
v0x126f37fa0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f38030_0 .net "funct3_inn", 2 0, v0x126f332d0_0;  1 drivers
v0x126f38100_0 .net "imm", 31 0, v0x126f35350_0;  alias, 1 drivers
v0x126f38190_0 .net "instr", 31 0, L_0x126f48740;  alias, 1 drivers
v0x126f38220_0 .net "instr_funct3", 2 0, L_0x126f4a800;  alias, 1 drivers
v0x126f382f0_0 .net "jal", 0 0, L_0x126f4a720;  alias, 1 drivers
v0x126f38400_0 .net "jal_inn", 0 0, v0x126f333b0_0;  1 drivers
v0x126f38490_0 .net "jalr", 0 0, L_0x126f4a790;  alias, 1 drivers
v0x126f38620_0 .net "jalr_inn", 0 0, v0x126f33450_0;  1 drivers
v0x126f386b0_0 .net "less_than", 0 0, L_0x126f4a430;  1 drivers
v0x126f38780_0 .net "load_type", 2 0, L_0x126f48d50;  1 drivers
v0x126f38810_0 .net "mem_read", 0 0, v0x126f335a0_0;  alias, 1 drivers
v0x126f388a0_0 .net "mem_write", 0 0, v0x126f336b0_0;  alias, 1 drivers
v0x126f38930_0 .net "new_pc", 31 0, v0x126f36050_0;  alias, 1 drivers
v0x126f389c0_0 .net "pc", 31 0, L_0x126f488a0;  alias, 1 drivers
v0x126f38a50_0 .net "pc_plus4", 31 0, L_0x126f48a00;  alias, 1 drivers
v0x126f38ae0_0 .net "pc_src", 0 0, v0x126f362c0_0;  alias, 1 drivers
v0x126f38bb0_0 .net "rd", 4 0, L_0x126f48af0;  alias, 1 drivers
v0x126f38c80_0 .net "reg_src", 1 0, v0x126f33810_0;  alias, 1 drivers
v0x126f38d10_0 .net "reg_write", 0 0, L_0x126f4a940;  alias, 1 drivers
v0x126f38de0_0 .net "reg_write_data_mem", 31 0, v0x126f3df10_0;  alias, 1 drivers
v0x126f38e70_0 .net "reg_write_data_wb", 31 0, v0x126f43b50_0;  alias, 1 drivers
v0x126f38f00_0 .net "reg_write_enable", 0 0, v0x126f33970_0;  1 drivers
v0x126f38fd0_0 .net "rs1", 4 0, L_0x126f48be0;  alias, 1 drivers
v0x126f39260_0 .net "rs1_data", 31 0, L_0x126f4a4d0;  alias, 1 drivers
v0x126f392f0_0 .net "rs1_data_new", 31 0, L_0x126f49970;  1 drivers
v0x126f39380_0 .net "rs1_data_old", 31 0, L_0x126f49230;  1 drivers
v0x126f39410_0 .net "rs1_fwd_id", 1 0, v0x126f22670_0;  alias, 1 drivers
v0x126f394a0_0 .net "rs2", 4 0, L_0x126f48c50;  alias, 1 drivers
v0x126f395b0_0 .net "rs2_data", 31 0, L_0x126f4a5c0;  alias, 1 drivers
v0x126f39640_0 .net "rs2_data_new", 31 0, L_0x126f49cb0;  1 drivers
v0x126f396d0_0 .net "rs2_data_old", 31 0, L_0x126f496f0;  1 drivers
v0x126f397a0_0 .net "rs2_fwd_id", 1 0, v0x126f227c0_0;  alias, 1 drivers
v0x126f39870_0 .net "store_type", 2 0, L_0x126f48e40;  1 drivers
v0x126f39900_0 .net "zero", 0 0, L_0x126f49dd0;  1 drivers
S_0x126f321d0 .scope module, "ID_ALU_Control" "ALUControl" 17 59, 18 3 0, S_0x126f31ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x126f323f0_0 .net "R_Data1", 31 0, L_0x126f49970;  alias, 1 drivers
v0x126f324b0_0 .net "R_Data2", 31 0, L_0x126f49cb0;  alias, 1 drivers
v0x126f32560_0 .var "alu_src1", 0 0;
v0x126f32650_0 .var "alu_src2", 0 0;
v0x126f32720_0 .var "alu_type", 3 0;
v0x126f32830_0 .var "funct3", 2 0;
v0x126f328c0_0 .var "funct7", 6 0;
v0x126f32950_0 .net "imm", 31 0, v0x126f35350_0;  alias, 1 drivers
v0x126f32a20_0 .net "instr", 31 0, L_0x126f48740;  alias, 1 drivers
v0x126f32b30_0 .var "opcode", 6 0;
E_0x126f24ba0 .event edge, v0x126f32a20_0, v0x126f32b30_0, v0x126f32830_0, v0x126f328c0_0;
S_0x126f32c20 .scope module, "ID_Control_Unit" "ControlUnit" 17 41, 19 3 0, S_0x126f31ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x126f48ce0 .functor BUFZ 3, v0x126f33150_0, C4<000>, C4<000>, C4<000>;
L_0x126f48d50 .functor BUFZ 3, v0x126f33150_0, C4<000>, C4<000>, C4<000>;
L_0x126f48e40 .functor BUFZ 3, v0x126f33150_0, C4<000>, C4<000>, C4<000>;
v0x126f33000_0 .var "branch", 0 0;
v0x126f330a0_0 .net "branch_type", 2 0, L_0x126f48ce0;  alias, 1 drivers
v0x126f33150_0 .var "funct3", 2 0;
v0x126f33210_0 .net "instr", 31 0, L_0x126f48740;  alias, 1 drivers
v0x126f332d0_0 .var "instr_funct3", 2 0;
v0x126f333b0_0 .var "jal", 0 0;
v0x126f33450_0 .var "jalr", 0 0;
v0x126f334f0_0 .net "load_type", 2 0, L_0x126f48d50;  alias, 1 drivers
v0x126f335a0_0 .var "mem_read", 0 0;
v0x126f336b0_0 .var "mem_write", 0 0;
v0x126f33780_0 .var "opcode", 6 0;
v0x126f33810_0 .var "reg_src", 1 0;
v0x126f338e0_0 .var "reg_write_addr", 4 0;
v0x126f33970_0 .var "reg_write_enable", 0 0;
v0x126f33a00_0 .var "rs1_read_addr", 4 0;
v0x126f33ab0_0 .var "rs2_read_addr", 4 0;
v0x126f33b60_0 .net "store_type", 2 0, L_0x126f48e40;  alias, 1 drivers
E_0x126f24b60 .event edge, v0x126f32a20_0, v0x126f33150_0, v0x126f33780_0;
S_0x126f33de0 .scope module, "ID_ID_Control" "ID_Control" 17 79, 20 2 0, S_0x126f31ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "rs1_data_update";
    .port_info 7 /OUTPUT 32 "rs2_data_update";
    .port_info 8 /OUTPUT 1 "zero";
    .port_info 9 /OUTPUT 1 "less_than";
L_0x126f4a0b0 .functor OR 1, L_0x126f49ef0, L_0x126f49f90, C4<0>, C4<0>;
L_0x108050328 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x126f340b0_0 .net/2u *"_ivl_0", 1 0, L_0x108050328;  1 drivers
L_0x1080503b8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x126f34140_0 .net/2u *"_ivl_14", 2 0, L_0x1080503b8;  1 drivers
v0x126f341e0_0 .net *"_ivl_16", 0 0, L_0x126f49ef0;  1 drivers
L_0x108050400 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x126f34290_0 .net/2u *"_ivl_18", 2 0, L_0x108050400;  1 drivers
v0x126f34340_0 .net *"_ivl_2", 0 0, L_0x126f49850;  1 drivers
v0x126f34420_0 .net *"_ivl_20", 0 0, L_0x126f49f90;  1 drivers
v0x126f344c0_0 .net *"_ivl_23", 0 0, L_0x126f4a0b0;  1 drivers
v0x126f34560_0 .net *"_ivl_24", 0 0, L_0x126f4a1a0;  1 drivers
v0x126f34600_0 .net *"_ivl_26", 0 0, L_0x126f4a240;  1 drivers
L_0x108050370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x126f34710_0 .net/2u *"_ivl_6", 1 0, L_0x108050370;  1 drivers
v0x126f347b0_0 .net *"_ivl_8", 0 0, L_0x126f49c10;  1 drivers
v0x126f34850_0 .net "funct3", 2 0, v0x126f332d0_0;  alias, 1 drivers
v0x126f34910_0 .net "less_than", 0 0, L_0x126f4a430;  alias, 1 drivers
v0x126f349a0_0 .net "reg_write_data_mem", 31 0, v0x126f3df10_0;  alias, 1 drivers
v0x126f34ab0_0 .net "rs1_data", 31 0, L_0x126f49230;  alias, 1 drivers
v0x126f34b40_0 .net "rs1_data_update", 31 0, L_0x126f49970;  alias, 1 drivers
v0x126f34bf0_0 .net "rs1_fwd_id", 1 0, v0x126f22670_0;  alias, 1 drivers
v0x126f34d80_0 .net "rs2_data", 31 0, L_0x126f496f0;  alias, 1 drivers
v0x126f34e10_0 .net "rs2_data_update", 31 0, L_0x126f49cb0;  alias, 1 drivers
v0x126f34ea0_0 .net "rs2_fwd_id", 1 0, v0x126f227c0_0;  alias, 1 drivers
v0x126f34f30_0 .net "zero", 0 0, L_0x126f49dd0;  alias, 1 drivers
L_0x126f49850 .cmp/eq 2, v0x126f22670_0, L_0x108050328;
L_0x126f49970 .functor MUXZ 32, L_0x126f49230, v0x126f3df10_0, L_0x126f49850, C4<>;
L_0x126f49c10 .cmp/eq 2, v0x126f227c0_0, L_0x108050370;
L_0x126f49cb0 .functor MUXZ 32, L_0x126f496f0, v0x126f3df10_0, L_0x126f49c10, C4<>;
L_0x126f49dd0 .cmp/eq 32, L_0x126f49970, L_0x126f49cb0;
L_0x126f49ef0 .cmp/eq 3, v0x126f332d0_0, L_0x1080503b8;
L_0x126f49f90 .cmp/eq 3, v0x126f332d0_0, L_0x108050400;
L_0x126f4a1a0 .cmp/gt 32, L_0x126f49cb0, L_0x126f49970;
L_0x126f4a240 .cmp/gt.s 32, L_0x126f49970, L_0x126f49970;
L_0x126f4a430 .functor MUXZ 1, L_0x126f4a240, L_0x126f4a1a0, L_0x126f4a0b0, C4<>;
S_0x126f35070 .scope module, "ID_Imm_Gen" "ImmGen" 17 37, 21 3 0, S_0x126f31ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x126f35290_0 .var "funct3", 2 0;
v0x126f35350_0 .var "imm", 31 0;
v0x126f353f0_0 .var "imm12", 11 0;
v0x126f354b0_0 .var "imm20", 20 0;
v0x126f35560_0 .var "immtemp", 31 0;
v0x126f35650_0 .net "instr", 31 0, L_0x126f48740;  alias, 1 drivers
v0x126f35730_0 .var "opcode", 6 0;
E_0x126f35220/0 .event edge, v0x126f32a20_0, v0x126f35730_0, v0x126f35290_0, v0x126f35560_0;
E_0x126f35220/1 .event edge, v0x126f353f0_0, v0x126f354b0_0;
E_0x126f35220 .event/or E_0x126f35220/0, E_0x126f35220/1;
S_0x126f357f0 .scope module, "ID_PC_EX" "PC_EX" 17 87, 22 2 0, S_0x126f31ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x126f35bf0_0 .net "branch", 0 0, v0x126f33000_0;  alias, 1 drivers
v0x126f35c80_0 .net "branch_type", 2 0, L_0x126f48ce0;  alias, 1 drivers
v0x126f35d30_0 .net "imm", 31 0, v0x126f35350_0;  alias, 1 drivers
v0x126f35e60_0 .net "jal", 0 0, v0x126f333b0_0;  alias, 1 drivers
v0x126f35f10_0 .net "jalr", 0 0, v0x126f33450_0;  alias, 1 drivers
v0x126f35fa0_0 .net "less_than", 0 0, L_0x126f4a430;  alias, 1 drivers
v0x126f36050_0 .var "new_pc", 31 0;
v0x126f360e0_0 .net "pc", 31 0, L_0x126f488a0;  alias, 1 drivers
v0x126f361b0_0 .net "pc_plus4", 31 0, L_0x126f48a00;  alias, 1 drivers
v0x126f362c0_0 .var "pc_src", 0 0;
v0x126f36350_0 .net "rs1_data", 31 0, L_0x126f49970;  alias, 1 drivers
v0x126f36420_0 .net "zero", 0 0, L_0x126f49dd0;  alias, 1 drivers
E_0x126f35b70/0 .event edge, v0x126f333b0_0, v0x126f2b060_0, v0x126f27980_0, v0x126f33450_0;
E_0x126f35b70/1 .event edge, v0x126f323f0_0, v0x126f33000_0, v0x126f330a0_0, v0x126f34f30_0;
E_0x126f35b70/2 .event edge, v0x126f34910_0, v0x126f2b950_0;
E_0x126f35b70 .event/or E_0x126f35b70/0, E_0x126f35b70/1, E_0x126f35b70/2;
S_0x126f36590 .scope module, "ID_RegFile" "RegFile" 17 69, 23 2 0, S_0x126f31ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x108050178 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x126f36850_0 .net/2u *"_ivl_0", 4 0, L_0x108050178;  1 drivers
L_0x108050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f36910_0 .net/2u *"_ivl_10", 31 0, L_0x108050208;  1 drivers
L_0x108050250 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x126f369b0_0 .net/2u *"_ivl_14", 4 0, L_0x108050250;  1 drivers
v0x126f36a40_0 .net *"_ivl_16", 0 0, L_0x126f49410;  1 drivers
v0x126f36ad0_0 .net *"_ivl_18", 31 0, L_0x126f49530;  1 drivers
v0x126f36bb0_0 .net *"_ivl_2", 0 0, L_0x126f48ef0;  1 drivers
v0x126f36c50_0 .net *"_ivl_20", 6 0, L_0x126f495d0;  1 drivers
L_0x108050298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f36d00_0 .net *"_ivl_23", 1 0, L_0x108050298;  1 drivers
L_0x1080502e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f36db0_0 .net/2u *"_ivl_24", 31 0, L_0x1080502e0;  1 drivers
v0x126f36ec0_0 .net *"_ivl_4", 31 0, L_0x126f49010;  1 drivers
v0x126f36f70_0 .net *"_ivl_6", 6 0, L_0x126f490d0;  1 drivers
L_0x1080501c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f37020_0 .net *"_ivl_9", 1 0, L_0x1080501c0;  1 drivers
v0x126f370d0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f37160_0 .var/i "i", 31 0;
v0x126f37210_0 .net "read_addr1", 4 0, v0x126f33a00_0;  alias, 1 drivers
v0x126f372d0_0 .net "read_addr2", 4 0, v0x126f33ab0_0;  alias, 1 drivers
v0x126f37360_0 .net "read_data1", 31 0, L_0x126f49230;  alias, 1 drivers
v0x126f374f0_0 .net "read_data2", 31 0, L_0x126f496f0;  alias, 1 drivers
v0x126f37580_0 .net "reg_write_addr", 4 0, v0x126f338e0_0;  alias, 1 drivers
v0x126f37610_0 .net "reg_write_data", 31 0, v0x126f43b50_0;  alias, 1 drivers
v0x126f37720_0 .net "reg_write_enable", 0 0, v0x126f33970_0;  alias, 1 drivers
v0x126f377b0 .array "register_file", 31 0, 31 0;
L_0x126f48ef0 .cmp/ne 5, v0x126f33a00_0, L_0x108050178;
L_0x126f49010 .array/port v0x126f377b0, L_0x126f490d0;
L_0x126f490d0 .concat [ 5 2 0 0], v0x126f33a00_0, L_0x1080501c0;
L_0x126f49230 .functor MUXZ 32, L_0x108050208, L_0x126f49010, L_0x126f48ef0, C4<>;
L_0x126f49410 .cmp/ne 5, v0x126f33ab0_0, L_0x108050250;
L_0x126f49530 .array/port v0x126f377b0, L_0x126f495d0;
L_0x126f495d0 .concat [ 5 2 0 0], v0x126f33ab0_0, L_0x108050298;
L_0x126f496f0 .functor MUXZ 32, L_0x1080502e0, L_0x126f49530, L_0x126f49410, C4<>;
S_0x126f39c00 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x126f3b9e0_0 .net "bubble_id", 0 0, L_0x126f4f920;  alias, 1 drivers
v0x126f3baf0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3bb80_0 .net "instr_id", 31 0, L_0x126f48740;  alias, 1 drivers
v0x126f3bc10_0 .net "instr_if", 31 0, L_0x126f4fb00;  alias, 1 drivers
v0x126f3bca0_0 .net "pc_id", 31 0, L_0x126f488a0;  alias, 1 drivers
v0x126f3bd70_0 .net "pc_if", 31 0, v0x126f3cdb0_0;  alias, 1 drivers
v0x126f3be00_0 .net "pc_plus4_id", 31 0, L_0x126f48a00;  alias, 1 drivers
v0x126f3be90_0 .net "pc_plus4_if", 31 0, L_0x126f483a0;  alias, 1 drivers
v0x126f3bf40_0 .net "stall_id", 0 0, L_0x126f4f6e0;  alias, 1 drivers
S_0x126f39ef0 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x126f39c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f3a0b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f48740 .functor BUFZ 32, v0x126f3a520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f3a1d0_0 .net "bubble", 0 0, L_0x126f4f920;  alias, 1 drivers
v0x126f3a260_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3a2f0_0 .net "data_in", 31 0, L_0x126f4fb00;  alias, 1 drivers
v0x126f3a380_0 .net "data_out", 31 0, L_0x126f48740;  alias, 1 drivers
v0x126f3a490_0 .net "data_out_wire", 31 0, v0x126f3a520_0;  1 drivers
v0x126f3a520_0 .var "data_reg", 31 0;
L_0x1080500a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f3a5b0_0 .net "default_val", 31 0, L_0x1080500a0;  1 drivers
v0x126f3a640_0 .net "stall", 0 0, L_0x126f4f6e0;  alias, 1 drivers
S_0x126f3a750 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x126f39c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f3a920 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f488a0 .functor BUFZ 32, v0x126f3ae70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f3aae0_0 .net "bubble", 0 0, L_0x126f4f920;  alias, 1 drivers
v0x126f3abb0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3ac40_0 .net "data_in", 31 0, v0x126f3cdb0_0;  alias, 1 drivers
v0x126f3acd0_0 .net "data_out", 31 0, L_0x126f488a0;  alias, 1 drivers
v0x126f3ade0_0 .net "data_out_wire", 31 0, v0x126f3ae70_0;  1 drivers
v0x126f3ae70_0 .var "data_reg", 31 0;
L_0x1080500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f3af00_0 .net "default_val", 31 0, L_0x1080500e8;  1 drivers
v0x126f3af90_0 .net "stall", 0 0, L_0x126f4f6e0;  alias, 1 drivers
S_0x126f3b0c0 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x126f39c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f3b280 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f48a00 .functor BUFZ 32, v0x126f3b790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f3b440_0 .net "bubble", 0 0, L_0x126f4f920;  alias, 1 drivers
v0x126f3b4d0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3b560_0 .net "data_in", 31 0, L_0x126f483a0;  alias, 1 drivers
v0x126f3b5f0_0 .net "data_out", 31 0, L_0x126f48a00;  alias, 1 drivers
v0x126f3b700_0 .net "data_out_wire", 31 0, v0x126f3b790_0;  1 drivers
v0x126f3b790_0 .var "data_reg", 31 0;
L_0x108050130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f3b820_0 .net "default_val", 31 0, L_0x108050130;  1 drivers
v0x126f3b8c0_0 .net "stall", 0 0, L_0x126f4f6e0;  alias, 1 drivers
S_0x126f3c160 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x126f483a0 .functor BUFZ 32, v0x126f3c900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f3d180_0 .net "bubble_if", 0 0, L_0x126f4f7d0;  alias, 1 drivers
v0x126f3d240_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3d2d0_0 .net "new_pc", 31 0, v0x126f36050_0;  alias, 1 drivers
v0x126f3d360_0 .net "pc", 31 0, v0x126f3cdb0_0;  alias, 1 drivers
L_0x108050010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x126f3d470_0 .net "pc_incre", 31 0, L_0x108050010;  1 drivers
v0x126f3d500_0 .net "pc_plus4", 31 0, L_0x126f483a0;  alias, 1 drivers
v0x126f3d5d0_0 .net "pc_plus4_inn", 31 0, v0x126f3c900_0;  1 drivers
v0x126f3d6a0_0 .net "pc_src", 0 0, v0x126f362c0_0;  alias, 1 drivers
v0x126f3d7b0_0 .net "rst", 0 0, v0x126f48310_0;  alias, 1 drivers
v0x126f3d8c0_0 .net "stall_if", 0 0, L_0x126f4f5a0;  alias, 1 drivers
S_0x126f3c410 .scope module, "IF_ADD" "Adder" 25 31, 26 1 0, S_0x126f3c160;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x126f3c5d0 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x126f3c780_0 .net "op_num1", 31 0, v0x126f3cdb0_0;  alias, 1 drivers
v0x126f3c870_0 .net "op_num2", 31 0, L_0x108050010;  alias, 1 drivers
v0x126f3c900_0 .var "res", 31 0;
E_0x126f3c740 .event edge, v0x126f3ac40_0, v0x126f3c870_0;
S_0x126f3c990 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x126f3c160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 32 "new_pc";
    .port_info 6 /OUTPUT 32 "pc";
v0x126f3cc50_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3cce0_0 .net "new_pc", 31 0, v0x126f36050_0;  alias, 1 drivers
v0x126f3cdb0_0 .var "pc", 31 0;
v0x126f3ce40_0 .net "pc_plus4", 31 0, v0x126f3c900_0;  alias, 1 drivers
v0x126f3cef0_0 .net "pc_src", 0 0, v0x126f362c0_0;  alias, 1 drivers
v0x126f3cfc0_0 .net "rst", 0 0, v0x126f48310_0;  alias, 1 drivers
v0x126f3d050_0 .net "stall_if", 0 0, L_0x126f4f5a0;  alias, 1 drivers
S_0x126f3d9b0 .scope module, "mem_module" "MEM_MODULE" 6 179, 28 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
    .port_info 4 /OUTPUT 32 "reg_write_data_mem";
v0x126f3dc80_0 .net "load_type", 2 0, L_0x126f4dde0;  alias, 1 drivers
v0x126f3dd30_0 .var "mem2reg_data", 31 0;
v0x126f3ddd0_0 .net "mem_read", 0 0, L_0x126f4d620;  alias, 1 drivers
v0x126f3de60_0 .net "mem_read_data", 31 0, L_0x126f50310;  alias, 1 drivers
v0x126f3df10_0 .var "reg_write_data_mem", 31 0;
v0x126f3dfe0_0 .var "temp", 31 0;
E_0x126f3dc20/0 .event edge, v0x126f18aa0_0, v0x126f3dc80_0, v0x126f15980_0, v0x126f3dfe0_0;
E_0x126f3dc20/1 .event edge, v0x126f3dd30_0;
E_0x126f3dc20 .event/or E_0x126f3dc20/0, E_0x126f3dc20/1;
S_0x126f3e100 .scope module, "mem_wb" "MEM_WB" 6 195, 29 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x126f424a0_0 .net "alu_result_mem", 31 0, L_0x126f4cde0;  alias, 1 drivers
v0x126f42530_0 .net "alu_result_wb", 31 0, L_0x126f4e1a0;  alias, 1 drivers
v0x126f425d0_0 .net "bubble_wb", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f42780_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f42810_0 .net "imm_mem", 31 0, L_0x126f4d060;  alias, 1 drivers
v0x126f428e0_0 .net "imm_wb", 31 0, L_0x126f4e340;  alias, 1 drivers
v0x126f42970_0 .net "mem2reg_data_mem", 31 0, v0x126f3dd30_0;  alias, 1 drivers
v0x126f42a00_0 .net "mem2reg_data_wb", 31 0, L_0x126f4e020;  alias, 1 drivers
v0x126f42a90_0 .net "nxpc_wb", 31 0, o0x108021820;  alias, 0 drivers
v0x126f42ba0_0 .net "pc_plus4_mem", 31 0, L_0x126f4cf00;  alias, 1 drivers
v0x126f42c30_0 .net "pc_plus4_wb", 31 0, L_0x126f4e4e0;  alias, 1 drivers
v0x126f42ce0_0 .net "rd_mem", 4 0, L_0x126f4d8e0;  alias, 1 drivers
v0x126f42d70_0 .net "rd_wb", 4 0, L_0x126f4e680;  alias, 1 drivers
v0x126f42e00_0 .net "reg_src_mem", 1 0, L_0x126f4dad0;  alias, 1 drivers
v0x126f42ea0_0 .net "reg_src_wb", 1 0, L_0x126f4dec0;  alias, 1 drivers
v0x126f42f40_0 .net "reg_write_mem", 0 0, L_0x126f4d4c0;  alias, 1 drivers
v0x126f42fd0_0 .net "reg_write_wb", 0 0, L_0x126f4e820;  alias, 1 drivers
v0x126f431a0_0 .net "stall_wb", 0 0, L_0x108050f88;  alias, 1 drivers
S_0x126f3e500 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x126f3e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f3e6c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4e1a0 .functor BUFZ 32, v0x126f3eba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f3e870_0 .net "bubble", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f3e920_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3e9b0_0 .net "data_in", 31 0, L_0x126f4cde0;  alias, 1 drivers
v0x126f3ea40_0 .net "data_out", 31 0, L_0x126f4e1a0;  alias, 1 drivers
v0x126f3ead0_0 .net "data_out_wire", 31 0, v0x126f3eba0_0;  1 drivers
v0x126f3eba0_0 .var "data_reg", 31 0;
L_0x108050d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f3ec40_0 .net "default_val", 31 0, L_0x108050d90;  1 drivers
v0x126f3ecf0_0 .net "stall", 0 0, L_0x108050f88;  alias, 1 drivers
S_0x126f3ee00 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x126f3e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f3efd0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4e340 .functor BUFZ 32, v0x126f3f4e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f3f190_0 .net "bubble", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f3f260_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3f2f0_0 .net "data_in", 31 0, L_0x126f4d060;  alias, 1 drivers
v0x126f3f380_0 .net "data_out", 31 0, L_0x126f4e340;  alias, 1 drivers
v0x126f3f410_0 .net "data_out_wire", 31 0, v0x126f3f4e0_0;  1 drivers
v0x126f3f4e0_0 .var "data_reg", 31 0;
L_0x108050dd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f3f570_0 .net "default_val", 31 0, L_0x108050dd8;  1 drivers
v0x126f3f610_0 .net "stall", 0 0, L_0x108050f88;  alias, 1 drivers
S_0x126f3f750 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x126f3e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f3f910 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4e020 .functor BUFZ 32, v0x126f3fdc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f3fad0_0 .net "bubble", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f3fb60_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f3fbf0_0 .net "data_in", 31 0, v0x126f3dd30_0;  alias, 1 drivers
v0x126f3fc80_0 .net "data_out", 31 0, L_0x126f4e020;  alias, 1 drivers
v0x126f3fd10_0 .net "data_out_wire", 31 0, v0x126f3fdc0_0;  1 drivers
v0x126f3fdc0_0 .var "data_reg", 31 0;
L_0x108050d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f3fe70_0 .net "default_val", 31 0, L_0x108050d48;  1 drivers
v0x126f3ff20_0 .net "stall", 0 0, L_0x108050f88;  alias, 1 drivers
S_0x126f40040 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x126f3e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126f40200 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x126f4e4e0 .functor BUFZ 32, v0x126f40700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f40390_0 .net "bubble", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f40430_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f404d0_0 .net "data_in", 31 0, L_0x126f4cf00;  alias, 1 drivers
v0x126f405a0_0 .net "data_out", 31 0, L_0x126f4e4e0;  alias, 1 drivers
v0x126f40630_0 .net "data_out_wire", 31 0, v0x126f40700_0;  1 drivers
v0x126f40700_0 .var "data_reg", 31 0;
L_0x108050e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f407a0_0 .net "default_val", 31 0, L_0x108050e20;  1 drivers
v0x126f40850_0 .net "stall", 0 0, L_0x108050f88;  alias, 1 drivers
S_0x126f409d0 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x126f3e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x126f40b90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x126f4e680 .functor BUFZ 5, v0x126f41020_0, C4<00000>, C4<00000>, C4<00000>;
v0x126f40d20_0 .net "bubble", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f40dc0_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f40e60_0 .net "data_in", 4 0, L_0x126f4d8e0;  alias, 1 drivers
v0x126f40ef0_0 .net "data_out", 4 0, L_0x126f4e680;  alias, 1 drivers
v0x126f40f80_0 .net "data_out_wire", 4 0, v0x126f41020_0;  1 drivers
v0x126f41020_0 .var "data_reg", 4 0;
L_0x108050e68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x126f410d0_0 .net "default_val", 4 0, L_0x108050e68;  1 drivers
v0x126f41180_0 .net "stall", 0 0, L_0x108050f88;  alias, 1 drivers
S_0x126f412a0 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x126f3e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x126f41460 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x126f4dec0 .functor BUFZ 2, v0x126f41920_0, C4<00>, C4<00>, C4<00>;
v0x126f415f0_0 .net "bubble", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f41690_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f41730_0 .net "data_in", 1 0, L_0x126f4dad0;  alias, 1 drivers
v0x126f417c0_0 .net "data_out", 1 0, L_0x126f4dec0;  alias, 1 drivers
v0x126f41850_0 .net "data_out_wire", 1 0, v0x126f41920_0;  1 drivers
v0x126f41920_0 .var "data_reg", 1 0;
L_0x108050d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f419c0_0 .net "default_val", 1 0, L_0x108050d00;  1 drivers
v0x126f41a70_0 .net "stall", 0 0, L_0x108050f88;  alias, 1 drivers
S_0x126f41b90 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x126f3e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f41d50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x126f4e820 .functor BUFZ 1, v0x126f42250_0, C4<0>, C4<0>, C4<0>;
v0x126f41ee0_0 .net "bubble", 0 0, L_0x126f4fb70;  alias, 1 drivers
v0x126f41f80_0 .net "clk", 0 0, v0x126f481f0_0;  alias, 1 drivers
v0x126f42020_0 .net "data_in", 0 0, L_0x126f4d4c0;  alias, 1 drivers
v0x126f42130_0 .net "data_out", 0 0, L_0x126f4e820;  alias, 1 drivers
v0x126f421c0_0 .net "data_out_wire", 0 0, v0x126f42250_0;  1 drivers
v0x126f42250_0 .var "data_reg", 0 0;
L_0x108050eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f422e0_0 .net "default_val", 0 0, L_0x108050eb0;  1 drivers
v0x126f42380_0 .net "stall", 0 0, L_0x108050f88;  alias, 1 drivers
S_0x126f43430 .scope module, "wb_module" "WB_MODULE" 6 213, 30 2 0, S_0x126f16210;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x126f3e2c0_0 .net "alu_result", 31 0, L_0x126f4e1a0;  alias, 1 drivers
v0x126f43730_0 .net "imm", 31 0, L_0x126f4e340;  alias, 1 drivers
v0x126f43810_0 .net "mem2reg_data", 31 0, L_0x126f4e020;  alias, 1 drivers
v0x126f438e0_0 .net "nxpc", 31 0, o0x108021820;  alias, 0 drivers
v0x126f43970_0 .net "pc_plus4", 31 0, L_0x126f4e4e0;  alias, 1 drivers
v0x126f43a80_0 .net "reg_src", 1 0, L_0x126f4dec0;  alias, 1 drivers
v0x126f43b50_0 .var "reg_write_data", 31 0;
E_0x126f40930/0 .event edge, v0x126f417c0_0, v0x126f3ea40_0, v0x126f3fc80_0, v0x126f3f380_0;
E_0x126f40930/1 .event edge, v0x126f405a0_0;
E_0x126f40930 .event/or E_0x126f40930/0, E_0x126f40930/1;
    .scope S_0x126f3c990;
T_0 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f3cfc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126f3cdb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x126f3d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x126f3cdb0_0;
    %assign/vec4 v0x126f3cdb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x126f3cef0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x126f3cce0_0;
    %assign/vec4 v0x126f3cdb0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x126f3ce40_0;
    %assign/vec4 v0x126f3cdb0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x126f3c410;
T_1 ;
    %wait E_0x126f3c740;
    %load/vec4 v0x126f3c780_0;
    %load/vec4 v0x126f3c870_0;
    %add;
    %store/vec4 v0x126f3c900_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x126f39ef0;
T_2 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f3a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x126f3a490_0;
    %assign/vec4 v0x126f3a520_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x126f3a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x126f3a5b0_0;
    %assign/vec4 v0x126f3a520_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x126f3a2f0_0;
    %assign/vec4 v0x126f3a520_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x126f3a750;
T_3 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f3af90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x126f3ade0_0;
    %assign/vec4 v0x126f3ae70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x126f3aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x126f3af00_0;
    %assign/vec4 v0x126f3ae70_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x126f3ac40_0;
    %assign/vec4 v0x126f3ae70_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x126f3b0c0;
T_4 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f3b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x126f3b700_0;
    %assign/vec4 v0x126f3b790_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x126f3b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x126f3b820_0;
    %assign/vec4 v0x126f3b790_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x126f3b560_0;
    %assign/vec4 v0x126f3b790_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x126f35070;
T_5 ;
    %wait E_0x126f35220;
    %load/vec4 v0x126f35650_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x126f35290_0, 0, 3;
    %load/vec4 v0x126f35650_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x126f35730_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f35560_0, 0, 32;
    %load/vec4 v0x126f35730_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x126f35290_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x126f35290_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x126f35650_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 12;
    %load/vec4 v0x126f35560_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x126f35650_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 5;
    %load/vec4 v0x126f35560_0;
    %store/vec4 v0x126f35350_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x126f35650_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 7;
    %load/vec4 v0x126f35650_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 5;
    %load/vec4 v0x126f35560_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x126f35650_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 12;
    %load/vec4 v0x126f35560_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x126f35650_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f353f0_0, 4, 1;
    %load/vec4 v0x126f35650_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f353f0_0, 4, 6;
    %load/vec4 v0x126f35650_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f353f0_0, 4, 1;
    %load/vec4 v0x126f35650_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f353f0_0, 4, 4;
    %load/vec4 v0x126f353f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 12;
    %load/vec4 v0x126f35560_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x126f35650_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 20;
    %load/vec4 v0x126f35560_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x126f35650_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 20;
    %load/vec4 v0x126f35560_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x126f35650_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f354b0_0, 4, 1;
    %load/vec4 v0x126f35650_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f354b0_0, 4, 8;
    %load/vec4 v0x126f35650_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f354b0_0, 4, 1;
    %load/vec4 v0x126f35650_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f354b0_0, 4, 10;
    %load/vec4 v0x126f354b0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 20;
    %load/vec4 v0x126f35560_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x126f35650_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f35560_0, 4, 12;
    %load/vec4 v0x126f35560_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x126f35350_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x126f32c20;
T_6 ;
    %wait E_0x126f24b60;
    %load/vec4 v0x126f33210_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x126f33780_0, 0, 7;
    %load/vec4 v0x126f33210_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x126f33150_0, 0, 3;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x126f33a00_0, 0, 5;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x126f33ab0_0, 0, 5;
    %load/vec4 v0x126f33150_0;
    %store/vec4 v0x126f332d0_0, 0, 3;
    %load/vec4 v0x126f33780_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x126f338e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x126f338e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x126f338e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x126f338e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x126f338e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x126f338e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x126f338e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x126f33210_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x126f338e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f33000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f333b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f335a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f336b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f33970_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x126f33810_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x126f321d0;
T_7 ;
    %wait E_0x126f24ba0;
    %load/vec4 v0x126f32a20_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x126f32b30_0, 0, 7;
    %load/vec4 v0x126f32a20_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x126f32830_0, 0, 3;
    %load/vec4 v0x126f32a20_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x126f328c0_0, 0, 7;
    %load/vec4 v0x126f32b30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x126f32a20_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x126f328c0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %load/vec4 v0x126f32830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x126f328c0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x126f328c0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %load/vec4 v0x126f32830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x126f328c0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f32560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f32650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f32720_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x126f36590;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x126f37160_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x126f37160_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x126f37160_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x126f377b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f37160_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126f37160_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x126f36590;
T_9 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f37720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x126f37610_0;
    %load/vec4 v0x126f37580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126f377b0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x126f357f0;
T_10 ;
    %wait E_0x126f35b70;
    %load/vec4 v0x126f35e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x126f360e0_0;
    %load/vec4 v0x126f35d30_0;
    %add;
    %store/vec4 v0x126f36050_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x126f35f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x126f36350_0;
    %load/vec4 v0x126f35d30_0;
    %add;
    %store/vec4 v0x126f36050_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x126f35bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x126f360e0_0;
    %load/vec4 v0x126f35d30_0;
    %add;
    %store/vec4 v0x126f36050_0, 0, 32;
    %load/vec4 v0x126f35c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x126f36420_0;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x126f36420_0;
    %inv;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x126f35fa0_0;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x126f35fa0_0;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x126f35fa0_0;
    %inv;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x126f35fa0_0;
    %inv;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f362c0_0, 0, 1;
    %load/vec4 v0x126f361b0_0;
    %store/vec4 v0x126f36050_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x126f2abd0;
T_11 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x126f2b180_0;
    %assign/vec4 v0x126f2b250_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x126f2af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x126f2b2f0_0;
    %assign/vec4 v0x126f2b250_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x126f2b060_0;
    %assign/vec4 v0x126f2b250_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x126f2b4c0;
T_12 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x126f2ba70_0;
    %assign/vec4 v0x126f2bb40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x126f2b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x126f2bbe0_0;
    %assign/vec4 v0x126f2bb40_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x126f2b950_0;
    %assign/vec4 v0x126f2bb40_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x126f274f0;
T_13 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f27ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x126f27b20_0;
    %assign/vec4 v0x126f27bb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x126f27840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x126f27c40_0;
    %assign/vec4 v0x126f27bb0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x126f27980_0;
    %assign/vec4 v0x126f27bb0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x126f2e3a0;
T_14 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x126f2e960_0;
    %assign/vec4 v0x126f2ea00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x126f2e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x126f2eab0_0;
    %assign/vec4 v0x126f2ea00_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x126f2e840_0;
    %assign/vec4 v0x126f2ea00_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x126f2f570;
T_15 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x126f2fb20_0;
    %assign/vec4 v0x126f2fbc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x126f2f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x126f2fc70_0;
    %assign/vec4 v0x126f2fbc0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x126f2fa00_0;
    %assign/vec4 v0x126f2fbc0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x126f2bdb0;
T_16 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x126f2c360_0;
    %assign/vec4 v0x126f2c400_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x126f2c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x126f2c4b0_0;
    %assign/vec4 v0x126f2c400_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x126f2c240_0;
    %assign/vec4 v0x126f2c400_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x126f2d840;
T_17 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x126f2df50_0;
    %assign/vec4 v0x126f2dfe0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x126f2db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x126f2e070_0;
    %assign/vec4 v0x126f2dfe0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x126f2de30_0;
    %assign/vec4 v0x126f2dfe0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x126f2ec80;
T_18 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x126f2f230_0;
    %assign/vec4 v0x126f2f300_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x126f2efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x126f2f3a0_0;
    %assign/vec4 v0x126f2f300_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x126f2f110_0;
    %assign/vec4 v0x126f2f300_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x126f26160;
T_19 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f26940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x126f26720_0;
    %assign/vec4 v0x126f267f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x126f264e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x126f26890_0;
    %assign/vec4 v0x126f267f0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x126f26600_0;
    %assign/vec4 v0x126f267f0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x126f27e00;
T_20 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f285d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x126f283b0_0;
    %assign/vec4 v0x126f28480_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x126f28150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x126f28520_0;
    %assign/vec4 v0x126f28480_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x126f28290_0;
    %assign/vec4 v0x126f28480_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x126f2c680;
T_21 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x126f2cc30_0;
    %assign/vec4 v0x126f2cd00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x126f2c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x126f2cda0_0;
    %assign/vec4 v0x126f2cd00_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x126f2cb10_0;
    %assign/vec4 v0x126f2cd00_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x126f2a2e0;
T_22 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x126f2a890_0;
    %assign/vec4 v0x126f2a960_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x126f2a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x126f2aa00_0;
    %assign/vec4 v0x126f2a960_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x126f2a770_0;
    %assign/vec4 v0x126f2a960_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x126f2cf70;
T_23 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x126f2d520_0;
    %assign/vec4 v0x126f2d5c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x126f2d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x126f2d670_0;
    %assign/vec4 v0x126f2d5c0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x126f2d400_0;
    %assign/vec4 v0x126f2d5c0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x126f28fe0;
T_24 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f29830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x126f29680_0;
    %assign/vec4 v0x126f29710_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x126f29330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x126f297a0_0;
    %assign/vec4 v0x126f29710_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x126f29560_0;
    %assign/vec4 v0x126f29710_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x126f24f70;
T_25 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f25700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x126f25530_0;
    %assign/vec4 v0x126f255c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x126f252f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x126f25650_0;
    %assign/vec4 v0x126f255c0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x126f25410_0;
    %assign/vec4 v0x126f255c0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x126f26a60;
T_26 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f27370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x126f27180_0;
    %assign/vec4 v0x126f27250_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x126f26db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x126f272e0_0;
    %assign/vec4 v0x126f27250_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x126f1a550_0;
    %assign/vec4 v0x126f27250_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x126f29a30;
T_27 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f2a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x126f29fc0_0;
    %assign/vec4 v0x126f2a060_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x126f29d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x126f2a110_0;
    %assign/vec4 v0x126f2a060_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x126f29ea0_0;
    %assign/vec4 v0x126f2a060_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x126f25810;
T_28 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f26020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x126f25e20_0;
    %assign/vec4 v0x126f25ef0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x126f25ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x126f25f80_0;
    %assign/vec4 v0x126f25ef0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x126f25d00_0;
    %assign/vec4 v0x126f25ef0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x126f286f0;
T_29 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f28ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x126f28ca0_0;
    %assign/vec4 v0x126f28d70_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x126f28a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x126f28e10_0;
    %assign/vec4 v0x126f28d70_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x126f28b80_0;
    %assign/vec4 v0x126f28d70_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x126f1e910;
T_30 ;
    %wait E_0x126f1eb50;
    %load/vec4 v0x126f1ee80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x126f1eba0_0;
    %store/vec4 v0x126f1edd0_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x126f1eba0_0;
    %store/vec4 v0x126f1edd0_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x126f1ec60_0;
    %store/vec4 v0x126f1edd0_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x126f1ed10_0;
    %store/vec4 v0x126f1edd0_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x126f1eff0;
T_31 ;
    %wait E_0x126f1f230;
    %load/vec4 v0x126f1f550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x126f1f280_0;
    %store/vec4 v0x126f1f4c0_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x126f1f280_0;
    %store/vec4 v0x126f1f4c0_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x126f1f330_0;
    %store/vec4 v0x126f1f4c0_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x126f1f3f0_0;
    %store/vec4 v0x126f1f4c0_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x126f1de20;
T_32 ;
    %wait E_0x126f1e050;
    %load/vec4 v0x126f1e2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x126f1e0a0_0;
    %load/vec4 v0x126f1e150_0;
    %add;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x126f1e0a0_0;
    %ix/getv 4, v0x126f1e150_0;
    %shiftl 4;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x126f1e0a0_0;
    %load/vec4 v0x126f1e150_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x126f1e0a0_0;
    %load/vec4 v0x126f1e150_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x126f1e0a0_0;
    %load/vec4 v0x126f1e150_0;
    %xor;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x126f1e0a0_0;
    %ix/getv 4, v0x126f1e150_0;
    %shiftr 4;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x126f1e0a0_0;
    %load/vec4 v0x126f1e150_0;
    %or;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x126f1e0a0_0;
    %load/vec4 v0x126f1e150_0;
    %and;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x126f1e0a0_0;
    %load/vec4 v0x126f1e150_0;
    %sub;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x126f1e0a0_0;
    %ix/getv 4, v0x126f1e150_0;
    %shiftr/s 4;
    %store/vec4 v0x126f1e200_0, 0, 32;
    %load/vec4 v0x126f1e200_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x126f1e470_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x126f1e0a0_0;
    %load/vec4 v0x126f1e150_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x126f1e3a0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x126f169e0;
T_33 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f171e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x126f16fb0_0;
    %assign/vec4 v0x126f17080_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x126f16d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x126f17130_0;
    %assign/vec4 v0x126f17080_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x126f16e90_0;
    %assign/vec4 v0x126f17080_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x126f19800;
T_34 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f19fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x126f19d90_0;
    %assign/vec4 v0x126f19e40_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x126f19b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x126f19ef0_0;
    %assign/vec4 v0x126f19e40_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x126f19c70_0;
    %assign/vec4 v0x126f19e40_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x126f17310;
T_35 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f17ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x126f178f0_0;
    %assign/vec4 v0x126f17980_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x126f17690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x126f17a30_0;
    %assign/vec4 v0x126f17980_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x126f177d0_0;
    %assign/vec4 v0x126f17980_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x126f1bd80;
T_36 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f1c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x126f1c2d0_0;
    %assign/vec4 v0x126f1c380_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x126f1c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x126f1c430_0;
    %assign/vec4 v0x126f1c380_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x126f1c1b0_0;
    %assign/vec4 v0x126f1c380_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x126f18e60;
T_37 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f19680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x126f19430_0;
    %assign/vec4 v0x126f19520_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x126f191f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x126f195d0_0;
    %assign/vec4 v0x126f19520_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x126f19310_0;
    %assign/vec4 v0x126f19520_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x126f1b300;
T_38 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f1bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x126f1b9e0_0;
    %assign/vec4 v0x126f1ba70_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x126f1b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x126f1bb00_0;
    %assign/vec4 v0x126f1ba70_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x126f1b8c0_0;
    %assign/vec4 v0x126f1ba70_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x126f18580;
T_39 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f18d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x126f18b30_0;
    %assign/vec4 v0x126f18be0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x126f188d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x126f18c90_0;
    %assign/vec4 v0x126f18be0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x126f18a10_0;
    %assign/vec4 v0x126f18be0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x126f17bf0;
T_40 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f18440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x126f18210_0;
    %assign/vec4 v0x126f182e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x126f17f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x126f18390_0;
    %assign/vec4 v0x126f182e0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x126f180f0_0;
    %assign/vec4 v0x126f182e0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x126f1a0c0;
T_41 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f1a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x126f1a770_0;
    %assign/vec4 v0x126f1a800_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x126f1a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x126f1a890_0;
    %assign/vec4 v0x126f1a800_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x126f1a650_0;
    %assign/vec4 v0x126f1a800_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x126f1aa20;
T_42 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f1b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x126f1afd0_0;
    %assign/vec4 v0x126f1b080_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x126f1ad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x126f1b130_0;
    %assign/vec4 v0x126f1b080_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x126f1aeb0_0;
    %assign/vec4 v0x126f1b080_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x126f3d9b0;
T_43 ;
    %wait E_0x126f3dc20;
    %load/vec4 v0x126f3ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f3dd30_0, 0, 32;
    %load/vec4 v0x126f3dc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f3dd30_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x126f3de60_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f3dfe0_0, 4, 8;
    %load/vec4 v0x126f3dfe0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x126f3dd30_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x126f3de60_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f3dfe0_0, 4, 8;
    %load/vec4 v0x126f3dfe0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x126f3dd30_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x126f3de60_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f3dfe0_0, 4, 16;
    %load/vec4 v0x126f3dfe0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x126f3dd30_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x126f3de60_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f3dfe0_0, 4, 16;
    %load/vec4 v0x126f3dfe0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x126f3dd30_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x126f3de60_0;
    %store/vec4 v0x126f3dd30_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %load/vec4 v0x126f3dd30_0;
    %store/vec4 v0x126f3df10_0, 0, 32;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x126f412a0;
T_44 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f41a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x126f41850_0;
    %assign/vec4 v0x126f41920_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x126f415f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x126f419c0_0;
    %assign/vec4 v0x126f41920_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x126f41730_0;
    %assign/vec4 v0x126f41920_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x126f3f750;
T_45 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f3ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x126f3fd10_0;
    %assign/vec4 v0x126f3fdc0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x126f3fad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x126f3fe70_0;
    %assign/vec4 v0x126f3fdc0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x126f3fbf0_0;
    %assign/vec4 v0x126f3fdc0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x126f3e500;
T_46 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f3ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x126f3ead0_0;
    %assign/vec4 v0x126f3eba0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x126f3e870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x126f3ec40_0;
    %assign/vec4 v0x126f3eba0_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x126f3e9b0_0;
    %assign/vec4 v0x126f3eba0_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x126f3ee00;
T_47 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f3f610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x126f3f410_0;
    %assign/vec4 v0x126f3f4e0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x126f3f190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x126f3f570_0;
    %assign/vec4 v0x126f3f4e0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x126f3f2f0_0;
    %assign/vec4 v0x126f3f4e0_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x126f40040;
T_48 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f40850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x126f40630_0;
    %assign/vec4 v0x126f40700_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x126f40390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x126f407a0_0;
    %assign/vec4 v0x126f40700_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x126f404d0_0;
    %assign/vec4 v0x126f40700_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x126f409d0;
T_49 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f41180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x126f40f80_0;
    %assign/vec4 v0x126f41020_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x126f40d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x126f410d0_0;
    %assign/vec4 v0x126f41020_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x126f40e60_0;
    %assign/vec4 v0x126f41020_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x126f41b90;
T_50 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f42380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x126f421c0_0;
    %assign/vec4 v0x126f42250_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x126f41ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x126f422e0_0;
    %assign/vec4 v0x126f42250_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x126f42020_0;
    %assign/vec4 v0x126f42250_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x126f43430;
T_51 ;
    %wait E_0x126f40930;
    %load/vec4 v0x126f43a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f43b50_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x126f3e2c0_0;
    %store/vec4 v0x126f43b50_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x126f43810_0;
    %store/vec4 v0x126f43b50_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x126f43730_0;
    %store/vec4 v0x126f43b50_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x126f43970_0;
    %store/vec4 v0x126f43b50_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x126f21ff0;
T_52 ;
    %wait E_0x126f222e0;
    %load/vec4 v0x126f22340_0;
    %load/vec4 v0x126f22510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f22510_0;
    %load/vec4 v0x126f22710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f22670_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x126f22480_0;
    %load/vec4 v0x126f22510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f22510_0;
    %load/vec4 v0x126f22710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f22670_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f22670_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x126f22340_0;
    %load/vec4 v0x126f22510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f22510_0;
    %load/vec4 v0x126f22870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f227c0_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f227c0_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x126f216a0;
T_53 ;
    %wait E_0x126f166b0;
    %load/vec4 v0x126f21b00_0;
    %load/vec4 v0x126f21970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f21970_0;
    %load/vec4 v0x126f21c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f21d50_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x126f21bf0_0;
    %load/vec4 v0x126f21970_0;
    %load/vec4 v0x126f21c80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f21a60_0;
    %load/vec4 v0x126f21c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x126f21d50_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f21d50_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x126f21b00_0;
    %load/vec4 v0x126f21970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f21970_0;
    %load/vec4 v0x126f21de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f21e90_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x126f21bf0_0;
    %load/vec4 v0x126f21970_0;
    %load/vec4 v0x126f21de0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f21a60_0;
    %load/vec4 v0x126f21de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x126f21e90_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f21e90_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x126f04790;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x126f14f40_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x126f14f40_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x126f14f40_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x126f14ff0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f14f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126f14f40_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 25 "$readmemh", "./test_codes/1_test_rtype/rom_data.hex", v0x126f14ff0 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x126f15140;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f15d50_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x126f15140;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x126f15b50_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x126f15b50_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x126f15b50_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x126f15c00, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f15b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126f15b50_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 31 "$readmemh", "./test_codes/1_test_rtype/ram_data.hex", v0x126f15c00 {0 0 0};
    %vpi_func 5 32 "$fopen" 32, "ram1.txt", "w" {0 0 0};
    %store/vec4 v0x126f15ca0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x126f15140;
T_57 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f15f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x126f15ff0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x126f15e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x126f158e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x126f15780_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x126f15c00, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x126f15e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x126f158e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x126f15780_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x126f15c00, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x126f15e00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x126f158e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x126f15780_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x126f15c00, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x126f15e00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x126f158e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x126f15780_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x126f15c00, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x126f15ff0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x126f15eb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x126f158e0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x126f15780_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x126f15c00, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x126f15eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x126f158e0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x126f15780_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x126f15c00, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x126f15ff0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x126f158e0_0;
    %ix/getv 3, v0x126f15780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126f15c00, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x126f15140;
T_58 ;
    %wait E_0x126f14dc0;
    %load/vec4 v0x126f15a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f15b50_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x126f15b50_0;
    %cmpi/s 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 138 "$fwrite", v0x126f15ca0_0, "%8h\012", &A<v0x126f15c00, v0x126f15b50_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f15b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126f15b50_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x126f043d0;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x126f043d0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x126f043d0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f481f0_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x126f043d0;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x126f481f0_0;
    %inv;
    %store/vec4 v0x126f481f0_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x126f043d0;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f48310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f48280_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f48310_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f48280_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f48280_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
