$date
	Fri Oct 30 12:38:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module GrayCounter_tb $end
$var wire 7 ! OutData [6:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 7 % OutData [6:0] $end
$var reg 7 & bcnt [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
0#
0"
bx !
$end
#100
1#
#150
1"
#200
0#
#300
b0 !
b0 %
b0 &
1#
#400
0#
#500
1#
#600
0#
#650
0"
#700
1#
#770
1$
#800
0#
#900
b1 !
b1 %
b1 &
1#
#1000
0#
#1100
b11 !
b11 %
b10 &
1#
#1200
0#
#1300
b10 !
b10 %
b11 &
1#
#1400
0#
#1500
b110 !
b110 %
b100 &
1#
#1600
0#
#1700
b111 !
b111 %
b101 &
1#
#1800
0#
#1900
b101 !
b101 %
b110 &
1#
#2000
0#
#2100
b100 !
b100 %
b111 &
1#
#2200
0#
#2300
b1100 !
b1100 %
b1000 &
1#
#2400
0#
#2500
b1101 !
b1101 %
b1001 &
1#
#2600
0#
#2700
b1111 !
b1111 %
b1010 &
1#
#2800
0#
#2900
b1110 !
b1110 %
b1011 &
1#
#3000
0#
#3100
b1010 !
b1010 %
b1100 &
1#
#3200
0#
#3300
b1011 !
b1011 %
b1101 &
1#
#3400
0#
#3500
b1001 !
b1001 %
b1110 &
1#
#3600
0#
#3700
b1000 !
b1000 %
b1111 &
1#
#3800
0#
#3900
b11000 !
b11000 %
b10000 &
1#
#4000
0#
#4100
b11001 !
b11001 %
b10001 &
1#
#4200
0#
#4300
b11011 !
b11011 %
b10010 &
1#
#4400
0#
#4500
b11010 !
b11010 %
b10011 &
1#
#4600
0#
#4700
b11110 !
b11110 %
b10100 &
1#
#4800
0#
#4900
b11111 !
b11111 %
b10101 &
1#
#5000
0#
#5100
b11101 !
b11101 %
b10110 &
1#
#5200
0#
#5300
b11100 !
b11100 %
b10111 &
1#
#5400
0#
#5500
b10100 !
b10100 %
b11000 &
1#
#5600
0#
#5700
b10101 !
b10101 %
b11001 &
1#
#5770
0$
#5800
0#
#5900
1#
#6000
0#
#6100
1#
#6200
0#
#6270
