

================================================================
== Vivado HLS Report for 'load_data55'
================================================================
* Date:           Fri Feb 13 10:44:59 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ADSD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  100|  100|  100|  100|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_image_loop  |   98|   98|         2|          1|          1|    98|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     46|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        -|      -|     154|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     154|    157|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_385_p2                          |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp0_stage0_11001            |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_i_fu_379_p2              |   icmp   |      0|  0|  11|           7|           6|
    |in_stream_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  46|          23|          15|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |i_i_i_reg_368                  |   9|          2|    7|         14|
    |in_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |in_stream_V_data_V_0_data_out  |   9|          2|   64|        128|
    |in_stream_V_data_V_0_state     |  15|          3|    2|          6|
    |in_stream_V_dest_V_0_state     |  15|          3|    2|          6|
    |x_norm_in_V_out_blk_n          |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 111|         23|   80|        167|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |i_i_i_reg_368                   |   7|   0|    7|          0|
    |in_stream_V_data_V_0_payload_A  |  64|   0|   64|          0|
    |in_stream_V_data_V_0_payload_B  |  64|   0|   64|          0|
    |in_stream_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_dest_V_0_state      |   2|   0|    2|          0|
    |tmp_2_cast_i_i_reg_531          |   6|   0|    6|          0|
    |tmp_reg_527                     |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 154|   0|  154|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     load_data55    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     load_data55    | return value |
|in_stream_TDATA         |  in |   64|    axis    | in_stream_V_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TREADY        | out |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TDEST         |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TKEEP         |  in |    8|    axis    | in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB         |  in |    8|    axis    | in_stream_V_strb_V |    pointer   |
|in_stream_TUSER         |  in |    1|    axis    | in_stream_V_user_V |    pointer   |
|in_stream_TLAST         |  in |    1|    axis    | in_stream_V_last_V |    pointer   |
|in_stream_TID           |  in |    1|    axis    |  in_stream_V_id_V  |    pointer   |
|x_local_0_V_address0    | out |    6|  ap_memory |     x_local_0_V    |     array    |
|x_local_0_V_ce0         | out |    1|  ap_memory |     x_local_0_V    |     array    |
|x_local_0_V_we0         | out |    1|  ap_memory |     x_local_0_V    |     array    |
|x_local_0_V_d0          | out |    8|  ap_memory |     x_local_0_V    |     array    |
|x_local_1_V_address0    | out |    6|  ap_memory |     x_local_1_V    |     array    |
|x_local_1_V_ce0         | out |    1|  ap_memory |     x_local_1_V    |     array    |
|x_local_1_V_we0         | out |    1|  ap_memory |     x_local_1_V    |     array    |
|x_local_1_V_d0          | out |    8|  ap_memory |     x_local_1_V    |     array    |
|x_local_2_V_address0    | out |    6|  ap_memory |     x_local_2_V    |     array    |
|x_local_2_V_ce0         | out |    1|  ap_memory |     x_local_2_V    |     array    |
|x_local_2_V_we0         | out |    1|  ap_memory |     x_local_2_V    |     array    |
|x_local_2_V_d0          | out |    8|  ap_memory |     x_local_2_V    |     array    |
|x_local_3_V_address0    | out |    6|  ap_memory |     x_local_3_V    |     array    |
|x_local_3_V_ce0         | out |    1|  ap_memory |     x_local_3_V    |     array    |
|x_local_3_V_we0         | out |    1|  ap_memory |     x_local_3_V    |     array    |
|x_local_3_V_d0          | out |    8|  ap_memory |     x_local_3_V    |     array    |
|x_local_4_V_address0    | out |    6|  ap_memory |     x_local_4_V    |     array    |
|x_local_4_V_ce0         | out |    1|  ap_memory |     x_local_4_V    |     array    |
|x_local_4_V_we0         | out |    1|  ap_memory |     x_local_4_V    |     array    |
|x_local_4_V_d0          | out |    8|  ap_memory |     x_local_4_V    |     array    |
|x_local_5_V_address0    | out |    6|  ap_memory |     x_local_5_V    |     array    |
|x_local_5_V_ce0         | out |    1|  ap_memory |     x_local_5_V    |     array    |
|x_local_5_V_we0         | out |    1|  ap_memory |     x_local_5_V    |     array    |
|x_local_5_V_d0          | out |    8|  ap_memory |     x_local_5_V    |     array    |
|x_local_6_V_address0    | out |    6|  ap_memory |     x_local_6_V    |     array    |
|x_local_6_V_ce0         | out |    1|  ap_memory |     x_local_6_V    |     array    |
|x_local_6_V_we0         | out |    1|  ap_memory |     x_local_6_V    |     array    |
|x_local_6_V_d0          | out |    8|  ap_memory |     x_local_6_V    |     array    |
|x_local_7_V_address0    | out |    6|  ap_memory |     x_local_7_V    |     array    |
|x_local_7_V_ce0         | out |    1|  ap_memory |     x_local_7_V    |     array    |
|x_local_7_V_we0         | out |    1|  ap_memory |     x_local_7_V    |     array    |
|x_local_7_V_d0          | out |    8|  ap_memory |     x_local_7_V    |     array    |
|x_local_8_V_address0    | out |    6|  ap_memory |     x_local_8_V    |     array    |
|x_local_8_V_ce0         | out |    1|  ap_memory |     x_local_8_V    |     array    |
|x_local_8_V_we0         | out |    1|  ap_memory |     x_local_8_V    |     array    |
|x_local_8_V_d0          | out |    8|  ap_memory |     x_local_8_V    |     array    |
|x_local_9_V_address0    | out |    6|  ap_memory |     x_local_9_V    |     array    |
|x_local_9_V_ce0         | out |    1|  ap_memory |     x_local_9_V    |     array    |
|x_local_9_V_we0         | out |    1|  ap_memory |     x_local_9_V    |     array    |
|x_local_9_V_d0          | out |    8|  ap_memory |     x_local_9_V    |     array    |
|x_local_10_V_address0   | out |    6|  ap_memory |    x_local_10_V    |     array    |
|x_local_10_V_ce0        | out |    1|  ap_memory |    x_local_10_V    |     array    |
|x_local_10_V_we0        | out |    1|  ap_memory |    x_local_10_V    |     array    |
|x_local_10_V_d0         | out |    8|  ap_memory |    x_local_10_V    |     array    |
|x_local_11_V_address0   | out |    6|  ap_memory |    x_local_11_V    |     array    |
|x_local_11_V_ce0        | out |    1|  ap_memory |    x_local_11_V    |     array    |
|x_local_11_V_we0        | out |    1|  ap_memory |    x_local_11_V    |     array    |
|x_local_11_V_d0         | out |    8|  ap_memory |    x_local_11_V    |     array    |
|x_local_12_V_address0   | out |    6|  ap_memory |    x_local_12_V    |     array    |
|x_local_12_V_ce0        | out |    1|  ap_memory |    x_local_12_V    |     array    |
|x_local_12_V_we0        | out |    1|  ap_memory |    x_local_12_V    |     array    |
|x_local_12_V_d0         | out |    8|  ap_memory |    x_local_12_V    |     array    |
|x_local_13_V_address0   | out |    6|  ap_memory |    x_local_13_V    |     array    |
|x_local_13_V_ce0        | out |    1|  ap_memory |    x_local_13_V    |     array    |
|x_local_13_V_we0        | out |    1|  ap_memory |    x_local_13_V    |     array    |
|x_local_13_V_d0         | out |    8|  ap_memory |    x_local_13_V    |     array    |
|x_local_14_V_address0   | out |    6|  ap_memory |    x_local_14_V    |     array    |
|x_local_14_V_ce0        | out |    1|  ap_memory |    x_local_14_V    |     array    |
|x_local_14_V_we0        | out |    1|  ap_memory |    x_local_14_V    |     array    |
|x_local_14_V_d0         | out |    8|  ap_memory |    x_local_14_V    |     array    |
|x_local_15_V_address0   | out |    6|  ap_memory |    x_local_15_V    |     array    |
|x_local_15_V_ce0        | out |    1|  ap_memory |    x_local_15_V    |     array    |
|x_local_15_V_we0        | out |    1|  ap_memory |    x_local_15_V    |     array    |
|x_local_15_V_d0         | out |    8|  ap_memory |    x_local_15_V    |     array    |
|x_norm_in_V             |  in |   24|   ap_none  |     x_norm_in_V    |    scalar    |
|x_norm_in_V_out_din     | out |   24|   ap_fifo  |   x_norm_in_V_out  |    pointer   |
|x_norm_in_V_out_full_n  |  in |    1|   ap_fifo  |   x_norm_in_V_out  |    pointer   |
|x_norm_in_V_out_write   | out |    1|   ap_fifo  |   x_norm_in_V_out  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

