
istflow -prj "C:/Users/sbenish/repositories/70-0059/cpld/reveal_prj/rv1.rvl" -design "mcm_top_impl_mcm.rvp" 
-- all messages logged in file C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_error.log
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/config.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v' (VERI-2320)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(2): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(2): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v' (VERI-2320)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(59): WARNING: identifier 'uart_slot_en' is used before its declaration (VERI-1875)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(60): WARNING: identifier 'uart_slot_en' is used before its declaration (VERI-1875)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(61): WARNING: identifier 'uart_slot_en' is used before its declaration (VERI-1875)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(62): WARNING: identifier 'uart_slot_en' is used before its declaration (VERI-1875)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/config.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(2): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(2): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v' (VERI-2320)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(9): INFO: compiling module 'mcm_top' (VERI-1018)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(666): INFO: elaborating module 'mcm_top' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v(109): INFO: elaborating module 'pll_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(228): INFO: elaborating module 'spi_slave_top_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v(137): INFO: elaborating module 'cs_decoder_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(114): INFO: elaborating module 'status_led_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(67): INFO: elaborating module 'uart_controller_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(50): INFO: elaborating module 'rs232_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(61): INFO: elaborating module 'otm_dac_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v(47): INFO: elaborating module 'peizo_elliptec_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v(133): INFO: elaborating module 'spi_slave_efb_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v(131): INFO: elaborating module 'wb_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v(394): INFO: elaborating module 'spi_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(666): INFO: elaborating module 'mcm_top' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v(109): INFO: elaborating module 'pll_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(228): INFO: elaborating module 'spi_slave_top_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v(137): INFO: elaborating module 'cs_decoder_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(114): INFO: elaborating module 'status_led_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(67): INFO: elaborating module 'uart_controller_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(50): INFO: elaborating module 'rs232_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(61): INFO: elaborating module 'otm_dac_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v(47): INFO: elaborating module 'peizo_elliptec_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v(133): INFO: elaborating module 'spi_slave_efb_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v(131): INFO: elaborating module 'wb_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v(394): INFO: elaborating module 'spi_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(496): WARNING: port 'LV_OUT_2' remains unconnected for this instance (VERI-1927)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="24"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.

No optional files required.

IP template generation completed ok.


Finished running Tcl command: "C:/lscc/diamond/3.12/tcltk/bin/tclsh" "C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/rv1_generate.tcl".
all messages logged in file C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/rv1/mcm_top_la0_bb.v'
all messages logged in file C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(1,10-1,20) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/config.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(1,10-1,20) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(2,10-2,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="2"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(2,10-2,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="2"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(59,14-59,26) (VERI-1875) identifier &apos;uart_slot_en&apos; is used before its declaration" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="59"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(60,14-60,26) (VERI-1875) identifier &apos;uart_slot_en&apos; is used before its declaration" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="60"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(61,14-61,26) (VERI-1875) identifier &apos;uart_slot_en&apos; is used before its declaration" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="61"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(62,14-62,26) (VERI-1875) identifier &apos;uart_slot_en&apos; is used before its declaration" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="62"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/config.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(1,10-1,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(1,10-1,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="1"  />
(VERI-1482) Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(2,10-2,22) (VERI-1328) analyzing included file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="2"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(2,10-2,22) (VERI-2320) back to file &apos;C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="2"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(9,8-9,15) (VERI-1018) compiling module &apos;mcm_top&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(9,1-666,10) (VERI-9000) elaborating module &apos;mcm_top&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v(8,1-109,10) (VERI-9000) elaborating module &apos;pll_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(9,1-228,10) (VERI-9000) elaborating module &apos;spi_slave_top_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v(7,1-137,10) (VERI-9000) elaborating module &apos;cs_decoder_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v" arg2="7"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(7,1-114,10) (VERI-9000) elaborating module &apos;status_led_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v" arg2="7"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(3,1-67,10) (VERI-9000) elaborating module &apos;uart_controller_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(3,1-50,10) (VERI-9000) elaborating module &apos;rs232_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(3,1-61,10) (VERI-9000) elaborating module &apos;otm_dac_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v(5,1-47,10) (VERI-9000) elaborating module &apos;peizo_elliptec_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v(8,1-133,10) (VERI-9000) elaborating module &apos;spi_slave_efb_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v(53,1-131,10) (VERI-9000) elaborating module &apos;wb_ctrl_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v" arg2="53"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v(9,1-394,10) (VERI-9000) elaborating module &apos;spi_ctrl_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(9,1-666,10) (VERI-9000) elaborating module &apos;mcm_top&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v(8,1-109,10) (VERI-9000) elaborating module &apos;pll_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(9,1-228,10) (VERI-9000) elaborating module &apos;spi_slave_top_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v(7,1-137,10) (VERI-9000) elaborating module &apos;cs_decoder_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v" arg2="7"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(7,1-114,10) (VERI-9000) elaborating module &apos;status_led_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v" arg2="7"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(3,1-67,10) (VERI-9000) elaborating module &apos;uart_controller_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(3,1-50,10) (VERI-9000) elaborating module &apos;rs232_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(3,1-61,10) (VERI-9000) elaborating module &apos;otm_dac_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v(5,1-47,10) (VERI-9000) elaborating module &apos;peizo_elliptec_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module &apos;quad_decoder_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module &apos;quad_decoder_uniq_2&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module &apos;quad_decoder_uniq_3&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module &apos;quad_decoder_uniq_4&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module &apos;quad_decoder_uniq_5&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module &apos;quad_decoder_uniq_6&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(8,1-218,10) (VERI-9000) elaborating module &apos;quad_decoder_uniq_7&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module &apos;intrpt_ctrl_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module &apos;intrpt_ctrl_uniq_2&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module &apos;intrpt_ctrl_uniq_3&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module &apos;intrpt_ctrl_uniq_4&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module &apos;intrpt_ctrl_uniq_5&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module &apos;intrpt_ctrl_uniq_6&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(6,1-101,10) (VERI-9000) elaborating module &apos;intrpt_ctrl_uniq_7&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module &apos;pwm_controller_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module &apos;pwm_controller_uniq_2&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module &apos;pwm_controller_uniq_3&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module &apos;pwm_controller_uniq_4&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module &apos;pwm_controller_uniq_5&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module &apos;pwm_controller_uniq_6&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(11,1-77,10) (VERI-9000) elaborating module &apos;pwm_controller_uniq_7&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module &apos;stepper_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module &apos;stepper_uniq_2&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module &apos;stepper_uniq_3&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module &apos;stepper_uniq_4&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module &apos;stepper_uniq_5&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module &apos;stepper_uniq_6&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(4,1-212,10) (VERI-9000) elaborating module &apos;stepper_uniq_7&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module &apos;servo_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module &apos;servo_uniq_2&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module &apos;servo_uniq_3&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module &apos;servo_uniq_4&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module &apos;servo_uniq_5&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module &apos;servo_uniq_6&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(3,1-87,10) (VERI-9000) elaborating module &apos;servo_uniq_7&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module &apos;io_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module &apos;io_uniq_2&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module &apos;io_uniq_3&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module &apos;io_uniq_4&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module &apos;io_uniq_5&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module &apos;io_uniq_6&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(5,1-166,10) (VERI-9000) elaborating module &apos;io_uniq_7&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module &apos;shutter_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module &apos;shutter_uniq_2&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module &apos;shutter_uniq_3&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module &apos;shutter_uniq_4&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module &apos;shutter_uniq_5&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module &apos;shutter_uniq_6&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(3,1-201,10) (VERI-9000) elaborating module &apos;shutter_uniq_7&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module &apos;piezo_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module &apos;piezo_uniq_2&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module &apos;piezo_uniq_3&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module &apos;piezo_uniq_4&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module &apos;piezo_uniq_5&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module &apos;piezo_uniq_6&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(3,1-66,10) (VERI-9000) elaborating module &apos;piezo_uniq_7&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v(8,1-133,10) (VERI-9000) elaborating module &apos;spi_slave_efb_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v(53,1-131,10) (VERI-9000) elaborating module &apos;wb_ctrl_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v" arg2="53"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v(9,1-394,10) (VERI-9000) elaborating module &apos;spi_ctrl_uniq_1&apos;" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v" arg2="9"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(461,1-496,3) (VERI-1927) port &apos;LV_OUT_2&apos; remains unconnected for this instance" arg1="C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v" arg2="461"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v'
Lpf file 'C:/Users/sbenish/repositories/70-0059/cpld/mcm_top.lpf' is updated.

synthesis -f "mcm_top_impl_mcm_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Fri Apr 22 14:02:13 2022


Command Line:  synthesis -f mcm_top_impl_mcm_lattice.synproj -gui -msgset C:/Users/sbenish/repositories/70-0059/cpld/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = mcm_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm (searchpath added)
-p C:/Users/sbenish/repositories/70-0059/cpld (searchpath added)
-p C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/rv1 (searchpath added)
Key file = C:/lscc/diamond/3.12/module/reveal/document/reveal_test.dat
File C:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_la0_trig_gen.v
Verilog design file = C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_la0_gen.v
Verilog design file = C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v
NGD file = mcm_top_impl_mcm.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v. VERI-1482
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(623): " arg1="uart_slot_en" arg2="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v" arg3="623"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(624): " arg1="uart_slot_en" arg2="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v" arg3="624"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(625): " arg1="uart_slot_en" arg2="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v" arg3="625"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(626): " arg1="uart_slot_en" arg2="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v" arg3="626"  />
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): mcm_top
Last elaborated design is mcm_top()
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = mcm_top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n760"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n760"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n760"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n760"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n760"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n760"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n760"  />
######## Converting I/O port C_1 to output.
######## Converting I/O port C_2 to output.
######## Converting I/O port C_3 to output.
######## Converting I/O port C_4 to output.
######## Converting I/O port C_5 to output.
######## Converting I/O port C_7 to output.
######## Converting I/O port C_8 to input.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="37" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="38" arg1="\u_status_led/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="\intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="\intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="\intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="\intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="\intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="\intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="32" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="33" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="34" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="35" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="36" arg1="\intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\quad_ins[0].u_quad_decoder/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\quad_ins[1].u_quad_decoder/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\quad_ins[2].u_quad_decoder/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\quad_ins[3].u_quad_decoder/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\quad_ins[4].u_quad_decoder/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\quad_ins[5].u_quad_decoder/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\quad_ins[6].u_quad_decoder/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\spi_slave_top_inst/spi_ctrl_inst/main_sm" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000001

 0001 -> 0000000000010

 0010 -> 0000000000100

 0011 -> 0000000001000

 0100 -> 0000000010000

 0101 -> 0000000100000

 0110 -> 0000001000000

 0111 -> 0000010000000

 1000 -> 0000100000000

 1001 -> 0001000000000

 1010 -> 0010000000000

 1011 -> 0100000000000

 1100 -> 1000000000000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\quad_ins[0].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\quad_ins[0].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\quad_ins[0].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\quad_ins[0].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\quad_ins[0].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\quad_ins[0].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\quad_ins[0].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\quad_ins[0].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\quad_ins[1].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\quad_ins[1].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\quad_ins[1].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\quad_ins[1].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\quad_ins[1].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\quad_ins[1].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\quad_ins[1].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\quad_ins[1].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\quad_ins[2].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\quad_ins[2].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\quad_ins[2].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\quad_ins[2].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\quad_ins[2].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\quad_ins[2].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\quad_ins[2].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\quad_ins[2].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\quad_ins[3].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\quad_ins[3].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\quad_ins[3].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\quad_ins[3].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\quad_ins[3].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\quad_ins[3].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\quad_ins[3].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\quad_ins[3].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\quad_ins[4].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\quad_ins[4].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\quad_ins[4].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\quad_ins[4].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\quad_ins[4].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\quad_ins[4].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\quad_ins[4].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\quad_ins[4].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\quad_ins[5].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\quad_ins[5].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\quad_ins[5].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\quad_ins[5].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\quad_ins[5].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\quad_ins[5].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\quad_ins[5].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\quad_ins[5].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\quad_ins[6].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\quad_ins[6].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\quad_ins[6].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\quad_ins[6].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\quad_ins[6].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\quad_ins[6].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\quad_ins[6].u_quad_decoder/spi_data_out_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\quad_ins[6].u_quad_decoder/spi_data_out_r"  />
######## Converting I/O port pin_io[67] to output.
######## Converting I/O port pin_io[61] to output.
######## Converting I/O port pin_io[60] to output.
######## Converting I/O port pin_io[57] to output.
######## Converting I/O port pin_io[51] to output.
######## Converting I/O port pin_io[50] to output.
######## Converting I/O port pin_io[47] to output.
######## Converting I/O port pin_io[41] to output.
######## Converting I/O port pin_io[37] to output.
######## Converting I/O port pin_io[31] to output.
######## Converting I/O port pin_io[30] to output.
######## Converting I/O port pin_io[27] to output.
######## Converting I/O port pin_io[21] to output.
######## Converting I/O port pin_io[20] to output.
######## Converting I/O port pin_io[17] to output.
######## Converting I/O port pin_io[11] to output.
######## Converting I/O port pin_io[10] to output.
######## Converting I/O port pin_io[7] to output.
######## Converting I/O port pin_io[1] to output.
######## Converting I/O port pin_io[0] to output.
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="spi_miso"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="spi_clk"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="spi_mosi"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\spi_slave_top_inst/spi_ctrl_inst/address"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\spi_slave_top_inst/spi_ctrl_inst/address"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\spi_slave_top_inst/spi_ctrl_inst/address"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\spi_slave_top_inst/spi_ctrl_inst/address"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\spi_slave_top_inst/spi_ctrl_inst/address"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\spi_slave_top_inst/spi_ctrl_inst/address"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(6228): " arg1="\spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i2" arg2="c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v" arg3="6228"  />
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_cyc_i_36 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_stb_i_37.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i3 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i4.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i6 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i3.
Duplicate register/latch removal. \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/rd_dout_tm_i0_i13 is a one-to-one match with \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/rd_dout_tm_i0_i15.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
mcm_top_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in mcm_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
    <postMsg mid="50001000" type="Warning" dynamic="3" navigation="0" arg0="CLKOS2" arg1="FREQUENCY_PIN_CLKOS2" arg2="PLLInst_0"  />
    <postMsg mid="50001000" type="Warning" dynamic="3" navigation="0" arg0="CLKOS" arg1="FREQUENCY_PIN_CLKOS" arg2="PLLInst_0"  />
    <postMsg mid="50001000" type="Warning" dynamic="3" navigation="0" arg0="CLKOP" arg1="FREQUENCY_PIN_CLKOP" arg2="PLLInst_0"  />
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr11211211401afe.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr911120489111204811f45a5e.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mcm_top_reveal_coretop_instance/jupdate[0]" arg2="mcm_top_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="stepper_ins_1__u_stepper/SLO_buf[51]" arg2="stepper_ins_1__u_stepper/SLO_buf[51]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="stepper_ins_1__u_stepper/SLO_buf[50]" arg2="stepper_ins_1__u_stepper/SLO_buf[50]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="stepper_ins_1__u_stepper/SLO_buf[49]" arg2="stepper_ins_1__u_stepper/SLO_buf[49]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="stepper_ins_1__u_stepper/SLO_buf[48]" arg2="stepper_ins_1__u_stepper/SLO_buf[48]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="stepper_ins_1__u_stepper/SLO_buf[47]" arg2="stepper_ins_1__u_stepper/SLO_buf[47]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="stepper_ins_1__u_stepper/SLO_buf[46]" arg2="stepper_ins_1__u_stepper/SLO_buf[46]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="12"  />

Design Results:
   6626 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file mcm_top_impl_mcm.ngd.

################### Begin Area Report (mcm_top)######################
Number of register bits => 3136 of 7209 (43 % )
BB => 54
CCU2D => 281
EFB => 1
EHXPLLJ => 1
FD1P3AX => 379
FD1P3BX => 53
FD1P3DX => 484
FD1P3IX => 787
FD1P3JX => 6
FD1S3AX => 987
FD1S3BX => 5
FD1S3DX => 152
FD1S3IX => 276
FD1S3JX => 7
GSR => 1
IB => 11
INV => 8
L6MUX21 => 1
LUT4 => 2832
OB => 16
OBZ => 21
OSCH => 1
PFUMX => 52
pmi_ram_dpXbnonesadr11211211401afe => 1
pmi_ram_dpXbnonesadr911120489111204811f45a5e => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 27
  Net : clk, loads : 1221
  Net : __/clk_1MHz, loads : 456
  Net : clk_in_N, loads : 255
  Net : stepper_ins_1__u_stepper/MA_N_4376, loads : 54
  Net : stepper_ins_5__u_stepper/clk_1MHz_keep_derived_96, loads : 46
  Net : stepper_ins_0__u_stepper/clk_1MHz_keep_derived_231, loads : 46
  Net : stepper_ins_6__u_stepper/clk_1MHz_keep_derived_276, loads : 46
  Net : stepper_ins_2__u_stepper/clk_1MHz_keep_derived_47, loads : 46
  Net : stepper_ins_4__u_stepper/clk_1MHz_keep_derived_141, loads : 46
  Net : stepper_ins_3__u_stepper/clk_1MHz_keep_derived_186, loads : 46
  Net : shutter_ins_4__u_shutter/mode[2]_derived_32, loads : 35
  Net : shutter_ins_2__u_shutter/pin_intrpt[8], loads : 34
  Net : shutter_ins_6__u_shutter/pin_intrpt[20], loads : 34
  Net : shutter_ins_1__u_shutter/pin_intrpt[5], loads : 34
  Net : shutter_ins_3__u_shutter/mode[2]_derived_32, loads : 34
  Net : shutter_ins_5__u_shutter/pin_intrpt[17], loads : 34
  Net : shutter_ins_0__u_shutter/mode[2]_derived_32, loads : 34
  Net : CS_READY_c, loads : 16
  Net : stepper_ins_5__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_1__u_stepper/MA_Temp_N_4245, loads : 7
  Net : stepper_ins_6__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_3__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_4__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_2__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_0__u_stepper/MA_Temp, loads : 6
  Net : mcm_top_reveal_coretop_instance/jtck[0], loads : 1
  Net : spi_clk_i, loads : 1
Clock Enable Nets
Number of Clock Enables: 221
Top 10 highest fanout Clock Enables:
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtck_N_6554_enable_95, loads : 50
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtck_N_6554_enable_138, loads : 43
  Net : spi_slave_top_inst/spi_sdo_valid_N_296, loads : 41
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtck_N_6554_enable_262, loads : 35
  Net : quad_ins_6__u_quad_decoder/clk_1MHz_keep_enable_125, loads : 32
  Net : quad_ins_5__u_quad_decoder/clk_1MHz_keep_enable_156, loads : 32
  Net : quad_ins_4__u_quad_decoder/clk_1MHz_keep_enable_187, loads : 32
  Net : quad_ins_1__u_quad_decoder/clk_1MHz_keep_enable_280, loads : 32
  Net : quad_ins_2__u_quad_decoder/clk_1MHz_keep_enable_249, loads : 32
  Net : stepper_ins_0__u_stepper/clk_1MHz_keep_derived_231_enable_27, loads : 27
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : spi_slave_top_inst/spi_ctrl_inst/n36432, loads : 749
  Net : resetn_c, loads : 422
  Net : mcm_top_reveal_coretop_instance/jtck_N_6554, loads : 329
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/jrstn_N_6552, loads : 324
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/tcnt_0/n36220, loads : 234
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n36224, loads : 131
  Net : spi_slave_top_inst/spi_ctrl_inst/n36157, loads : 128
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n36237, loads : 110
  Net : spi_slave_top_inst/spi_ctrl_inst/n33741, loads : 106
  Net : spi_slave_top_inst/spi_ctrl_inst/n25071, loads : 106
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk25 [get_nets                         |             |             |
\stepper_ins[4].u_stepper/clk_1MHz_keep_|             |             |
derived_141]                            |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk24 [get_nets                         |             |             |
\stepper_ins[0].u_stepper/clk_1MHz_keep_|             |             |
derived_231]                            |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk23 [get_nets                         |             |             |
\stepper_ins[0].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk22 [get_nets pin_intrpt[20]]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk21 [get_nets                         |             |             |
\stepper_ins[4].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk20 [get_nets                         |             |             |
\stepper_ins[5].u_stepper/clk_1MHz_keep_|             |             |
derived_96]                             |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk19 [get_nets                         |             |             |
mode[2]_derived_32_adj_10306]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk18 [get_nets                         |             |             |
mode[2]_derived_32_adj_10295]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk17 [get_nets                         |             |             |
\stepper_ins[5].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk16 [get_nets                         |             |             |
\stepper_ins[1].u_stepper/MA_N_4376]    |  200.000 MHz|  291.036 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk15 [get_nets                         |             |             |
\stepper_ins[2].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk14 [get_nets pin_intrpt[8]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk13 [get_nets                         |             |             |
\stepper_ins[6].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk12 [get_nets pin_intrpt[5]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk11 [get_nets                         |             |             |
\mcm_top_reveal_coretop_instance/jtck[0]|             |             |
]                                       |  200.000 MHz|   46.209 MHz|    15 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets pin_intrpt[17]]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets mode[2]_derived_32]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets                          |             |             |
\stepper_ins[6].u_stepper/clk_1MHz_keep_|             |             |
derived_276]                            |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets reveal_ist_179_N]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets                          |             |             |
\stepper_ins[3].u_stepper/clk_1MHz_keep_|             |             |
derived_186]                            |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets                          |             |             |
\stepper_ins[3].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets clk_1MHz]                |  200.000 MHz|   78.518 MHz|    21 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets clk_in_N]                |  200.000 MHz|   83.731 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets CS_READY_c]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\stepper_ins[2].u_stepper/clk_1MHz_keep_|             |             |
derived_47]                             |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   67.824 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.


Peak Memory Usage: 141.707  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 17.938  secs
--------------------------------------------------------------
