
Batteriest_EmbSysCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa44  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800abe8  0800abe8  0001abe8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b078  0800b078  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b078  0800b078  0001b078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b080  0800b080  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b080  0800b080  0001b080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b084  0800b084  0001b084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800b088  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  200001e8  0800b26c  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200007f8  0800b26c  000207f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ede5  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000219d  00000000  00000000  0002f03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  000311e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b48  00000000  00000000  00032050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001895f  00000000  00000000  00032b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010765  00000000  00000000  0004b4f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009bb8b  00000000  00000000  0005bc5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005360  00000000  00000000  000f77e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000fcb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800abcc 	.word	0x0800abcc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800abcc 	.word	0x0800abcc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_frsub>:
 8000cb8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cbc:	e002      	b.n	8000cc4 <__addsf3>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_fsub>:
 8000cc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cc4 <__addsf3>:
 8000cc4:	0042      	lsls	r2, r0, #1
 8000cc6:	bf1f      	itttt	ne
 8000cc8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ccc:	ea92 0f03 	teqne	r2, r3
 8000cd0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cd4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd8:	d06a      	beq.n	8000db0 <__addsf3+0xec>
 8000cda:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cde:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ce2:	bfc1      	itttt	gt
 8000ce4:	18d2      	addgt	r2, r2, r3
 8000ce6:	4041      	eorgt	r1, r0
 8000ce8:	4048      	eorgt	r0, r1
 8000cea:	4041      	eorgt	r1, r0
 8000cec:	bfb8      	it	lt
 8000cee:	425b      	neglt	r3, r3
 8000cf0:	2b19      	cmp	r3, #25
 8000cf2:	bf88      	it	hi
 8000cf4:	4770      	bxhi	lr
 8000cf6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4240      	negne	r0, r0
 8000d06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4249      	negne	r1, r1
 8000d16:	ea92 0f03 	teq	r2, r3
 8000d1a:	d03f      	beq.n	8000d9c <__addsf3+0xd8>
 8000d1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d20:	fa41 fc03 	asr.w	ip, r1, r3
 8000d24:	eb10 000c 	adds.w	r0, r0, ip
 8000d28:	f1c3 0320 	rsb	r3, r3, #32
 8000d2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d34:	d502      	bpl.n	8000d3c <__addsf3+0x78>
 8000d36:	4249      	negs	r1, r1
 8000d38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d40:	d313      	bcc.n	8000d6a <__addsf3+0xa6>
 8000d42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d46:	d306      	bcc.n	8000d56 <__addsf3+0x92>
 8000d48:	0840      	lsrs	r0, r0, #1
 8000d4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d4e:	f102 0201 	add.w	r2, r2, #1
 8000d52:	2afe      	cmp	r2, #254	; 0xfe
 8000d54:	d251      	bcs.n	8000dfa <__addsf3+0x136>
 8000d56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d5e:	bf08      	it	eq
 8000d60:	f020 0001 	biceq.w	r0, r0, #1
 8000d64:	ea40 0003 	orr.w	r0, r0, r3
 8000d68:	4770      	bx	lr
 8000d6a:	0049      	lsls	r1, r1, #1
 8000d6c:	eb40 0000 	adc.w	r0, r0, r0
 8000d70:	3a01      	subs	r2, #1
 8000d72:	bf28      	it	cs
 8000d74:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d78:	d2ed      	bcs.n	8000d56 <__addsf3+0x92>
 8000d7a:	fab0 fc80 	clz	ip, r0
 8000d7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d82:	ebb2 020c 	subs.w	r2, r2, ip
 8000d86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d8a:	bfaa      	itet	ge
 8000d8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d90:	4252      	neglt	r2, r2
 8000d92:	4318      	orrge	r0, r3
 8000d94:	bfbc      	itt	lt
 8000d96:	40d0      	lsrlt	r0, r2
 8000d98:	4318      	orrlt	r0, r3
 8000d9a:	4770      	bx	lr
 8000d9c:	f092 0f00 	teq	r2, #0
 8000da0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000da4:	bf06      	itte	eq
 8000da6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000daa:	3201      	addeq	r2, #1
 8000dac:	3b01      	subne	r3, #1
 8000dae:	e7b5      	b.n	8000d1c <__addsf3+0x58>
 8000db0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000db4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000db8:	bf18      	it	ne
 8000dba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dbe:	d021      	beq.n	8000e04 <__addsf3+0x140>
 8000dc0:	ea92 0f03 	teq	r2, r3
 8000dc4:	d004      	beq.n	8000dd0 <__addsf3+0x10c>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	bf08      	it	eq
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	4770      	bx	lr
 8000dd0:	ea90 0f01 	teq	r0, r1
 8000dd4:	bf1c      	itt	ne
 8000dd6:	2000      	movne	r0, #0
 8000dd8:	4770      	bxne	lr
 8000dda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dde:	d104      	bne.n	8000dea <__addsf3+0x126>
 8000de0:	0040      	lsls	r0, r0, #1
 8000de2:	bf28      	it	cs
 8000de4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000de8:	4770      	bx	lr
 8000dea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dee:	bf3c      	itt	cc
 8000df0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000df4:	4770      	bxcc	lr
 8000df6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dfa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e02:	4770      	bx	lr
 8000e04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e08:	bf16      	itet	ne
 8000e0a:	4608      	movne	r0, r1
 8000e0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e10:	4601      	movne	r1, r0
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	bf06      	itte	eq
 8000e16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e1a:	ea90 0f01 	teqeq	r0, r1
 8000e1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e22:	4770      	bx	lr

08000e24 <__aeabi_ui2f>:
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	e004      	b.n	8000e34 <__aeabi_i2f+0x8>
 8000e2a:	bf00      	nop

08000e2c <__aeabi_i2f>:
 8000e2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e30:	bf48      	it	mi
 8000e32:	4240      	negmi	r0, r0
 8000e34:	ea5f 0c00 	movs.w	ip, r0
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e40:	4601      	mov	r1, r0
 8000e42:	f04f 0000 	mov.w	r0, #0
 8000e46:	e01c      	b.n	8000e82 <__aeabi_l2f+0x2a>

08000e48 <__aeabi_ul2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	e00a      	b.n	8000e6c <__aeabi_l2f+0x14>
 8000e56:	bf00      	nop

08000e58 <__aeabi_l2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e64:	d502      	bpl.n	8000e6c <__aeabi_l2f+0x14>
 8000e66:	4240      	negs	r0, r0
 8000e68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e6c:	ea5f 0c01 	movs.w	ip, r1
 8000e70:	bf02      	ittt	eq
 8000e72:	4684      	moveq	ip, r0
 8000e74:	4601      	moveq	r1, r0
 8000e76:	2000      	moveq	r0, #0
 8000e78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e7c:	bf08      	it	eq
 8000e7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e86:	fabc f28c 	clz	r2, ip
 8000e8a:	3a08      	subs	r2, #8
 8000e8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e90:	db10      	blt.n	8000eb4 <__aeabi_l2f+0x5c>
 8000e92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e96:	4463      	add	r3, ip
 8000e98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ea4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	f020 0001 	biceq.w	r0, r0, #1
 8000eb2:	4770      	bx	lr
 8000eb4:	f102 0220 	add.w	r2, r2, #32
 8000eb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ec4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ed2:	4770      	bx	lr

08000ed4 <__aeabi_uldivmod>:
 8000ed4:	b953      	cbnz	r3, 8000eec <__aeabi_uldivmod+0x18>
 8000ed6:	b94a      	cbnz	r2, 8000eec <__aeabi_uldivmod+0x18>
 8000ed8:	2900      	cmp	r1, #0
 8000eda:	bf08      	it	eq
 8000edc:	2800      	cmpeq	r0, #0
 8000ede:	bf1c      	itt	ne
 8000ee0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ee4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ee8:	f000 b9a6 	b.w	8001238 <__aeabi_idiv0>
 8000eec:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ef0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ef4:	f000 f83c 	bl	8000f70 <__udivmoddi4>
 8000ef8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000efc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f00:	b004      	add	sp, #16
 8000f02:	4770      	bx	lr

08000f04 <__aeabi_d2lz>:
 8000f04:	b538      	push	{r3, r4, r5, lr}
 8000f06:	2200      	movs	r2, #0
 8000f08:	2300      	movs	r3, #0
 8000f0a:	4604      	mov	r4, r0
 8000f0c:	460d      	mov	r5, r1
 8000f0e:	f7ff fdfd 	bl	8000b0c <__aeabi_dcmplt>
 8000f12:	b928      	cbnz	r0, 8000f20 <__aeabi_d2lz+0x1c>
 8000f14:	4620      	mov	r0, r4
 8000f16:	4629      	mov	r1, r5
 8000f18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f1c:	f000 b80a 	b.w	8000f34 <__aeabi_d2ulz>
 8000f20:	4620      	mov	r0, r4
 8000f22:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000f26:	f000 f805 	bl	8000f34 <__aeabi_d2ulz>
 8000f2a:	4240      	negs	r0, r0
 8000f2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f30:	bd38      	pop	{r3, r4, r5, pc}
 8000f32:	bf00      	nop

08000f34 <__aeabi_d2ulz>:
 8000f34:	b5d0      	push	{r4, r6, r7, lr}
 8000f36:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <__aeabi_d2ulz+0x34>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	4606      	mov	r6, r0
 8000f3c:	460f      	mov	r7, r1
 8000f3e:	f7ff fb73 	bl	8000628 <__aeabi_dmul>
 8000f42:	f7ff fe49 	bl	8000bd8 <__aeabi_d2uiz>
 8000f46:	4604      	mov	r4, r0
 8000f48:	f7ff faf4 	bl	8000534 <__aeabi_ui2d>
 8000f4c:	4b07      	ldr	r3, [pc, #28]	; (8000f6c <__aeabi_d2ulz+0x38>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f7ff fb6a 	bl	8000628 <__aeabi_dmul>
 8000f54:	4602      	mov	r2, r0
 8000f56:	460b      	mov	r3, r1
 8000f58:	4630      	mov	r0, r6
 8000f5a:	4639      	mov	r1, r7
 8000f5c:	f7ff f9ac 	bl	80002b8 <__aeabi_dsub>
 8000f60:	f7ff fe3a 	bl	8000bd8 <__aeabi_d2uiz>
 8000f64:	4621      	mov	r1, r4
 8000f66:	bdd0      	pop	{r4, r6, r7, pc}
 8000f68:	3df00000 	.word	0x3df00000
 8000f6c:	41f00000 	.word	0x41f00000

08000f70 <__udivmoddi4>:
 8000f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f74:	9e08      	ldr	r6, [sp, #32]
 8000f76:	460d      	mov	r5, r1
 8000f78:	4604      	mov	r4, r0
 8000f7a:	460f      	mov	r7, r1
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d14a      	bne.n	8001016 <__udivmoddi4+0xa6>
 8000f80:	428a      	cmp	r2, r1
 8000f82:	4694      	mov	ip, r2
 8000f84:	d965      	bls.n	8001052 <__udivmoddi4+0xe2>
 8000f86:	fab2 f382 	clz	r3, r2
 8000f8a:	b143      	cbz	r3, 8000f9e <__udivmoddi4+0x2e>
 8000f8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f90:	f1c3 0220 	rsb	r2, r3, #32
 8000f94:	409f      	lsls	r7, r3
 8000f96:	fa20 f202 	lsr.w	r2, r0, r2
 8000f9a:	4317      	orrs	r7, r2
 8000f9c:	409c      	lsls	r4, r3
 8000f9e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000fa2:	fa1f f58c 	uxth.w	r5, ip
 8000fa6:	fbb7 f1fe 	udiv	r1, r7, lr
 8000faa:	0c22      	lsrs	r2, r4, #16
 8000fac:	fb0e 7711 	mls	r7, lr, r1, r7
 8000fb0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000fb4:	fb01 f005 	mul.w	r0, r1, r5
 8000fb8:	4290      	cmp	r0, r2
 8000fba:	d90a      	bls.n	8000fd2 <__udivmoddi4+0x62>
 8000fbc:	eb1c 0202 	adds.w	r2, ip, r2
 8000fc0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000fc4:	f080 811c 	bcs.w	8001200 <__udivmoddi4+0x290>
 8000fc8:	4290      	cmp	r0, r2
 8000fca:	f240 8119 	bls.w	8001200 <__udivmoddi4+0x290>
 8000fce:	3902      	subs	r1, #2
 8000fd0:	4462      	add	r2, ip
 8000fd2:	1a12      	subs	r2, r2, r0
 8000fd4:	b2a4      	uxth	r4, r4
 8000fd6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000fda:	fb0e 2210 	mls	r2, lr, r0, r2
 8000fde:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000fe2:	fb00 f505 	mul.w	r5, r0, r5
 8000fe6:	42a5      	cmp	r5, r4
 8000fe8:	d90a      	bls.n	8001000 <__udivmoddi4+0x90>
 8000fea:	eb1c 0404 	adds.w	r4, ip, r4
 8000fee:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ff2:	f080 8107 	bcs.w	8001204 <__udivmoddi4+0x294>
 8000ff6:	42a5      	cmp	r5, r4
 8000ff8:	f240 8104 	bls.w	8001204 <__udivmoddi4+0x294>
 8000ffc:	4464      	add	r4, ip
 8000ffe:	3802      	subs	r0, #2
 8001000:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001004:	1b64      	subs	r4, r4, r5
 8001006:	2100      	movs	r1, #0
 8001008:	b11e      	cbz	r6, 8001012 <__udivmoddi4+0xa2>
 800100a:	40dc      	lsrs	r4, r3
 800100c:	2300      	movs	r3, #0
 800100e:	e9c6 4300 	strd	r4, r3, [r6]
 8001012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001016:	428b      	cmp	r3, r1
 8001018:	d908      	bls.n	800102c <__udivmoddi4+0xbc>
 800101a:	2e00      	cmp	r6, #0
 800101c:	f000 80ed 	beq.w	80011fa <__udivmoddi4+0x28a>
 8001020:	2100      	movs	r1, #0
 8001022:	e9c6 0500 	strd	r0, r5, [r6]
 8001026:	4608      	mov	r0, r1
 8001028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800102c:	fab3 f183 	clz	r1, r3
 8001030:	2900      	cmp	r1, #0
 8001032:	d149      	bne.n	80010c8 <__udivmoddi4+0x158>
 8001034:	42ab      	cmp	r3, r5
 8001036:	d302      	bcc.n	800103e <__udivmoddi4+0xce>
 8001038:	4282      	cmp	r2, r0
 800103a:	f200 80f8 	bhi.w	800122e <__udivmoddi4+0x2be>
 800103e:	1a84      	subs	r4, r0, r2
 8001040:	eb65 0203 	sbc.w	r2, r5, r3
 8001044:	2001      	movs	r0, #1
 8001046:	4617      	mov	r7, r2
 8001048:	2e00      	cmp	r6, #0
 800104a:	d0e2      	beq.n	8001012 <__udivmoddi4+0xa2>
 800104c:	e9c6 4700 	strd	r4, r7, [r6]
 8001050:	e7df      	b.n	8001012 <__udivmoddi4+0xa2>
 8001052:	b902      	cbnz	r2, 8001056 <__udivmoddi4+0xe6>
 8001054:	deff      	udf	#255	; 0xff
 8001056:	fab2 f382 	clz	r3, r2
 800105a:	2b00      	cmp	r3, #0
 800105c:	f040 8090 	bne.w	8001180 <__udivmoddi4+0x210>
 8001060:	1a8a      	subs	r2, r1, r2
 8001062:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001066:	fa1f fe8c 	uxth.w	lr, ip
 800106a:	2101      	movs	r1, #1
 800106c:	fbb2 f5f7 	udiv	r5, r2, r7
 8001070:	fb07 2015 	mls	r0, r7, r5, r2
 8001074:	0c22      	lsrs	r2, r4, #16
 8001076:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800107a:	fb0e f005 	mul.w	r0, lr, r5
 800107e:	4290      	cmp	r0, r2
 8001080:	d908      	bls.n	8001094 <__udivmoddi4+0x124>
 8001082:	eb1c 0202 	adds.w	r2, ip, r2
 8001086:	f105 38ff 	add.w	r8, r5, #4294967295
 800108a:	d202      	bcs.n	8001092 <__udivmoddi4+0x122>
 800108c:	4290      	cmp	r0, r2
 800108e:	f200 80cb 	bhi.w	8001228 <__udivmoddi4+0x2b8>
 8001092:	4645      	mov	r5, r8
 8001094:	1a12      	subs	r2, r2, r0
 8001096:	b2a4      	uxth	r4, r4
 8001098:	fbb2 f0f7 	udiv	r0, r2, r7
 800109c:	fb07 2210 	mls	r2, r7, r0, r2
 80010a0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80010a4:	fb0e fe00 	mul.w	lr, lr, r0
 80010a8:	45a6      	cmp	lr, r4
 80010aa:	d908      	bls.n	80010be <__udivmoddi4+0x14e>
 80010ac:	eb1c 0404 	adds.w	r4, ip, r4
 80010b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80010b4:	d202      	bcs.n	80010bc <__udivmoddi4+0x14c>
 80010b6:	45a6      	cmp	lr, r4
 80010b8:	f200 80bb 	bhi.w	8001232 <__udivmoddi4+0x2c2>
 80010bc:	4610      	mov	r0, r2
 80010be:	eba4 040e 	sub.w	r4, r4, lr
 80010c2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80010c6:	e79f      	b.n	8001008 <__udivmoddi4+0x98>
 80010c8:	f1c1 0720 	rsb	r7, r1, #32
 80010cc:	408b      	lsls	r3, r1
 80010ce:	fa22 fc07 	lsr.w	ip, r2, r7
 80010d2:	ea4c 0c03 	orr.w	ip, ip, r3
 80010d6:	fa05 f401 	lsl.w	r4, r5, r1
 80010da:	fa20 f307 	lsr.w	r3, r0, r7
 80010de:	40fd      	lsrs	r5, r7
 80010e0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80010e4:	4323      	orrs	r3, r4
 80010e6:	fbb5 f8f9 	udiv	r8, r5, r9
 80010ea:	fa1f fe8c 	uxth.w	lr, ip
 80010ee:	fb09 5518 	mls	r5, r9, r8, r5
 80010f2:	0c1c      	lsrs	r4, r3, #16
 80010f4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80010f8:	fb08 f50e 	mul.w	r5, r8, lr
 80010fc:	42a5      	cmp	r5, r4
 80010fe:	fa02 f201 	lsl.w	r2, r2, r1
 8001102:	fa00 f001 	lsl.w	r0, r0, r1
 8001106:	d90b      	bls.n	8001120 <__udivmoddi4+0x1b0>
 8001108:	eb1c 0404 	adds.w	r4, ip, r4
 800110c:	f108 3aff 	add.w	sl, r8, #4294967295
 8001110:	f080 8088 	bcs.w	8001224 <__udivmoddi4+0x2b4>
 8001114:	42a5      	cmp	r5, r4
 8001116:	f240 8085 	bls.w	8001224 <__udivmoddi4+0x2b4>
 800111a:	f1a8 0802 	sub.w	r8, r8, #2
 800111e:	4464      	add	r4, ip
 8001120:	1b64      	subs	r4, r4, r5
 8001122:	b29d      	uxth	r5, r3
 8001124:	fbb4 f3f9 	udiv	r3, r4, r9
 8001128:	fb09 4413 	mls	r4, r9, r3, r4
 800112c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001130:	fb03 fe0e 	mul.w	lr, r3, lr
 8001134:	45a6      	cmp	lr, r4
 8001136:	d908      	bls.n	800114a <__udivmoddi4+0x1da>
 8001138:	eb1c 0404 	adds.w	r4, ip, r4
 800113c:	f103 35ff 	add.w	r5, r3, #4294967295
 8001140:	d26c      	bcs.n	800121c <__udivmoddi4+0x2ac>
 8001142:	45a6      	cmp	lr, r4
 8001144:	d96a      	bls.n	800121c <__udivmoddi4+0x2ac>
 8001146:	3b02      	subs	r3, #2
 8001148:	4464      	add	r4, ip
 800114a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800114e:	fba3 9502 	umull	r9, r5, r3, r2
 8001152:	eba4 040e 	sub.w	r4, r4, lr
 8001156:	42ac      	cmp	r4, r5
 8001158:	46c8      	mov	r8, r9
 800115a:	46ae      	mov	lr, r5
 800115c:	d356      	bcc.n	800120c <__udivmoddi4+0x29c>
 800115e:	d053      	beq.n	8001208 <__udivmoddi4+0x298>
 8001160:	b156      	cbz	r6, 8001178 <__udivmoddi4+0x208>
 8001162:	ebb0 0208 	subs.w	r2, r0, r8
 8001166:	eb64 040e 	sbc.w	r4, r4, lr
 800116a:	fa04 f707 	lsl.w	r7, r4, r7
 800116e:	40ca      	lsrs	r2, r1
 8001170:	40cc      	lsrs	r4, r1
 8001172:	4317      	orrs	r7, r2
 8001174:	e9c6 7400 	strd	r7, r4, [r6]
 8001178:	4618      	mov	r0, r3
 800117a:	2100      	movs	r1, #0
 800117c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001180:	f1c3 0120 	rsb	r1, r3, #32
 8001184:	fa02 fc03 	lsl.w	ip, r2, r3
 8001188:	fa20 f201 	lsr.w	r2, r0, r1
 800118c:	fa25 f101 	lsr.w	r1, r5, r1
 8001190:	409d      	lsls	r5, r3
 8001192:	432a      	orrs	r2, r5
 8001194:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001198:	fa1f fe8c 	uxth.w	lr, ip
 800119c:	fbb1 f0f7 	udiv	r0, r1, r7
 80011a0:	fb07 1510 	mls	r5, r7, r0, r1
 80011a4:	0c11      	lsrs	r1, r2, #16
 80011a6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80011aa:	fb00 f50e 	mul.w	r5, r0, lr
 80011ae:	428d      	cmp	r5, r1
 80011b0:	fa04 f403 	lsl.w	r4, r4, r3
 80011b4:	d908      	bls.n	80011c8 <__udivmoddi4+0x258>
 80011b6:	eb1c 0101 	adds.w	r1, ip, r1
 80011ba:	f100 38ff 	add.w	r8, r0, #4294967295
 80011be:	d22f      	bcs.n	8001220 <__udivmoddi4+0x2b0>
 80011c0:	428d      	cmp	r5, r1
 80011c2:	d92d      	bls.n	8001220 <__udivmoddi4+0x2b0>
 80011c4:	3802      	subs	r0, #2
 80011c6:	4461      	add	r1, ip
 80011c8:	1b49      	subs	r1, r1, r5
 80011ca:	b292      	uxth	r2, r2
 80011cc:	fbb1 f5f7 	udiv	r5, r1, r7
 80011d0:	fb07 1115 	mls	r1, r7, r5, r1
 80011d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011d8:	fb05 f10e 	mul.w	r1, r5, lr
 80011dc:	4291      	cmp	r1, r2
 80011de:	d908      	bls.n	80011f2 <__udivmoddi4+0x282>
 80011e0:	eb1c 0202 	adds.w	r2, ip, r2
 80011e4:	f105 38ff 	add.w	r8, r5, #4294967295
 80011e8:	d216      	bcs.n	8001218 <__udivmoddi4+0x2a8>
 80011ea:	4291      	cmp	r1, r2
 80011ec:	d914      	bls.n	8001218 <__udivmoddi4+0x2a8>
 80011ee:	3d02      	subs	r5, #2
 80011f0:	4462      	add	r2, ip
 80011f2:	1a52      	subs	r2, r2, r1
 80011f4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80011f8:	e738      	b.n	800106c <__udivmoddi4+0xfc>
 80011fa:	4631      	mov	r1, r6
 80011fc:	4630      	mov	r0, r6
 80011fe:	e708      	b.n	8001012 <__udivmoddi4+0xa2>
 8001200:	4639      	mov	r1, r7
 8001202:	e6e6      	b.n	8000fd2 <__udivmoddi4+0x62>
 8001204:	4610      	mov	r0, r2
 8001206:	e6fb      	b.n	8001000 <__udivmoddi4+0x90>
 8001208:	4548      	cmp	r0, r9
 800120a:	d2a9      	bcs.n	8001160 <__udivmoddi4+0x1f0>
 800120c:	ebb9 0802 	subs.w	r8, r9, r2
 8001210:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001214:	3b01      	subs	r3, #1
 8001216:	e7a3      	b.n	8001160 <__udivmoddi4+0x1f0>
 8001218:	4645      	mov	r5, r8
 800121a:	e7ea      	b.n	80011f2 <__udivmoddi4+0x282>
 800121c:	462b      	mov	r3, r5
 800121e:	e794      	b.n	800114a <__udivmoddi4+0x1da>
 8001220:	4640      	mov	r0, r8
 8001222:	e7d1      	b.n	80011c8 <__udivmoddi4+0x258>
 8001224:	46d0      	mov	r8, sl
 8001226:	e77b      	b.n	8001120 <__udivmoddi4+0x1b0>
 8001228:	3d02      	subs	r5, #2
 800122a:	4462      	add	r2, ip
 800122c:	e732      	b.n	8001094 <__udivmoddi4+0x124>
 800122e:	4608      	mov	r0, r1
 8001230:	e70a      	b.n	8001048 <__udivmoddi4+0xd8>
 8001232:	4464      	add	r4, ip
 8001234:	3802      	subs	r0, #2
 8001236:	e742      	b.n	80010be <__udivmoddi4+0x14e>

08001238 <__aeabi_idiv0>:
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <ADC_Select_Current>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ADC CHANNEL CONFIGURATIONS (MULTI-CHANNEL WITHOUT DMA) //
void ADC_Select_Current() {
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001242:	463b      	mov	r3, r7
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_0;
 800124e:	2300      	movs	r3, #0
 8001250:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001252:	2301      	movs	r3, #1
 8001254:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001256:	2301      	movs	r3, #1
 8001258:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800125a:	463b      	mov	r3, r7
 800125c:	4619      	mov	r1, r3
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <ADC_Select_Current+0x3c>)
 8001260:	f001 fb62 	bl	8002928 <HAL_ADC_ConfigChannel>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <ADC_Select_Current+0x32>
		Error_Handler();
 800126a:	f000 fe9d 	bl	8001fa8 <Error_Handler>
	}
}
 800126e:	bf00      	nop
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000204 	.word	0x20000204

0800127c <ADC_Select_Temp>:
void ADC_Select_Temp() {
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001282:	463b      	mov	r3, r7
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_1;
 800128e:	2301      	movs	r3, #1
 8001290:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001292:	2301      	movs	r3, #1
 8001294:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001296:	2301      	movs	r3, #1
 8001298:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800129a:	463b      	mov	r3, r7
 800129c:	4619      	mov	r1, r3
 800129e:	4806      	ldr	r0, [pc, #24]	; (80012b8 <ADC_Select_Temp+0x3c>)
 80012a0:	f001 fb42 	bl	8002928 <HAL_ADC_ConfigChannel>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <ADC_Select_Temp+0x32>
		Error_Handler();
 80012aa:	f000 fe7d 	bl	8001fa8 <Error_Handler>
	}
}
 80012ae:	bf00      	nop
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000204 	.word	0x20000204

080012bc <ADC_Select_Voltage>:

void ADC_Select_Voltage() {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 80012c2:	463b      	mov	r3, r7
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_2;
 80012ce:	2302      	movs	r3, #2
 80012d0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80012d2:	2301      	movs	r3, #1
 80012d4:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80012d6:	2301      	movs	r3, #1
 80012d8:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80012da:	463b      	mov	r3, r7
 80012dc:	4619      	mov	r1, r3
 80012de:	4806      	ldr	r0, [pc, #24]	; (80012f8 <ADC_Select_Voltage+0x3c>)
 80012e0:	f001 fb22 	bl	8002928 <HAL_ADC_ConfigChannel>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <ADC_Select_Voltage+0x32>
		Error_Handler();
 80012ea:	f000 fe5d 	bl	8001fa8 <Error_Handler>
	}
}
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000204 	.word	0x20000204

080012fc <ADC_Select_Vrefint>:
void ADC_Select_Vrefint() {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001302:	463b      	mov	r3, r7
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_VREFINT;
 800130e:	2311      	movs	r3, #17
 8001310:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001312:	2301      	movs	r3, #1
 8001314:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001316:	2301      	movs	r3, #1
 8001318:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800131a:	463b      	mov	r3, r7
 800131c:	4619      	mov	r1, r3
 800131e:	4806      	ldr	r0, [pc, #24]	; (8001338 <ADC_Select_Vrefint+0x3c>)
 8001320:	f001 fb02 	bl	8002928 <HAL_ADC_ConfigChannel>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <ADC_Select_Vrefint+0x32>
		Error_Handler();
 800132a:	f000 fe3d 	bl	8001fa8 <Error_Handler>
	}
}
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000204 	.word	0x20000204

0800133c <Get_ADC_Value>:
//END CODE OF ADC CHANNEL CONFIGURATIONS (MULTI-CHANNEL WITHOUT DMA) //

// READING AND PROCESSING ADC VALUES WITH MOVING AVERAGE //
uint16_t Get_ADC_Value() {
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
	uint16_t adc_value = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	80fb      	strh	r3, [r7, #6]

	HAL_ADC_Start(&hadc1);
 8001346:	480b      	ldr	r0, [pc, #44]	; (8001374 <Get_ADC_Value+0x38>)
 8001348:	f001 f96e 	bl	8002628 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 800134c:	2101      	movs	r1, #1
 800134e:	4809      	ldr	r0, [pc, #36]	; (8001374 <Get_ADC_Value+0x38>)
 8001350:	f001 fa51 	bl	80027f6 <HAL_ADC_PollForConversion>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d104      	bne.n	8001364 <Get_ADC_Value+0x28>
		adc_value = HAL_ADC_GetValue(&hadc1);
 800135a:	4806      	ldr	r0, [pc, #24]	; (8001374 <Get_ADC_Value+0x38>)
 800135c:	f001 fad6 	bl	800290c <HAL_ADC_GetValue>
 8001360:	4603      	mov	r3, r0
 8001362:	80fb      	strh	r3, [r7, #6]
	}
	HAL_ADC_Stop(&hadc1);
 8001364:	4803      	ldr	r0, [pc, #12]	; (8001374 <Get_ADC_Value+0x38>)
 8001366:	f001 fa13 	bl	8002790 <HAL_ADC_Stop>
	return adc_value;
 800136a:	88fb      	ldrh	r3, [r7, #6]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000204 	.word	0x20000204

08001378 <Get_ADC_MA_Vref>:

float Get_ADC_MA_Vref(uint16_t *adc_vrefint_buffer) {
 8001378:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800137c:	b086      	sub	sp, #24
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
	uint64_t sum_adc_value = 0;
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	f04f 0300 	mov.w	r3, #0
 800138a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t i = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	73fb      	strb	r3, [r7, #15]
	for (; i < NOS; i++) {
 8001392:	e013      	b.n	80013bc <Get_ADC_MA_Vref+0x44>
		sum_adc_value = sum_adc_value + adc_vrefint_buffer[i];
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	b29b      	uxth	r3, r3
 80013a0:	2200      	movs	r2, #0
 80013a2:	461c      	mov	r4, r3
 80013a4:	4615      	mov	r5, r2
 80013a6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013aa:	eb12 0804 	adds.w	r8, r2, r4
 80013ae:	eb43 0905 	adc.w	r9, r3, r5
 80013b2:	e9c7 8904 	strd	r8, r9, [r7, #16]
	for (; i < NOS; i++) {
 80013b6:	7bfb      	ldrb	r3, [r7, #15]
 80013b8:	3301      	adds	r3, #1
 80013ba:	73fb      	strb	r3, [r7, #15]
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	2b63      	cmp	r3, #99	; 0x63
 80013c0:	d9e8      	bls.n	8001394 <Get_ADC_MA_Vref+0x1c>
	}
	return sum_adc_value / NOS;
 80013c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013c6:	f04f 0264 	mov.w	r2, #100	; 0x64
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	f7ff fd81 	bl	8000ed4 <__aeabi_uldivmod>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	4610      	mov	r0, r2
 80013d8:	4619      	mov	r1, r3
 80013da:	f7ff fd35 	bl	8000e48 <__aeabi_ul2f>
 80013de:	4603      	mov	r3, r0
 80013e0:	ee07 3a90 	vmov	s15, r3
}
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080013f0 <Get_ADC_Voltage>:

float Get_ADC_Voltage(float raw_voltage) {
 80013f0:	b5b0      	push	{r4, r5, r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	ed87 0a01 	vstr	s0, [r7, #4]
	return (raw_voltage / 4095.0) * Vrefint * 2.0 * 1.03;
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff f8bc 	bl	8000578 <__aeabi_f2d>
 8001400:	a31c      	add	r3, pc, #112	; (adr r3, 8001474 <Get_ADC_Voltage+0x84>)
 8001402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001406:	f7ff fa39 	bl	800087c <__aeabi_ddiv>
 800140a:	4602      	mov	r2, r0
 800140c:	460b      	mov	r3, r1
 800140e:	4614      	mov	r4, r2
 8001410:	461d      	mov	r5, r3
 8001412:	4b17      	ldr	r3, [pc, #92]	; (8001470 <Get_ADC_Voltage+0x80>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff f8ae 	bl	8000578 <__aeabi_f2d>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	4620      	mov	r0, r4
 8001422:	4629      	mov	r1, r5
 8001424:	f7ff f900 	bl	8000628 <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	f7fe ff42 	bl	80002bc <__adddf3>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	4610      	mov	r0, r2
 800143e:	4619      	mov	r1, r3
 8001440:	a309      	add	r3, pc, #36	; (adr r3, 8001468 <Get_ADC_Voltage+0x78>)
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	f7ff f8ef 	bl	8000628 <__aeabi_dmul>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4610      	mov	r0, r2
 8001450:	4619      	mov	r1, r3
 8001452:	f7ff fbe1 	bl	8000c18 <__aeabi_d2f>
 8001456:	4603      	mov	r3, r0
 8001458:	ee07 3a90 	vmov	s15, r3
}
 800145c:	eeb0 0a67 	vmov.f32	s0, s15
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bdb0      	pop	{r4, r5, r7, pc}
 8001466:	bf00      	nop
 8001468:	47ae147b 	.word	0x47ae147b
 800146c:	3ff07ae1 	.word	0x3ff07ae1
 8001470:	20000008 	.word	0x20000008
 8001474:	00000000 	.word	0x00000000
 8001478:	40affe00 	.word	0x40affe00

0800147c <Get_ADC_Vrefint>:

float Get_ADC_Vrefint(float raw_vrefint) {
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	ed87 0a01 	vstr	s0, [r7, #4]
	return (raw_vrefint / *VREFIN_CAL) * Vrefint;
 8001486:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <Get_ADC_Vrefint+0x38>)
 8001488:	881b      	ldrh	r3, [r3, #0]
 800148a:	ee07 3a90 	vmov	s15, r3
 800148e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001492:	edd7 6a01 	vldr	s13, [r7, #4]
 8001496:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800149a:	4b07      	ldr	r3, [pc, #28]	; (80014b8 <Get_ADC_Vrefint+0x3c>)
 800149c:	edd3 7a00 	vldr	s15, [r3]
 80014a0:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80014a4:	eeb0 0a67 	vmov.f32	s0, s15
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	1fff7a2a 	.word	0x1fff7a2a
 80014b8:	20000008 	.word	0x20000008
 80014bc:	00000000 	.word	0x00000000

080014c0 <Get_ADC_Crefint>:
float Get_ADC_Crefint(float raw_crefint) {
 80014c0:	b5b0      	push	{r4, r5, r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	ed87 0a01 	vstr	s0, [r7, #4]
	return (raw_crefint / 4095.0) * Vrefint * 2.0;
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff f854 	bl	8000578 <__aeabi_f2d>
 80014d0:	a316      	add	r3, pc, #88	; (adr r3, 800152c <Get_ADC_Crefint+0x6c>)
 80014d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d6:	f7ff f9d1 	bl	800087c <__aeabi_ddiv>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4614      	mov	r4, r2
 80014e0:	461d      	mov	r5, r3
 80014e2:	4b11      	ldr	r3, [pc, #68]	; (8001528 <Get_ADC_Crefint+0x68>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff f846 	bl	8000578 <__aeabi_f2d>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4620      	mov	r0, r4
 80014f2:	4629      	mov	r1, r5
 80014f4:	f7ff f898 	bl	8000628 <__aeabi_dmul>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	f7fe feda 	bl	80002bc <__adddf3>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4610      	mov	r0, r2
 800150e:	4619      	mov	r1, r3
 8001510:	f7ff fb82 	bl	8000c18 <__aeabi_d2f>
 8001514:	4603      	mov	r3, r0
 8001516:	ee07 3a90 	vmov	s15, r3
}
 800151a:	eeb0 0a67 	vmov.f32	s0, s15
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bdb0      	pop	{r4, r5, r7, pc}
 8001524:	f3af 8000 	nop.w
 8001528:	20000008 	.word	0x20000008
 800152c:	00000000 	.word	0x00000000
 8001530:	40affe00 	.word	0x40affe00
 8001534:	00000000 	.word	0x00000000

08001538 <Get_ADC_Current>:

float Get_ADC_Current(float raw_current) {
 8001538:	b5b0      	push	{r4, r5, r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	ed87 0a01 	vstr	s0, [r7, #4]
	return (((raw_current / 4095.0) * Vrefint * 2.0) - Crefint) / (lts_Vsamp);
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f7ff f818 	bl	8000578 <__aeabi_f2d>
 8001548:	a326      	add	r3, pc, #152	; (adr r3, 80015e4 <Get_ADC_Current+0xac>)
 800154a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800154e:	f7ff f995 	bl	800087c <__aeabi_ddiv>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	4614      	mov	r4, r2
 8001558:	461d      	mov	r5, r3
 800155a:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <Get_ADC_Current+0xa0>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff f80a 	bl	8000578 <__aeabi_f2d>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4620      	mov	r0, r4
 800156a:	4629      	mov	r1, r5
 800156c:	f7ff f85c 	bl	8000628 <__aeabi_dmul>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	f7fe fe9e 	bl	80002bc <__adddf3>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4614      	mov	r4, r2
 8001586:	461d      	mov	r5, r3
 8001588:	4b14      	ldr	r3, [pc, #80]	; (80015dc <Get_ADC_Current+0xa4>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4618      	mov	r0, r3
 800158e:	f7fe fff3 	bl	8000578 <__aeabi_f2d>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4620      	mov	r0, r4
 8001598:	4629      	mov	r1, r5
 800159a:	f7fe fe8d 	bl	80002b8 <__aeabi_dsub>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	4614      	mov	r4, r2
 80015a4:	461d      	mov	r5, r3
 80015a6:	4b0e      	ldr	r3, [pc, #56]	; (80015e0 <Get_ADC_Current+0xa8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe ffe4 	bl	8000578 <__aeabi_f2d>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4620      	mov	r0, r4
 80015b6:	4629      	mov	r1, r5
 80015b8:	f7ff f960 	bl	800087c <__aeabi_ddiv>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	f7ff fb28 	bl	8000c18 <__aeabi_d2f>
 80015c8:	4603      	mov	r3, r0
 80015ca:	ee07 3a90 	vmov	s15, r3
}
 80015ce:	eeb0 0a67 	vmov.f32	s0, s15
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bdb0      	pop	{r4, r5, r7, pc}
 80015d8:	20000008 	.word	0x20000008
 80015dc:	2000000c 	.word	0x2000000c
 80015e0:	20000004 	.word	0x20000004
 80015e4:	00000000 	.word	0x00000000
 80015e8:	40affe00 	.word	0x40affe00
 80015ec:	00000000 	.word	0x00000000

080015f0 <Get_ADC_Temp>:

double Get_ADC_Temp(uint16_t adc_value) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	80fb      	strh	r3, [r7, #6]
	double temp;
	temp = log(((40950000 / adc_value) - 10000));
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	4a36      	ldr	r2, [pc, #216]	; (80016d8 <Get_ADC_Temp+0xe8>)
 80015fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001602:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 8001606:	3b10      	subs	r3, #16
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ffa3 	bl	8000554 <__aeabi_i2d>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	ec43 2b10 	vmov	d0, r2, r3
 8001616:	f009 f8df 	bl	800a7d8 <log>
 800161a:	ed87 0b02 	vstr	d0, [r7, #8]
	temp = 1
			/ (0.001129148
					+ (0.000234125 + (0.0000000876741 * temp * temp)) * temp);
 800161e:	a326      	add	r3, pc, #152	; (adr r3, 80016b8 <Get_ADC_Temp+0xc8>)
 8001620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001624:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001628:	f7fe fffe 	bl	8000628 <__aeabi_dmul>
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	4610      	mov	r0, r2
 8001632:	4619      	mov	r1, r3
 8001634:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001638:	f7fe fff6 	bl	8000628 <__aeabi_dmul>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	4610      	mov	r0, r2
 8001642:	4619      	mov	r1, r3
 8001644:	a31e      	add	r3, pc, #120	; (adr r3, 80016c0 <Get_ADC_Temp+0xd0>)
 8001646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164a:	f7fe fe37 	bl	80002bc <__adddf3>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4610      	mov	r0, r2
 8001654:	4619      	mov	r1, r3
 8001656:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800165a:	f7fe ffe5 	bl	8000628 <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	a318      	add	r3, pc, #96	; (adr r3, 80016c8 <Get_ADC_Temp+0xd8>)
 8001668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166c:	f7fe fe26 	bl	80002bc <__adddf3>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
	temp = 1
 8001674:	f04f 0000 	mov.w	r0, #0
 8001678:	4918      	ldr	r1, [pc, #96]	; (80016dc <Get_ADC_Temp+0xec>)
 800167a:	f7ff f8ff 	bl	800087c <__aeabi_ddiv>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	e9c7 2302 	strd	r2, r3, [r7, #8]
	temp = temp - 273.15;
 8001686:	a312      	add	r3, pc, #72	; (adr r3, 80016d0 <Get_ADC_Temp+0xe0>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001690:	f7fe fe12 	bl	80002b8 <__aeabi_dsub>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return temp;
 800169c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016a0:	ec43 2b17 	vmov	d7, r2, r3
}
 80016a4:	eeb0 0a47 	vmov.f32	s0, s14
 80016a8:	eef0 0a67 	vmov.f32	s1, s15
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	f3af 8000 	nop.w
 80016b8:	14170d19 	.word	0x14170d19
 80016bc:	3e7788eb 	.word	0x3e7788eb
 80016c0:	6fb4c3c2 	.word	0x6fb4c3c2
 80016c4:	3f2eafee 	.word	0x3f2eafee
 80016c8:	6edeb890 	.word	0x6edeb890
 80016cc:	3f527ffd 	.word	0x3f527ffd
 80016d0:	66666666 	.word	0x66666666
 80016d4:	40711266 	.word	0x40711266
 80016d8:	0270d8f0 	.word	0x0270d8f0
 80016dc:	3ff00000 	.word	0x3ff00000

080016e0 <Calibration_ADC>:
//	sum_adc_value = sum_adc_value / NOS;
//	return (sum_adc_value / 4095.0) * Vrefint * 2.0;
//}
// END CODE OF READING AND PROCESSING ADC VALUES WITH MOVING AVERAGE //

void Calibration_ADC() {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
	ADC_Select_Vrefint();
 80016e6:	f7ff fe09 	bl	80012fc <ADC_Select_Vrefint>
	for (int var = 0; var < NOS; ++var) {
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	e018      	b.n	8001722 <Calibration_ADC+0x42>
		adc_vrefint_value[var] = Get_ADC_Vrefint(Get_ADC_Value());
 80016f0:	f7ff fe24 	bl	800133c <Get_ADC_Value>
 80016f4:	4603      	mov	r3, r0
 80016f6:	ee07 3a90 	vmov	s15, r3
 80016fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001702:	f7ff febb 	bl	800147c <Get_ADC_Vrefint>
 8001706:	eef0 7a40 	vmov.f32	s15, s0
 800170a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800170e:	ee17 3a90 	vmov	r3, s15
 8001712:	b299      	uxth	r1, r3
 8001714:	4a3a      	ldr	r2, [pc, #232]	; (8001800 <Calibration_ADC+0x120>)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int var = 0; var < NOS; ++var) {
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3301      	adds	r3, #1
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2b63      	cmp	r3, #99	; 0x63
 8001726:	dde3      	ble.n	80016f0 <Calibration_ADC+0x10>
	}
	Vrefint = Get_ADC_MA_Vref(adc_vrefint_value);
 8001728:	4835      	ldr	r0, [pc, #212]	; (8001800 <Calibration_ADC+0x120>)
 800172a:	f7ff fe25 	bl	8001378 <Get_ADC_MA_Vref>
 800172e:	eef0 7a40 	vmov.f32	s15, s0
 8001732:	4b34      	ldr	r3, [pc, #208]	; (8001804 <Calibration_ADC+0x124>)
 8001734:	edc3 7a00 	vstr	s15, [r3]
	ADC_Select_Current();
 8001738:	f7ff fd80 	bl	800123c <ADC_Select_Current>
	for (int var = 0; var < NOS; ++var) {
 800173c:	2300      	movs	r3, #0
 800173e:	603b      	str	r3, [r7, #0]
 8001740:	e018      	b.n	8001774 <Calibration_ADC+0x94>
		adc_crefint_value[var] = Get_ADC_Crefint(Get_ADC_Value());
 8001742:	f7ff fdfb 	bl	800133c <Get_ADC_Value>
 8001746:	4603      	mov	r3, r0
 8001748:	ee07 3a90 	vmov	s15, r3
 800174c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001750:	eeb0 0a67 	vmov.f32	s0, s15
 8001754:	f7ff feb4 	bl	80014c0 <Get_ADC_Crefint>
 8001758:	eef0 7a40 	vmov.f32	s15, s0
 800175c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001760:	ee17 3a90 	vmov	r3, s15
 8001764:	b299      	uxth	r1, r3
 8001766:	4a28      	ldr	r2, [pc, #160]	; (8001808 <Calibration_ADC+0x128>)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int var = 0; var < NOS; ++var) {
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	2b63      	cmp	r3, #99	; 0x63
 8001778:	dde3      	ble.n	8001742 <Calibration_ADC+0x62>
	}
	if (batValue.current > 0) {
 800177a:	4b24      	ldr	r3, [pc, #144]	; (800180c <Calibration_ADC+0x12c>)
 800177c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001780:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001788:	dd13      	ble.n	80017b2 <Calibration_ADC+0xd2>
		Crefint = Crefint + 0.0005;
 800178a:	4b21      	ldr	r3, [pc, #132]	; (8001810 <Calibration_ADC+0x130>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fef2 	bl	8000578 <__aeabi_f2d>
 8001794:	a318      	add	r3, pc, #96	; (adr r3, 80017f8 <Calibration_ADC+0x118>)
 8001796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179a:	f7fe fd8f 	bl	80002bc <__adddf3>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	f7ff fa37 	bl	8000c18 <__aeabi_d2f>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4a18      	ldr	r2, [pc, #96]	; (8001810 <Calibration_ADC+0x130>)
 80017ae:	6013      	str	r3, [r2, #0]
	} else if (batValue.current < 0) {
		Crefint = Crefint - 0.0005;
	}

}
 80017b0:	e01b      	b.n	80017ea <Calibration_ADC+0x10a>
	} else if (batValue.current < 0) {
 80017b2:	4b16      	ldr	r3, [pc, #88]	; (800180c <Calibration_ADC+0x12c>)
 80017b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80017b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c0:	d400      	bmi.n	80017c4 <Calibration_ADC+0xe4>
}
 80017c2:	e012      	b.n	80017ea <Calibration_ADC+0x10a>
		Crefint = Crefint - 0.0005;
 80017c4:	4b12      	ldr	r3, [pc, #72]	; (8001810 <Calibration_ADC+0x130>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe fed5 	bl	8000578 <__aeabi_f2d>
 80017ce:	a30a      	add	r3, pc, #40	; (adr r3, 80017f8 <Calibration_ADC+0x118>)
 80017d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d4:	f7fe fd70 	bl	80002b8 <__aeabi_dsub>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4610      	mov	r0, r2
 80017de:	4619      	mov	r1, r3
 80017e0:	f7ff fa1a 	bl	8000c18 <__aeabi_d2f>
 80017e4:	4603      	mov	r3, r0
 80017e6:	4a0a      	ldr	r2, [pc, #40]	; (8001810 <Calibration_ADC+0x130>)
 80017e8:	6013      	str	r3, [r2, #0]
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	f3af 8000 	nop.w
 80017f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80017fc:	3f40624d 	.word	0x3f40624d
 8001800:	20000514 	.word	0x20000514
 8001804:	20000008 	.word	0x20000008
 8001808:	200005dc 	.word	0x200005dc
 800180c:	20000370 	.word	0x20000370
 8001810:	2000000c 	.word	0x2000000c

08001814 <Bat_Relay_Cmd>:

// RELAY (GPIO CHANNEL) CONFIGURATIONS //
void Bat_Relay_Cmd() {
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	switch (relayStatus) {
 8001818:	4b2c      	ldr	r3, [pc, #176]	; (80018cc <Bat_Relay_Cmd+0xb8>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b03      	cmp	r3, #3
 800181e:	d852      	bhi.n	80018c6 <Bat_Relay_Cmd+0xb2>
 8001820:	a201      	add	r2, pc, #4	; (adr r2, 8001828 <Bat_Relay_Cmd+0x14>)
 8001822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001826:	bf00      	nop
 8001828:	08001839 	.word	0x08001839
 800182c:	08001861 	.word	0x08001861
 8001830:	08001883 	.word	0x08001883
 8001834:	080018a5 	.word	0x080018a5
	case relayStatus_Idle:
		HAL_GPIO_WritePin(RELAY_1_GPIO_Port, RELAY_1_Pin, GPIO_PIN_SET);
 8001838:	2201      	movs	r2, #1
 800183a:	2110      	movs	r1, #16
 800183c:	4824      	ldr	r0, [pc, #144]	; (80018d0 <Bat_Relay_Cmd+0xbc>)
 800183e:	f002 f929 	bl	8003a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RELAY_2_GPIO_Port, RELAY_2_Pin, GPIO_PIN_SET);
 8001842:	2201      	movs	r2, #1
 8001844:	2120      	movs	r1, #32
 8001846:	4822      	ldr	r0, [pc, #136]	; (80018d0 <Bat_Relay_Cmd+0xbc>)
 8001848:	f002 f924 	bl	8003a94 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800184c:	2064      	movs	r0, #100	; 0x64
 800184e:	f000 fe83 	bl	8002558 <HAL_Delay>
		dch_m2 = false;
 8001852:	4b20      	ldr	r3, [pc, #128]	; (80018d4 <Bat_Relay_Cmd+0xc0>)
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]
		falan = true;
 8001858:	4b1f      	ldr	r3, [pc, #124]	; (80018d8 <Bat_Relay_Cmd+0xc4>)
 800185a:	2201      	movs	r2, #1
 800185c:	701a      	strb	r2, [r3, #0]
		break;
 800185e:	e032      	b.n	80018c6 <Bat_Relay_Cmd+0xb2>
	case relayStatus_Charge:
		HAL_GPIO_WritePin(RELAY_1_GPIO_Port, RELAY_1_Pin, GPIO_PIN_RESET);
 8001860:	2200      	movs	r2, #0
 8001862:	2110      	movs	r1, #16
 8001864:	481a      	ldr	r0, [pc, #104]	; (80018d0 <Bat_Relay_Cmd+0xbc>)
 8001866:	f002 f915 	bl	8003a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RELAY_2_GPIO_Port, RELAY_2_Pin, GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	2120      	movs	r1, #32
 800186e:	4818      	ldr	r0, [pc, #96]	; (80018d0 <Bat_Relay_Cmd+0xbc>)
 8001870:	f002 f910 	bl	8003a94 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001874:	2064      	movs	r0, #100	; 0x64
 8001876:	f000 fe6f 	bl	8002558 <HAL_Delay>
		dch_m2 = false;
 800187a:	4b16      	ldr	r3, [pc, #88]	; (80018d4 <Bat_Relay_Cmd+0xc0>)
 800187c:	2200      	movs	r2, #0
 800187e:	701a      	strb	r2, [r3, #0]
		break;
 8001880:	e021      	b.n	80018c6 <Bat_Relay_Cmd+0xb2>
	case relayStatus_Discharge_M1:
		HAL_GPIO_WritePin(RELAY_1_GPIO_Port, RELAY_1_Pin, GPIO_PIN_SET);
 8001882:	2201      	movs	r2, #1
 8001884:	2110      	movs	r1, #16
 8001886:	4812      	ldr	r0, [pc, #72]	; (80018d0 <Bat_Relay_Cmd+0xbc>)
 8001888:	f002 f904 	bl	8003a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RELAY_2_GPIO_Port, RELAY_2_Pin, GPIO_PIN_RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	2120      	movs	r1, #32
 8001890:	480f      	ldr	r0, [pc, #60]	; (80018d0 <Bat_Relay_Cmd+0xbc>)
 8001892:	f002 f8ff 	bl	8003a94 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001896:	2064      	movs	r0, #100	; 0x64
 8001898:	f000 fe5e 	bl	8002558 <HAL_Delay>
		dch_m2 = false;
 800189c:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <Bat_Relay_Cmd+0xc0>)
 800189e:	2200      	movs	r2, #0
 80018a0:	701a      	strb	r2, [r3, #0]
		break;
 80018a2:	e010      	b.n	80018c6 <Bat_Relay_Cmd+0xb2>
	case relayStatus_Discharge_M2:
		HAL_GPIO_WritePin(RELAY_1_GPIO_Port, RELAY_1_Pin, GPIO_PIN_SET);
 80018a4:	2201      	movs	r2, #1
 80018a6:	2110      	movs	r1, #16
 80018a8:	4809      	ldr	r0, [pc, #36]	; (80018d0 <Bat_Relay_Cmd+0xbc>)
 80018aa:	f002 f8f3 	bl	8003a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RELAY_2_GPIO_Port, RELAY_2_Pin, GPIO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2120      	movs	r1, #32
 80018b2:	4807      	ldr	r0, [pc, #28]	; (80018d0 <Bat_Relay_Cmd+0xbc>)
 80018b4:	f002 f8ee 	bl	8003a94 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80018b8:	2064      	movs	r0, #100	; 0x64
 80018ba:	f000 fe4d 	bl	8002558 <HAL_Delay>
		dch_m2 = true;
 80018be:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <Bat_Relay_Cmd+0xc0>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
		break;
 80018c4:	bf00      	nop
	}
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000380 	.word	0x20000380
 80018d0:	40020000 	.word	0x40020000
 80018d4:	20000000 	.word	0x20000000
 80018d8:	20000382 	.word	0x20000382

080018dc <UART_Cmd>:
// END OF RELAY (GPIO CHANNEL) CONFIGURATIONS //

// UART RECEIVE DATA CONFIGURATIONS //
void UART_Cmd(char *cmd) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	if (!strcmp(cmd, IDLE)) {
 80018e4:	4917      	ldr	r1, [pc, #92]	; (8001944 <UART_Cmd+0x68>)
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7fe fc7a 	bl	80001e0 <strcmp>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d103      	bne.n	80018fa <UART_Cmd+0x1e>
		relayStatusChange(relayStatus_Idle);
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <UART_Cmd+0x6c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
	} else if (!strcmp(cmd, DISCHARGE_M1)) {
		relayStatusChange(relayStatus_Discharge_M1);
	} else if (!strcmp(cmd, DISCHARGE_M2)) {
		relayStatusChange(relayStatus_Discharge_M2);
	}
}
 80018f8:	e01f      	b.n	800193a <UART_Cmd+0x5e>
	} else if (!strcmp(cmd, CHARGE)) {
 80018fa:	4914      	ldr	r1, [pc, #80]	; (800194c <UART_Cmd+0x70>)
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7fe fc6f 	bl	80001e0 <strcmp>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d103      	bne.n	8001910 <UART_Cmd+0x34>
		relayStatusChange(relayStatus_Charge);
 8001908:	4b0f      	ldr	r3, [pc, #60]	; (8001948 <UART_Cmd+0x6c>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
}
 800190e:	e014      	b.n	800193a <UART_Cmd+0x5e>
	} else if (!strcmp(cmd, DISCHARGE_M1)) {
 8001910:	490f      	ldr	r1, [pc, #60]	; (8001950 <UART_Cmd+0x74>)
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7fe fc64 	bl	80001e0 <strcmp>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d103      	bne.n	8001926 <UART_Cmd+0x4a>
		relayStatusChange(relayStatus_Discharge_M1);
 800191e:	4b0a      	ldr	r3, [pc, #40]	; (8001948 <UART_Cmd+0x6c>)
 8001920:	2202      	movs	r2, #2
 8001922:	701a      	strb	r2, [r3, #0]
}
 8001924:	e009      	b.n	800193a <UART_Cmd+0x5e>
	} else if (!strcmp(cmd, DISCHARGE_M2)) {
 8001926:	490b      	ldr	r1, [pc, #44]	; (8001954 <UART_Cmd+0x78>)
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7fe fc59 	bl	80001e0 <strcmp>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <UART_Cmd+0x5e>
		relayStatusChange(relayStatus_Discharge_M2);
 8001934:	4b04      	ldr	r3, [pc, #16]	; (8001948 <UART_Cmd+0x6c>)
 8001936:	2203      	movs	r2, #3
 8001938:	701a      	strb	r2, [r3, #0]
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	0800abe8 	.word	0x0800abe8
 8001948:	20000380 	.word	0x20000380
 800194c:	0800abf0 	.word	0x0800abf0
 8001950:	0800abf8 	.word	0x0800abf8
 8001954:	0800ac08 	.word	0x0800ac08

08001958 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1) {
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a12      	ldr	r2, [pc, #72]	; (80019b4 <HAL_UARTEx_RxEventCallback+0x5c>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d11e      	bne.n	80019ac <HAL_UARTEx_RxEventCallback+0x54>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t*) usart.rx_data, 20);
 800196e:	2214      	movs	r2, #20
 8001970:	4911      	ldr	r1, [pc, #68]	; (80019b8 <HAL_UARTEx_RxEventCallback+0x60>)
 8001972:	4812      	ldr	r0, [pc, #72]	; (80019bc <HAL_UARTEx_RxEventCallback+0x64>)
 8001974:	f003 fa15 	bl	8004da2 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001978:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <HAL_UARTEx_RxEventCallback+0x68>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <HAL_UARTEx_RxEventCallback+0x68>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f022 0208 	bic.w	r2, r2, #8
 8001986:	601a      	str	r2, [r3, #0]
		for (uint8_t i = Size; i < 20; i++) {
 8001988:	887b      	ldrh	r3, [r7, #2]
 800198a:	73fb      	strb	r3, [r7, #15]
 800198c:	e007      	b.n	800199e <HAL_UARTEx_RxEventCallback+0x46>
			usart.rx_data[i] = 0;
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	4a0c      	ldr	r2, [pc, #48]	; (80019c4 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001992:	4413      	add	r3, r2
 8001994:	2200      	movs	r2, #0
 8001996:	765a      	strb	r2, [r3, #25]
		for (uint8_t i = Size; i < 20; i++) {
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	3301      	adds	r3, #1
 800199c:	73fb      	strb	r3, [r7, #15]
 800199e:	7bfb      	ldrb	r3, [r7, #15]
 80019a0:	2b13      	cmp	r3, #19
 80019a2:	d9f4      	bls.n	800198e <HAL_UARTEx_RxEventCallback+0x36>
		}
		usart.received = true;
 80019a4:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <HAL_UARTEx_RxEventCallback+0x6c>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}
}
 80019ac:	bf00      	nop
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40011000 	.word	0x40011000
 80019b8:	20000355 	.word	0x20000355
 80019bc:	20000294 	.word	0x20000294
 80019c0:	200002dc 	.word	0x200002dc
 80019c4:	2000033c 	.word	0x2000033c

080019c8 <HAL_TIM_PeriodElapsedCallback>:
// END CODE OF UART RECEIVE DATA CONFIGURATIONS //

// UART TRANSMIT DATA CONFIGURATIONS //
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim1.Instance) {
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d132      	bne.n	8001a42 <HAL_TIM_PeriodElapsedCallback+0x7a>
		if (dch_m2 == false) {
 80019dc:	4b1c      	ldr	r3, [pc, #112]	; (8001a50 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	f083 0301 	eor.w	r3, r3, #1
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d014      	beq.n	8001a14 <HAL_TIM_PeriodElapsedCallback+0x4c>
			usart.transtick++;
 80019ea:	4b1a      	ldr	r3, [pc, #104]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80019ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80019ee:	3301      	adds	r3, #1
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80019f4:	85da      	strh	r2, [r3, #46]	; 0x2e
			if (usart.transtick >= 1000) {
 80019f6:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80019f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80019fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019fe:	d320      	bcc.n	8001a42 <HAL_TIM_PeriodElapsedCallback+0x7a>
				HAL_UART_Transmit(&huart1, usart.tx_data, sizeof(usart.tx_data),
 8001a00:	2301      	movs	r3, #1
 8001a02:	2219      	movs	r2, #25
 8001a04:	4913      	ldr	r1, [pc, #76]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001a06:	4814      	ldr	r0, [pc, #80]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001a08:	f003 f940 	bl	8004c8c <HAL_UART_Transmit>
						1);
				usart.transtick = 0;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	85da      	strh	r2, [r3, #46]	; 0x2e
						1);
				usart.transtick = 0;
			}
		}
	}
}
 8001a12:	e016      	b.n	8001a42 <HAL_TIM_PeriodElapsedCallback+0x7a>
		} else if (dch_m2 == true) {
 8001a14:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d012      	beq.n	8001a42 <HAL_TIM_PeriodElapsedCallback+0x7a>
			usart.transtick++;
 8001a1c:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001a1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a20:	3301      	adds	r3, #1
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001a26:	85da      	strh	r2, [r3, #46]	; 0x2e
			if (usart.transtick >= 1) {
 8001a28:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001a2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d008      	beq.n	8001a42 <HAL_TIM_PeriodElapsedCallback+0x7a>
				HAL_UART_Transmit(&huart1, usart.tx_data, sizeof(usart.tx_data),
 8001a30:	2301      	movs	r3, #1
 8001a32:	2219      	movs	r2, #25
 8001a34:	4907      	ldr	r1, [pc, #28]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001a36:	4808      	ldr	r0, [pc, #32]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001a38:	f003 f928 	bl	8004c8c <HAL_UART_Transmit>
				usart.transtick = 0;
 8001a3c:	4b05      	ldr	r3, [pc, #20]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	85da      	strh	r2, [r3, #46]	; 0x2e
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	2000024c 	.word	0x2000024c
 8001a50:	20000000 	.word	0x20000000
 8001a54:	2000033c 	.word	0x2000033c
 8001a58:	20000294 	.word	0x20000294

08001a5c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a5e:	b087      	sub	sp, #28
 8001a60:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a62:	f000 fd07 	bl	8002474 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001a66:	f000 f91f 	bl	8001ca8 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001a6a:	f000 fa5b 	bl	8001f24 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a6e:	f000 fa39 	bl	8001ee4 <MX_DMA_Init>
	MX_TIM1_Init();
 8001a72:	f000 f9bd 	bl	8001df0 <MX_TIM1_Init>
	MX_ADC1_Init();
 8001a76:	f000 f981 	bl	8001d7c <MX_ADC1_Init>
	MX_USART1_UART_Init();
 8001a7a:	f000 fa09 	bl	8001e90 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	Bat_Relay_Cmd(relayStatus);
 8001a7e:	4b7c      	ldr	r3, [pc, #496]	; (8001c70 <main+0x214>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fec6 	bl	8001814 <Bat_Relay_Cmd>
	HAL_TIM_Base_Start_IT(&htim1);
 8001a88:	487a      	ldr	r0, [pc, #488]	; (8001c74 <main+0x218>)
 8001a8a:	f002 fcc5 	bl	8004418 <HAL_TIM_Base_Start_IT>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t*) usart.rx_data, 20);
 8001a8e:	2214      	movs	r2, #20
 8001a90:	4979      	ldr	r1, [pc, #484]	; (8001c78 <main+0x21c>)
 8001a92:	487a      	ldr	r0, [pc, #488]	; (8001c7c <main+0x220>)
 8001a94:	f003 f985 	bl	8004da2 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001a98:	4b79      	ldr	r3, [pc, #484]	; (8001c80 <main+0x224>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	4b78      	ldr	r3, [pc, #480]	; (8001c80 <main+0x224>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f022 0208 	bic.w	r2, r2, #8
 8001aa6:	601a      	str	r2, [r3, #0]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		switch (dch_m2) {
 8001aa8:	4b76      	ldr	r3, [pc, #472]	; (8001c84 <main+0x228>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d150      	bne.n	8001b52 <main+0xf6>
		case true:
			ADC_Select_Temp();
 8001ab0:	f7ff fbe4 	bl	800127c <ADC_Select_Temp>
			batValue.temp = Get_ADC_Temp(Get_ADC_Value());
 8001ab4:	f7ff fc42 	bl	800133c <Get_ADC_Value>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff fd98 	bl	80015f0 <Get_ADC_Temp>
 8001ac0:	eeb0 7a40 	vmov.f32	s14, s0
 8001ac4:	eef0 7a60 	vmov.f32	s15, s1
 8001ac8:	4b6f      	ldr	r3, [pc, #444]	; (8001c88 <main+0x22c>)
 8001aca:	ed83 7b02 	vstr	d7, [r3, #8]
			ADC_Select_Voltage();
 8001ace:	f7ff fbf5 	bl	80012bc <ADC_Select_Voltage>
			batValue.voltage = Get_ADC_Voltage(Get_ADC_Value());
 8001ad2:	f7ff fc33 	bl	800133c <Get_ADC_Value>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	ee07 3a90 	vmov	s15, r3
 8001adc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ae0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ae4:	f7ff fc84 	bl	80013f0 <Get_ADC_Voltage>
 8001ae8:	eef0 7a40 	vmov.f32	s15, s0
 8001aec:	4b66      	ldr	r3, [pc, #408]	; (8001c88 <main+0x22c>)
 8001aee:	edc3 7a00 	vstr	s15, [r3]
			ADC_Select_Current();
 8001af2:	f7ff fba3 	bl	800123c <ADC_Select_Current>
			batValue.current = Get_ADC_Current(Get_ADC_Value());
 8001af6:	f7ff fc21 	bl	800133c <Get_ADC_Value>
 8001afa:	4603      	mov	r3, r0
 8001afc:	ee07 3a90 	vmov	s15, r3
 8001b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b04:	eeb0 0a67 	vmov.f32	s0, s15
 8001b08:	f7ff fd16 	bl	8001538 <Get_ADC_Current>
 8001b0c:	eef0 7a40 	vmov.f32	s15, s0
 8001b10:	4b5d      	ldr	r3, [pc, #372]	; (8001c88 <main+0x22c>)
 8001b12:	edc3 7a01 	vstr	s15, [r3, #4]
			sprintf((char*) usart.tx_data, "%d,%1.3f,%1.3f,%1.3f\n",
 8001b16:	4b56      	ldr	r3, [pc, #344]	; (8001c70 <main+0x214>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	461e      	mov	r6, r3
					relayStatus, batValue.voltage, batValue.current,
 8001b1c:	4b5a      	ldr	r3, [pc, #360]	; (8001c88 <main+0x22c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
			sprintf((char*) usart.tx_data, "%d,%1.3f,%1.3f,%1.3f\n",
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fd29 	bl	8000578 <__aeabi_f2d>
 8001b26:	4604      	mov	r4, r0
 8001b28:	460d      	mov	r5, r1
					relayStatus, batValue.voltage, batValue.current,
 8001b2a:	4b57      	ldr	r3, [pc, #348]	; (8001c88 <main+0x22c>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
			sprintf((char*) usart.tx_data, "%d,%1.3f,%1.3f,%1.3f\n",
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7fe fd22 	bl	8000578 <__aeabi_f2d>
 8001b34:	4b54      	ldr	r3, [pc, #336]	; (8001c88 <main+0x22c>)
 8001b36:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001b3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001b3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b42:	e9cd 4500 	strd	r4, r5, [sp]
 8001b46:	4632      	mov	r2, r6
 8001b48:	4950      	ldr	r1, [pc, #320]	; (8001c8c <main+0x230>)
 8001b4a:	4851      	ldr	r0, [pc, #324]	; (8001c90 <main+0x234>)
 8001b4c:	f005 f9a4 	bl	8006e98 <siprintf>
					batValue.temp);
			break;
 8001b50:	e07a      	b.n	8001c48 <main+0x1ec>
		case false:
			ADC_Select_Temp();
 8001b52:	f7ff fb93 	bl	800127c <ADC_Select_Temp>
			batValue.temp = Get_ADC_Temp(Get_ADC_Value());
 8001b56:	f7ff fbf1 	bl	800133c <Get_ADC_Value>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fd47 	bl	80015f0 <Get_ADC_Temp>
 8001b62:	eeb0 7a40 	vmov.f32	s14, s0
 8001b66:	eef0 7a60 	vmov.f32	s15, s1
 8001b6a:	4b47      	ldr	r3, [pc, #284]	; (8001c88 <main+0x22c>)
 8001b6c:	ed83 7b02 	vstr	d7, [r3, #8]
			ADC_Select_Voltage();
 8001b70:	f7ff fba4 	bl	80012bc <ADC_Select_Voltage>
			adc_voltage_value[count] = Get_ADC_Value();
 8001b74:	4b47      	ldr	r3, [pc, #284]	; (8001c94 <main+0x238>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	461c      	mov	r4, r3
 8001b7a:	f7ff fbdf 	bl	800133c <Get_ADC_Value>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b45      	ldr	r3, [pc, #276]	; (8001c98 <main+0x23c>)
 8001b84:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			ADC_Select_Current();
 8001b88:	f7ff fb58 	bl	800123c <ADC_Select_Current>
			adc_current_value[count] = Get_ADC_Value();
 8001b8c:	4b41      	ldr	r3, [pc, #260]	; (8001c94 <main+0x238>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	461c      	mov	r4, r3
 8001b92:	f7ff fbd3 	bl	800133c <Get_ADC_Value>
 8001b96:	4603      	mov	r3, r0
 8001b98:	461a      	mov	r2, r3
 8001b9a:	4b40      	ldr	r3, [pc, #256]	; (8001c9c <main+0x240>)
 8001b9c:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			count++;
 8001ba0:	4b3c      	ldr	r3, [pc, #240]	; (8001c94 <main+0x238>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	b2da      	uxtb	r2, r3
 8001ba8:	4b3a      	ldr	r3, [pc, #232]	; (8001c94 <main+0x238>)
 8001baa:	701a      	strb	r2, [r3, #0]
			if (count == NOS) {
 8001bac:	4b39      	ldr	r3, [pc, #228]	; (8001c94 <main+0x238>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b64      	cmp	r3, #100	; 0x64
 8001bb2:	d105      	bne.n	8001bc0 <main+0x164>
				count = 0;
 8001bb4:	4b37      	ldr	r3, [pc, #220]	; (8001c94 <main+0x238>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]
				adc_buf = true;
 8001bba:	4b39      	ldr	r3, [pc, #228]	; (8001ca0 <main+0x244>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]
			}
			if (adc_buf == true) {
 8001bc0:	4b37      	ldr	r3, [pc, #220]	; (8001ca0 <main+0x244>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d038      	beq.n	8001c3a <main+0x1de>
				batValue.voltage = Get_ADC_Voltage(
 8001bc8:	4833      	ldr	r0, [pc, #204]	; (8001c98 <main+0x23c>)
 8001bca:	f7ff fbd5 	bl	8001378 <Get_ADC_MA_Vref>
 8001bce:	eef0 7a40 	vmov.f32	s15, s0
 8001bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8001bd6:	f7ff fc0b 	bl	80013f0 <Get_ADC_Voltage>
 8001bda:	eef0 7a40 	vmov.f32	s15, s0
 8001bde:	4b2a      	ldr	r3, [pc, #168]	; (8001c88 <main+0x22c>)
 8001be0:	edc3 7a00 	vstr	s15, [r3]
						Get_ADC_MA_Vref(adc_voltage_value));
				batValue.current = Get_ADC_Current(
 8001be4:	482d      	ldr	r0, [pc, #180]	; (8001c9c <main+0x240>)
 8001be6:	f7ff fbc7 	bl	8001378 <Get_ADC_MA_Vref>
 8001bea:	eef0 7a40 	vmov.f32	s15, s0
 8001bee:	eeb0 0a67 	vmov.f32	s0, s15
 8001bf2:	f7ff fca1 	bl	8001538 <Get_ADC_Current>
 8001bf6:	eef0 7a40 	vmov.f32	s15, s0
 8001bfa:	4b23      	ldr	r3, [pc, #140]	; (8001c88 <main+0x22c>)
 8001bfc:	edc3 7a01 	vstr	s15, [r3, #4]
						Get_ADC_MA_Vref(adc_current_value));
				sprintf((char*) usart.tx_data, "%d,%1.3f,%1.3f,%1.3f\n",
 8001c00:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <main+0x214>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	461e      	mov	r6, r3
						relayStatus, batValue.voltage, batValue.current,
 8001c06:	4b20      	ldr	r3, [pc, #128]	; (8001c88 <main+0x22c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
				sprintf((char*) usart.tx_data, "%d,%1.3f,%1.3f,%1.3f\n",
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7fe fcb4 	bl	8000578 <__aeabi_f2d>
 8001c10:	4604      	mov	r4, r0
 8001c12:	460d      	mov	r5, r1
						relayStatus, batValue.voltage, batValue.current,
 8001c14:	4b1c      	ldr	r3, [pc, #112]	; (8001c88 <main+0x22c>)
 8001c16:	685b      	ldr	r3, [r3, #4]
				sprintf((char*) usart.tx_data, "%d,%1.3f,%1.3f,%1.3f\n",
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7fe fcad 	bl	8000578 <__aeabi_f2d>
 8001c1e:	4b1a      	ldr	r3, [pc, #104]	; (8001c88 <main+0x22c>)
 8001c20:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001c24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001c2c:	e9cd 4500 	strd	r4, r5, [sp]
 8001c30:	4632      	mov	r2, r6
 8001c32:	4916      	ldr	r1, [pc, #88]	; (8001c8c <main+0x230>)
 8001c34:	4816      	ldr	r0, [pc, #88]	; (8001c90 <main+0x234>)
 8001c36:	f005 f92f 	bl	8006e98 <siprintf>
						batValue.temp);
			}
			if (falan) {
 8001c3a:	4b1a      	ldr	r3, [pc, #104]	; (8001ca4 <main+0x248>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <main+0x1ea>
				Calibration_ADC();
 8001c42:	f7ff fd4d 	bl	80016e0 <Calibration_ADC>
			}
			break;
 8001c46:	bf00      	nop

		}
		// END CODE OF READING ADC USING MOVING AVERAGE METHOD (WITHOUT DMA) //

		// UART RECEIVE DATA WHILE CODE //
		if (usart.received) {
 8001c48:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <main+0x234>)
 8001c4a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f43f af2a 	beq.w	8001aa8 <main+0x4c>
			UART_Cmd(usart.rx_data);
 8001c54:	4808      	ldr	r0, [pc, #32]	; (8001c78 <main+0x21c>)
 8001c56:	f7ff fe41 	bl	80018dc <UART_Cmd>
			Bat_Relay_Cmd(relayStatus);
 8001c5a:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <main+0x214>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fdd8 	bl	8001814 <Bat_Relay_Cmd>
			usart.received = false;
 8001c64:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <main+0x234>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		switch (dch_m2) {
 8001c6c:	e71c      	b.n	8001aa8 <main+0x4c>
 8001c6e:	bf00      	nop
 8001c70:	20000380 	.word	0x20000380
 8001c74:	2000024c 	.word	0x2000024c
 8001c78:	20000355 	.word	0x20000355
 8001c7c:	20000294 	.word	0x20000294
 8001c80:	200002dc 	.word	0x200002dc
 8001c84:	20000000 	.word	0x20000000
 8001c88:	20000370 	.word	0x20000370
 8001c8c:	0800ac18 	.word	0x0800ac18
 8001c90:	2000033c 	.word	0x2000033c
 8001c94:	20000383 	.word	0x20000383
 8001c98:	20000384 	.word	0x20000384
 8001c9c:	2000044c 	.word	0x2000044c
 8001ca0:	20000381 	.word	0x20000381
 8001ca4:	20000382 	.word	0x20000382

08001ca8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b094      	sub	sp, #80	; 0x50
 8001cac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001cae:	f107 0320 	add.w	r3, r7, #32
 8001cb2:	2230      	movs	r2, #48	; 0x30
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f005 f951 	bl	8006f5e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	4b28      	ldr	r3, [pc, #160]	; (8001d74 <SystemClock_Config+0xcc>)
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd4:	4a27      	ldr	r2, [pc, #156]	; (8001d74 <SystemClock_Config+0xcc>)
 8001cd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cda:	6413      	str	r3, [r2, #64]	; 0x40
 8001cdc:	4b25      	ldr	r3, [pc, #148]	; (8001d74 <SystemClock_Config+0xcc>)
 8001cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce4:	60bb      	str	r3, [r7, #8]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ce8:	2300      	movs	r3, #0
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	4b22      	ldr	r3, [pc, #136]	; (8001d78 <SystemClock_Config+0xd0>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001cf4:	4a20      	ldr	r2, [pc, #128]	; (8001d78 <SystemClock_Config+0xd0>)
 8001cf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cfa:	6013      	str	r3, [r2, #0]
 8001cfc:	4b1e      	ldr	r3, [pc, #120]	; (8001d78 <SystemClock_Config+0xd0>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d04:	607b      	str	r3, [r7, #4]
 8001d06:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d10:	2310      	movs	r3, #16
 8001d12:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d14:	2302      	movs	r3, #2
 8001d16:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001d1c:	2308      	movs	r3, #8
 8001d1e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 84;
 8001d20:	2354      	movs	r3, #84	; 0x54
 8001d22:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d24:	2302      	movs	r3, #2
 8001d26:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d28:	2304      	movs	r3, #4
 8001d2a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001d2c:	f107 0320 	add.w	r3, r7, #32
 8001d30:	4618      	mov	r0, r3
 8001d32:	f001 fec9 	bl	8003ac8 <HAL_RCC_OscConfig>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <SystemClock_Config+0x98>
		Error_Handler();
 8001d3c:	f000 f934 	bl	8001fa8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001d40:	230f      	movs	r3, #15
 8001d42:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d44:	2302      	movs	r3, #2
 8001d46:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d50:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001d56:	f107 030c 	add.w	r3, r7, #12
 8001d5a:	2102      	movs	r1, #2
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f002 f92b 	bl	8003fb8 <HAL_RCC_ClockConfig>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <SystemClock_Config+0xc4>
		Error_Handler();
 8001d68:	f000 f91e 	bl	8001fa8 <Error_Handler>
	}
}
 8001d6c:	bf00      	nop
 8001d6e:	3750      	adds	r7, #80	; 0x50
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40007000 	.word	0x40007000

08001d7c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ADC1_Init 1 */
	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001d80:	4b18      	ldr	r3, [pc, #96]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001d82:	4a19      	ldr	r2, [pc, #100]	; (8001de8 <MX_ADC1_Init+0x6c>)
 8001d84:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d86:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001d88:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d8c:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001d94:	4b13      	ldr	r3, [pc, #76]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001d96:	2201      	movs	r2, #1
 8001d98:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001d9a:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001da0:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001da8:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dae:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001db0:	4a0e      	ldr	r2, [pc, #56]	; (8001dec <MX_ADC1_Init+0x70>)
 8001db2:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001db4:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8001dba:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001dc0:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dc8:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001dca:	2201      	movs	r2, #1
 8001dcc:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001dce:	4805      	ldr	r0, [pc, #20]	; (8001de4 <MX_ADC1_Init+0x68>)
 8001dd0:	f000 fbe6 	bl	80025a0 <HAL_ADC_Init>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_ADC1_Init+0x62>
		Error_Handler();
 8001dda:	f000 f8e5 	bl	8001fa8 <Error_Handler>

	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000204 	.word	0x20000204
 8001de8:	40012000 	.word	0x40012000
 8001dec:	0f000001 	.word	0x0f000001

08001df0 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */
	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001df6:	f107 0308 	add.w	r3, r7, #8
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e04:	463b      	mov	r3, r7
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */
	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001e0c:	4b1e      	ldr	r3, [pc, #120]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e0e:	4a1f      	ldr	r2, [pc, #124]	; (8001e8c <MX_TIM1_Init+0x9c>)
 8001e10:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 42000 - 1;
 8001e12:	4b1d      	ldr	r3, [pc, #116]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e14:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001e18:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e1a:	4b1b      	ldr	r3, [pc, #108]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 2 - 1;
 8001e20:	4b19      	ldr	r3, [pc, #100]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e26:	4b18      	ldr	r3, [pc, #96]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001e2c:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e32:	4b15      	ldr	r3, [pc, #84]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e34:	2280      	movs	r2, #128	; 0x80
 8001e36:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001e38:	4813      	ldr	r0, [pc, #76]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e3a:	f002 fa9d 	bl	8004378 <HAL_TIM_Base_Init>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM1_Init+0x58>
		Error_Handler();
 8001e44:	f000 f8b0 	bl	8001fa8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e4c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001e4e:	f107 0308 	add.w	r3, r7, #8
 8001e52:	4619      	mov	r1, r3
 8001e54:	480c      	ldr	r0, [pc, #48]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e56:	f002 fc31 	bl	80046bc <HAL_TIM_ConfigClockSource>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM1_Init+0x74>
		Error_Handler();
 8001e60:	f000 f8a2 	bl	8001fa8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e64:	2320      	movs	r3, #32
 8001e66:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4805      	ldr	r0, [pc, #20]	; (8001e88 <MX_TIM1_Init+0x98>)
 8001e72:	f002 fe39 	bl	8004ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001e7c:	f000 f894 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */
	/* USER CODE END TIM1_Init 2 */

}
 8001e80:	bf00      	nop
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	2000024c 	.word	0x2000024c
 8001e8c:	40010000 	.word	0x40010000

08001e90 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_Init 0 */
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */
	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001e94:	4b10      	ldr	r3, [pc, #64]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001e96:	4a11      	ldr	r2, [pc, #68]	; (8001edc <MX_USART1_UART_Init+0x4c>)
 8001e98:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 2000000;
 8001e9a:	4b0f      	ldr	r3, [pc, #60]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001e9c:	4a10      	ldr	r2, [pc, #64]	; (8001ee0 <MX_USART1_UART_Init+0x50>)
 8001e9e:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ea0:	4b0d      	ldr	r3, [pc, #52]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001ea6:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001eac:	4b0a      	ldr	r3, [pc, #40]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001eb2:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001eb4:	220c      	movs	r2, #12
 8001eb6:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb8:	4b07      	ldr	r3, [pc, #28]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001ec4:	4804      	ldr	r0, [pc, #16]	; (8001ed8 <MX_USART1_UART_Init+0x48>)
 8001ec6:	f002 fe91 	bl	8004bec <HAL_UART_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_USART1_UART_Init+0x44>
		Error_Handler();
 8001ed0:	f000 f86a 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */
	/* USER CODE END USART1_Init 2 */

}
 8001ed4:	bf00      	nop
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000294 	.word	0x20000294
 8001edc:	40011000 	.word	0x40011000
 8001ee0:	001e8480 	.word	0x001e8480

08001ee4 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	607b      	str	r3, [r7, #4]
 8001eee:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <MX_DMA_Init+0x3c>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	4a0b      	ldr	r2, [pc, #44]	; (8001f20 <MX_DMA_Init+0x3c>)
 8001ef4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <MX_DMA_Init+0x3c>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f02:	607b      	str	r3, [r7, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2100      	movs	r1, #0
 8001f0a:	203a      	movs	r0, #58	; 0x3a
 8001f0c:	f001 f805 	bl	8002f1a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001f10:	203a      	movs	r0, #58	; 0x3a
 8001f12:	f001 f81e 	bl	8002f52 <HAL_NVIC_EnableIRQ>

}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800

08001f24 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b088      	sub	sp, #32
 8001f28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001f2a:	f107 030c 	add.w	r3, r7, #12
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	60da      	str	r2, [r3, #12]
 8001f38:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	4b18      	ldr	r3, [pc, #96]	; (8001fa0 <MX_GPIO_Init+0x7c>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a17      	ldr	r2, [pc, #92]	; (8001fa0 <MX_GPIO_Init+0x7c>)
 8001f44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b15      	ldr	r3, [pc, #84]	; (8001fa0 <MX_GPIO_Init+0x7c>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	4b11      	ldr	r3, [pc, #68]	; (8001fa0 <MX_GPIO_Init+0x7c>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	4a10      	ldr	r2, [pc, #64]	; (8001fa0 <MX_GPIO_Init+0x7c>)
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	6313      	str	r3, [r2, #48]	; 0x30
 8001f66:	4b0e      	ldr	r3, [pc, #56]	; (8001fa0 <MX_GPIO_Init+0x7c>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	607b      	str	r3, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, RELAY_1_Pin | RELAY_2_Pin, GPIO_PIN_RESET);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2130      	movs	r1, #48	; 0x30
 8001f76:	480b      	ldr	r0, [pc, #44]	; (8001fa4 <MX_GPIO_Init+0x80>)
 8001f78:	f001 fd8c 	bl	8003a94 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : RELAY_1_Pin RELAY_2_Pin */
	GPIO_InitStruct.Pin = RELAY_1_Pin | RELAY_2_Pin;
 8001f7c:	2330      	movs	r3, #48	; 0x30
 8001f7e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f80:	2301      	movs	r3, #1
 8001f82:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8c:	f107 030c 	add.w	r3, r7, #12
 8001f90:	4619      	mov	r1, r3
 8001f92:	4804      	ldr	r0, [pc, #16]	; (8001fa4 <MX_GPIO_Init+0x80>)
 8001f94:	f001 fbfa 	bl	800378c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001f98:	bf00      	nop
 8001f9a:	3720      	adds	r7, #32
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40020000 	.word	0x40020000

08001fa8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fac:	b672      	cpsid	i
}
 8001fae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001fb0:	e7fe      	b.n	8001fb0 <Error_Handler+0x8>
	...

08001fb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	607b      	str	r3, [r7, #4]
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <HAL_MspInit+0x4c>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc2:	4a0f      	ldr	r2, [pc, #60]	; (8002000 <HAL_MspInit+0x4c>)
 8001fc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fca:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <HAL_MspInit+0x4c>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	603b      	str	r3, [r7, #0]
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <HAL_MspInit+0x4c>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	4a08      	ldr	r2, [pc, #32]	; (8002000 <HAL_MspInit+0x4c>)
 8001fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fe6:	4b06      	ldr	r3, [pc, #24]	; (8002000 <HAL_MspInit+0x4c>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800

08002004 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08a      	sub	sp, #40	; 0x28
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200c:	f107 0314 	add.w	r3, r7, #20
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
 800201a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a17      	ldr	r2, [pc, #92]	; (8002080 <HAL_ADC_MspInit+0x7c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d127      	bne.n	8002076 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]
 800202a:	4b16      	ldr	r3, [pc, #88]	; (8002084 <HAL_ADC_MspInit+0x80>)
 800202c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202e:	4a15      	ldr	r2, [pc, #84]	; (8002084 <HAL_ADC_MspInit+0x80>)
 8002030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002034:	6453      	str	r3, [r2, #68]	; 0x44
 8002036:	4b13      	ldr	r3, [pc, #76]	; (8002084 <HAL_ADC_MspInit+0x80>)
 8002038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800203e:	613b      	str	r3, [r7, #16]
 8002040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	4b0f      	ldr	r3, [pc, #60]	; (8002084 <HAL_ADC_MspInit+0x80>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	4a0e      	ldr	r2, [pc, #56]	; (8002084 <HAL_ADC_MspInit+0x80>)
 800204c:	f043 0301 	orr.w	r3, r3, #1
 8002050:	6313      	str	r3, [r2, #48]	; 0x30
 8002052:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <HAL_ADC_MspInit+0x80>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = BAT_C_Pin|BAT_TP_Pin|BAT_V_Pin;
 800205e:	2307      	movs	r3, #7
 8002060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002062:	2303      	movs	r3, #3
 8002064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206a:	f107 0314 	add.w	r3, r7, #20
 800206e:	4619      	mov	r1, r3
 8002070:	4805      	ldr	r0, [pc, #20]	; (8002088 <HAL_ADC_MspInit+0x84>)
 8002072:	f001 fb8b 	bl	800378c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002076:	bf00      	nop
 8002078:	3728      	adds	r7, #40	; 0x28
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40012000 	.word	0x40012000
 8002084:	40023800 	.word	0x40023800
 8002088:	40020000 	.word	0x40020000

0800208c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a0e      	ldr	r2, [pc, #56]	; (80020d4 <HAL_TIM_Base_MspInit+0x48>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d115      	bne.n	80020ca <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b0d      	ldr	r3, [pc, #52]	; (80020d8 <HAL_TIM_Base_MspInit+0x4c>)
 80020a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a6:	4a0c      	ldr	r2, [pc, #48]	; (80020d8 <HAL_TIM_Base_MspInit+0x4c>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	6453      	str	r3, [r2, #68]	; 0x44
 80020ae:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <HAL_TIM_Base_MspInit+0x4c>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2100      	movs	r1, #0
 80020be:	2019      	movs	r0, #25
 80020c0:	f000 ff2b 	bl	8002f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80020c4:	2019      	movs	r0, #25
 80020c6:	f000 ff44 	bl	8002f52 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40010000 	.word	0x40010000
 80020d8:	40023800 	.word	0x40023800

080020dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	; 0x28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a34      	ldr	r2, [pc, #208]	; (80021cc <HAL_UART_MspInit+0xf0>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d162      	bne.n	80021c4 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	4b33      	ldr	r3, [pc, #204]	; (80021d0 <HAL_UART_MspInit+0xf4>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002106:	4a32      	ldr	r2, [pc, #200]	; (80021d0 <HAL_UART_MspInit+0xf4>)
 8002108:	f043 0310 	orr.w	r3, r3, #16
 800210c:	6453      	str	r3, [r2, #68]	; 0x44
 800210e:	4b30      	ldr	r3, [pc, #192]	; (80021d0 <HAL_UART_MspInit+0xf4>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	f003 0310 	and.w	r3, r3, #16
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <HAL_UART_MspInit+0xf4>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4a2b      	ldr	r2, [pc, #172]	; (80021d0 <HAL_UART_MspInit+0xf4>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
 800212a:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <HAL_UART_MspInit+0xf4>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002136:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800213a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002148:	2307      	movs	r3, #7
 800214a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	4619      	mov	r1, r3
 8002152:	4820      	ldr	r0, [pc, #128]	; (80021d4 <HAL_UART_MspInit+0xf8>)
 8002154:	f001 fb1a 	bl	800378c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 800215a:	4a20      	ldr	r2, [pc, #128]	; (80021dc <HAL_UART_MspInit+0x100>)
 800215c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800215e:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 8002160:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002164:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002166:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800216c:	4b1a      	ldr	r3, [pc, #104]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 800216e:	2200      	movs	r2, #0
 8002170:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002172:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 8002174:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002178:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800217a:	4b17      	ldr	r3, [pc, #92]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 800217c:	2200      	movs	r2, #0
 800217e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002180:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 8002182:	2200      	movs	r2, #0
 8002184:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002186:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 8002188:	2200      	movs	r2, #0
 800218a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800218c:	4b12      	ldr	r3, [pc, #72]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 800218e:	2200      	movs	r2, #0
 8002190:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002192:	4b11      	ldr	r3, [pc, #68]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 8002194:	2200      	movs	r2, #0
 8002196:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002198:	480f      	ldr	r0, [pc, #60]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 800219a:	f000 fef5 	bl	8002f88 <HAL_DMA_Init>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80021a4:	f7ff ff00 	bl	8001fa8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a0b      	ldr	r2, [pc, #44]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 80021ac:	63da      	str	r2, [r3, #60]	; 0x3c
 80021ae:	4a0a      	ldr	r2, [pc, #40]	; (80021d8 <HAL_UART_MspInit+0xfc>)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80021b4:	2200      	movs	r2, #0
 80021b6:	2100      	movs	r1, #0
 80021b8:	2025      	movs	r0, #37	; 0x25
 80021ba:	f000 feae 	bl	8002f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021be:	2025      	movs	r0, #37	; 0x25
 80021c0:	f000 fec7 	bl	8002f52 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80021c4:	bf00      	nop
 80021c6:	3728      	adds	r7, #40	; 0x28
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40011000 	.word	0x40011000
 80021d0:	40023800 	.word	0x40023800
 80021d4:	40020000 	.word	0x40020000
 80021d8:	200002dc 	.word	0x200002dc
 80021dc:	40026440 	.word	0x40026440

080021e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021e4:	e7fe      	b.n	80021e4 <NMI_Handler+0x4>

080021e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021e6:	b480      	push	{r7}
 80021e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021ea:	e7fe      	b.n	80021ea <HardFault_Handler+0x4>

080021ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021f0:	e7fe      	b.n	80021f0 <MemManage_Handler+0x4>

080021f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021f2:	b480      	push	{r7}
 80021f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021f6:	e7fe      	b.n	80021f6 <BusFault_Handler+0x4>

080021f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021fc:	e7fe      	b.n	80021fc <UsageFault_Handler+0x4>

080021fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021fe:	b480      	push	{r7}
 8002200:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800221a:	b480      	push	{r7}
 800221c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800222c:	f000 f974 	bl	8002518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}

08002234 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002238:	4802      	ldr	r0, [pc, #8]	; (8002244 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800223a:	f002 f94f 	bl	80044dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	2000024c 	.word	0x2000024c

08002248 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800224c:	4802      	ldr	r0, [pc, #8]	; (8002258 <USART1_IRQHandler+0x10>)
 800224e:	f002 fe05 	bl	8004e5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000294 	.word	0x20000294

0800225c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002260:	4802      	ldr	r0, [pc, #8]	; (800226c <DMA2_Stream2_IRQHandler+0x10>)
 8002262:	f001 f829 	bl	80032b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002266:	bf00      	nop
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	200002dc 	.word	0x200002dc

08002270 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return 1;
 8002274:	2301      	movs	r3, #1
}
 8002276:	4618      	mov	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <_kill>:

int _kill(int pid, int sig)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800228a:	f004 febb 	bl	8007004 <__errno>
 800228e:	4603      	mov	r3, r0
 8002290:	2216      	movs	r2, #22
 8002292:	601a      	str	r2, [r3, #0]
  return -1;
 8002294:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <_exit>:

void _exit (int status)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022a8:	f04f 31ff 	mov.w	r1, #4294967295
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ffe7 	bl	8002280 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022b2:	e7fe      	b.n	80022b2 <_exit+0x12>

080022b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c0:	2300      	movs	r3, #0
 80022c2:	617b      	str	r3, [r7, #20]
 80022c4:	e00a      	b.n	80022dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022c6:	f3af 8000 	nop.w
 80022ca:	4601      	mov	r1, r0
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	1c5a      	adds	r2, r3, #1
 80022d0:	60ba      	str	r2, [r7, #8]
 80022d2:	b2ca      	uxtb	r2, r1
 80022d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	3301      	adds	r3, #1
 80022da:	617b      	str	r3, [r7, #20]
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	dbf0      	blt.n	80022c6 <_read+0x12>
  }

  return len;
 80022e4:	687b      	ldr	r3, [r7, #4]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b086      	sub	sp, #24
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	60f8      	str	r0, [r7, #12]
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022fa:	2300      	movs	r3, #0
 80022fc:	617b      	str	r3, [r7, #20]
 80022fe:	e009      	b.n	8002314 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	1c5a      	adds	r2, r3, #1
 8002304:	60ba      	str	r2, [r7, #8]
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	4618      	mov	r0, r3
 800230a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	3301      	adds	r3, #1
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	429a      	cmp	r2, r3
 800231a:	dbf1      	blt.n	8002300 <_write+0x12>
  }
  return len;
 800231c:	687b      	ldr	r3, [r7, #4]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <_close>:

int _close(int file)
{
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800232e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002332:	4618      	mov	r0, r3
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800233e:	b480      	push	{r7}
 8002340:	b083      	sub	sp, #12
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
 8002346:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800234e:	605a      	str	r2, [r3, #4]
  return 0;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr

0800235e <_isatty>:

int _isatty(int file)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002366:	2301      	movs	r3, #1
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
	...

08002390 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002398:	4a14      	ldr	r2, [pc, #80]	; (80023ec <_sbrk+0x5c>)
 800239a:	4b15      	ldr	r3, [pc, #84]	; (80023f0 <_sbrk+0x60>)
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023a4:	4b13      	ldr	r3, [pc, #76]	; (80023f4 <_sbrk+0x64>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d102      	bne.n	80023b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023ac:	4b11      	ldr	r3, [pc, #68]	; (80023f4 <_sbrk+0x64>)
 80023ae:	4a12      	ldr	r2, [pc, #72]	; (80023f8 <_sbrk+0x68>)
 80023b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023b2:	4b10      	ldr	r3, [pc, #64]	; (80023f4 <_sbrk+0x64>)
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4413      	add	r3, r2
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d207      	bcs.n	80023d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023c0:	f004 fe20 	bl	8007004 <__errno>
 80023c4:	4603      	mov	r3, r0
 80023c6:	220c      	movs	r2, #12
 80023c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ca:	f04f 33ff 	mov.w	r3, #4294967295
 80023ce:	e009      	b.n	80023e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023d0:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <_sbrk+0x64>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023d6:	4b07      	ldr	r3, [pc, #28]	; (80023f4 <_sbrk+0x64>)
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4413      	add	r3, r2
 80023de:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <_sbrk+0x64>)
 80023e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023e2:	68fb      	ldr	r3, [r7, #12]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20010000 	.word	0x20010000
 80023f0:	00000400 	.word	0x00000400
 80023f4:	200006a4 	.word	0x200006a4
 80023f8:	200007f8 	.word	0x200007f8

080023fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002400:	4b06      	ldr	r3, [pc, #24]	; (800241c <SystemInit+0x20>)
 8002402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002406:	4a05      	ldr	r2, [pc, #20]	; (800241c <SystemInit+0x20>)
 8002408:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800240c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002420:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002458 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002424:	f7ff ffea 	bl	80023fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002428:	480c      	ldr	r0, [pc, #48]	; (800245c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800242a:	490d      	ldr	r1, [pc, #52]	; (8002460 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800242c:	4a0d      	ldr	r2, [pc, #52]	; (8002464 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800242e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002430:	e002      	b.n	8002438 <LoopCopyDataInit>

08002432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002436:	3304      	adds	r3, #4

08002438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800243a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800243c:	d3f9      	bcc.n	8002432 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800243e:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002440:	4c0a      	ldr	r4, [pc, #40]	; (800246c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002444:	e001      	b.n	800244a <LoopFillZerobss>

08002446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002448:	3204      	adds	r2, #4

0800244a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800244a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800244c:	d3fb      	bcc.n	8002446 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800244e:	f004 fddf 	bl	8007010 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002452:	f7ff fb03 	bl	8001a5c <main>
  bx  lr    
 8002456:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002458:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800245c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002460:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002464:	0800b088 	.word	0x0800b088
  ldr r2, =_sbss
 8002468:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800246c:	200007f8 	.word	0x200007f8

08002470 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002470:	e7fe      	b.n	8002470 <ADC_IRQHandler>
	...

08002474 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002478:	4b0e      	ldr	r3, [pc, #56]	; (80024b4 <HAL_Init+0x40>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0d      	ldr	r2, [pc, #52]	; (80024b4 <HAL_Init+0x40>)
 800247e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002482:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002484:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <HAL_Init+0x40>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a0a      	ldr	r2, [pc, #40]	; (80024b4 <HAL_Init+0x40>)
 800248a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800248e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002490:	4b08      	ldr	r3, [pc, #32]	; (80024b4 <HAL_Init+0x40>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a07      	ldr	r2, [pc, #28]	; (80024b4 <HAL_Init+0x40>)
 8002496:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800249a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800249c:	2003      	movs	r0, #3
 800249e:	f000 fd31 	bl	8002f04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024a2:	200f      	movs	r0, #15
 80024a4:	f000 f808 	bl	80024b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024a8:	f7ff fd84 	bl	8001fb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40023c00 	.word	0x40023c00

080024b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024c0:	4b12      	ldr	r3, [pc, #72]	; (800250c <HAL_InitTick+0x54>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4b12      	ldr	r3, [pc, #72]	; (8002510 <HAL_InitTick+0x58>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	4619      	mov	r1, r3
 80024ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80024d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 fd49 	bl	8002f6e <HAL_SYSTICK_Config>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e00e      	b.n	8002504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2b0f      	cmp	r3, #15
 80024ea:	d80a      	bhi.n	8002502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ec:	2200      	movs	r2, #0
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	f04f 30ff 	mov.w	r0, #4294967295
 80024f4:	f000 fd11 	bl	8002f1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024f8:	4a06      	ldr	r2, [pc, #24]	; (8002514 <HAL_InitTick+0x5c>)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	e000      	b.n	8002504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
}
 8002504:	4618      	mov	r0, r3
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	20000010 	.word	0x20000010
 8002510:	20000018 	.word	0x20000018
 8002514:	20000014 	.word	0x20000014

08002518 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800251c:	4b06      	ldr	r3, [pc, #24]	; (8002538 <HAL_IncTick+0x20>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	4b06      	ldr	r3, [pc, #24]	; (800253c <HAL_IncTick+0x24>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4413      	add	r3, r2
 8002528:	4a04      	ldr	r2, [pc, #16]	; (800253c <HAL_IncTick+0x24>)
 800252a:	6013      	str	r3, [r2, #0]
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	20000018 	.word	0x20000018
 800253c:	200006a8 	.word	0x200006a8

08002540 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return uwTick;
 8002544:	4b03      	ldr	r3, [pc, #12]	; (8002554 <HAL_GetTick+0x14>)
 8002546:	681b      	ldr	r3, [r3, #0]
}
 8002548:	4618      	mov	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	200006a8 	.word	0x200006a8

08002558 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002560:	f7ff ffee 	bl	8002540 <HAL_GetTick>
 8002564:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002570:	d005      	beq.n	800257e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002572:	4b0a      	ldr	r3, [pc, #40]	; (800259c <HAL_Delay+0x44>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	461a      	mov	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4413      	add	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800257e:	bf00      	nop
 8002580:	f7ff ffde 	bl	8002540 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	429a      	cmp	r2, r3
 800258e:	d8f7      	bhi.n	8002580 <HAL_Delay+0x28>
  {
  }
}
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000018 	.word	0x20000018

080025a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e033      	b.n	800261e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d109      	bne.n	80025d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7ff fd20 	bl	8002004 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	f003 0310 	and.w	r3, r3, #16
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d118      	bne.n	8002610 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025e6:	f023 0302 	bic.w	r3, r3, #2
 80025ea:	f043 0202 	orr.w	r2, r3, #2
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 faba 	bl	8002b6c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	f023 0303 	bic.w	r3, r3, #3
 8002606:	f043 0201 	orr.w	r2, r3, #1
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	641a      	str	r2, [r3, #64]	; 0x40
 800260e:	e001      	b.n	8002614 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800261c:	7bfb      	ldrb	r3, [r7, #15]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
	...

08002628 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002630:	2300      	movs	r3, #0
 8002632:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800263a:	2b01      	cmp	r3, #1
 800263c:	d101      	bne.n	8002642 <HAL_ADC_Start+0x1a>
 800263e:	2302      	movs	r3, #2
 8002640:	e097      	b.n	8002772 <HAL_ADC_Start+0x14a>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2201      	movs	r2, #1
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	2b01      	cmp	r3, #1
 8002656:	d018      	beq.n	800268a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f042 0201 	orr.w	r2, r2, #1
 8002666:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002668:	4b45      	ldr	r3, [pc, #276]	; (8002780 <HAL_ADC_Start+0x158>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a45      	ldr	r2, [pc, #276]	; (8002784 <HAL_ADC_Start+0x15c>)
 800266e:	fba2 2303 	umull	r2, r3, r2, r3
 8002672:	0c9a      	lsrs	r2, r3, #18
 8002674:	4613      	mov	r3, r2
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	4413      	add	r3, r2
 800267a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800267c:	e002      	b.n	8002684 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	3b01      	subs	r3, #1
 8002682:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f9      	bne.n	800267e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f003 0301 	and.w	r3, r3, #1
 8002694:	2b01      	cmp	r3, #1
 8002696:	d15f      	bne.n	8002758 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80026a0:	f023 0301 	bic.w	r3, r3, #1
 80026a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d007      	beq.n	80026ca <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026d6:	d106      	bne.n	80026e6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026dc:	f023 0206 	bic.w	r2, r3, #6
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	645a      	str	r2, [r3, #68]	; 0x44
 80026e4:	e002      	b.n	80026ec <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026f4:	4b24      	ldr	r3, [pc, #144]	; (8002788 <HAL_ADC_Start+0x160>)
 80026f6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002700:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f003 031f 	and.w	r3, r3, #31
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10f      	bne.n	800272e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d129      	bne.n	8002770 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	e020      	b.n	8002770 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a16      	ldr	r2, [pc, #88]	; (800278c <HAL_ADC_Start+0x164>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d11b      	bne.n	8002770 <HAL_ADC_Start+0x148>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d114      	bne.n	8002770 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002754:	609a      	str	r2, [r3, #8]
 8002756:	e00b      	b.n	8002770 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	f043 0210 	orr.w	r2, r3, #16
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002768:	f043 0201 	orr.w	r2, r3, #1
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000010 	.word	0x20000010
 8002784:	431bde83 	.word	0x431bde83
 8002788:	40012300 	.word	0x40012300
 800278c:	40012000 	.word	0x40012000

08002790 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d101      	bne.n	80027a6 <HAL_ADC_Stop+0x16>
 80027a2:	2302      	movs	r3, #2
 80027a4:	e021      	b.n	80027ea <HAL_ADC_Stop+0x5a>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 0201 	bic.w	r2, r2, #1
 80027bc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d109      	bne.n	80027e0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027d4:	f023 0301 	bic.w	r3, r3, #1
 80027d8:	f043 0201 	orr.w	r2, r3, #1
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
 80027fe:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002800:	2300      	movs	r3, #0
 8002802:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800280e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002812:	d113      	bne.n	800283c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800281e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002822:	d10b      	bne.n	800283c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002828:	f043 0220 	orr.w	r2, r3, #32
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e063      	b.n	8002904 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800283c:	f7ff fe80 	bl	8002540 <HAL_GetTick>
 8002840:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002842:	e021      	b.n	8002888 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800284a:	d01d      	beq.n	8002888 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d007      	beq.n	8002862 <HAL_ADC_PollForConversion+0x6c>
 8002852:	f7ff fe75 	bl	8002540 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	429a      	cmp	r2, r3
 8002860:	d212      	bcs.n	8002888 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b02      	cmp	r3, #2
 800286e:	d00b      	beq.n	8002888 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002874:	f043 0204 	orr.w	r2, r3, #4
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e03d      	b.n	8002904 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b02      	cmp	r3, #2
 8002894:	d1d6      	bne.n	8002844 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f06f 0212 	mvn.w	r2, #18
 800289e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d123      	bne.n	8002902 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d11f      	bne.n	8002902 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d006      	beq.n	80028de <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d111      	bne.n	8002902 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d105      	bne.n	8002902 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f043 0201 	orr.w	r2, r3, #1
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3710      	adds	r7, #16
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800291a:	4618      	mov	r0, r3
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
	...

08002928 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002932:	2300      	movs	r3, #0
 8002934:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800293c:	2b01      	cmp	r3, #1
 800293e:	d101      	bne.n	8002944 <HAL_ADC_ConfigChannel+0x1c>
 8002940:	2302      	movs	r3, #2
 8002942:	e105      	b.n	8002b50 <HAL_ADC_ConfigChannel+0x228>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b09      	cmp	r3, #9
 8002952:	d925      	bls.n	80029a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68d9      	ldr	r1, [r3, #12]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	b29b      	uxth	r3, r3
 8002960:	461a      	mov	r2, r3
 8002962:	4613      	mov	r3, r2
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	4413      	add	r3, r2
 8002968:	3b1e      	subs	r3, #30
 800296a:	2207      	movs	r2, #7
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	43da      	mvns	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	400a      	ands	r2, r1
 8002978:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68d9      	ldr	r1, [r3, #12]
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	b29b      	uxth	r3, r3
 800298a:	4618      	mov	r0, r3
 800298c:	4603      	mov	r3, r0
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	4403      	add	r3, r0
 8002992:	3b1e      	subs	r3, #30
 8002994:	409a      	lsls	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	60da      	str	r2, [r3, #12]
 800299e:	e022      	b.n	80029e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6919      	ldr	r1, [r3, #16]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	461a      	mov	r2, r3
 80029ae:	4613      	mov	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	4413      	add	r3, r2
 80029b4:	2207      	movs	r2, #7
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	43da      	mvns	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	400a      	ands	r2, r1
 80029c2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6919      	ldr	r1, [r3, #16]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	4618      	mov	r0, r3
 80029d6:	4603      	mov	r3, r0
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	4403      	add	r3, r0
 80029dc:	409a      	lsls	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b06      	cmp	r3, #6
 80029ec:	d824      	bhi.n	8002a38 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	3b05      	subs	r3, #5
 8002a00:	221f      	movs	r2, #31
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43da      	mvns	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	400a      	ands	r2, r1
 8002a0e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685a      	ldr	r2, [r3, #4]
 8002a22:	4613      	mov	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	3b05      	subs	r3, #5
 8002a2a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	635a      	str	r2, [r3, #52]	; 0x34
 8002a36:	e04c      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	2b0c      	cmp	r3, #12
 8002a3e:	d824      	bhi.n	8002a8a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	3b23      	subs	r3, #35	; 0x23
 8002a52:	221f      	movs	r2, #31
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	43da      	mvns	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	400a      	ands	r2, r1
 8002a60:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	4618      	mov	r0, r3
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	4613      	mov	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	4413      	add	r3, r2
 8002a7a:	3b23      	subs	r3, #35	; 0x23
 8002a7c:	fa00 f203 	lsl.w	r2, r0, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	631a      	str	r2, [r3, #48]	; 0x30
 8002a88:	e023      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	4613      	mov	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	3b41      	subs	r3, #65	; 0x41
 8002a9c:	221f      	movs	r2, #31
 8002a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa2:	43da      	mvns	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	400a      	ands	r2, r1
 8002aaa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	4618      	mov	r0, r3
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	4413      	add	r3, r2
 8002ac4:	3b41      	subs	r3, #65	; 0x41
 8002ac6:	fa00 f203 	lsl.w	r2, r0, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	430a      	orrs	r2, r1
 8002ad0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ad2:	4b22      	ldr	r3, [pc, #136]	; (8002b5c <HAL_ADC_ConfigChannel+0x234>)
 8002ad4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a21      	ldr	r2, [pc, #132]	; (8002b60 <HAL_ADC_ConfigChannel+0x238>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d109      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x1cc>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b12      	cmp	r3, #18
 8002ae6:	d105      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a19      	ldr	r2, [pc, #100]	; (8002b60 <HAL_ADC_ConfigChannel+0x238>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d123      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0x21e>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2b10      	cmp	r3, #16
 8002b04:	d003      	beq.n	8002b0e <HAL_ADC_ConfigChannel+0x1e6>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2b11      	cmp	r3, #17
 8002b0c:	d11b      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2b10      	cmp	r3, #16
 8002b20:	d111      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b22:	4b10      	ldr	r3, [pc, #64]	; (8002b64 <HAL_ADC_ConfigChannel+0x23c>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a10      	ldr	r2, [pc, #64]	; (8002b68 <HAL_ADC_ConfigChannel+0x240>)
 8002b28:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2c:	0c9a      	lsrs	r2, r3, #18
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002b38:	e002      	b.n	8002b40 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f9      	bne.n	8002b3a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3714      	adds	r7, #20
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr
 8002b5c:	40012300 	.word	0x40012300
 8002b60:	40012000 	.word	0x40012000
 8002b64:	20000010 	.word	0x20000010
 8002b68:	431bde83 	.word	0x431bde83

08002b6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b74:	4b79      	ldr	r3, [pc, #484]	; (8002d5c <ADC_Init+0x1f0>)
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ba0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6859      	ldr	r1, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	021a      	lsls	r2, r3, #8
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002bc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6859      	ldr	r1, [r3, #4]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689a      	ldr	r2, [r3, #8]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002be6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6899      	ldr	r1, [r3, #8]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68da      	ldr	r2, [r3, #12]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfe:	4a58      	ldr	r2, [pc, #352]	; (8002d60 <ADC_Init+0x1f4>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d022      	beq.n	8002c4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6899      	ldr	r1, [r3, #8]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6899      	ldr	r1, [r3, #8]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	609a      	str	r2, [r3, #8]
 8002c48:	e00f      	b.n	8002c6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c68:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	689a      	ldr	r2, [r3, #8]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 0202 	bic.w	r2, r2, #2
 8002c78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	6899      	ldr	r1, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	7e1b      	ldrb	r3, [r3, #24]
 8002c84:	005a      	lsls	r2, r3, #1
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d01b      	beq.n	8002cd0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	685a      	ldr	r2, [r3, #4]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ca6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002cb6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6859      	ldr	r1, [r3, #4]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	035a      	lsls	r2, r3, #13
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	605a      	str	r2, [r3, #4]
 8002cce:	e007      	b.n	8002ce0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cde:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002cee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	051a      	lsls	r2, r3, #20
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6899      	ldr	r1, [r3, #8]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d22:	025a      	lsls	r2, r3, #9
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6899      	ldr	r1, [r3, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	029a      	lsls	r2, r3, #10
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	609a      	str	r2, [r3, #8]
}
 8002d50:	bf00      	nop
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	40012300 	.word	0x40012300
 8002d60:	0f000001 	.word	0x0f000001

08002d64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f003 0307 	and.w	r3, r3, #7
 8002d72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d74:	4b0c      	ldr	r3, [pc, #48]	; (8002da8 <__NVIC_SetPriorityGrouping+0x44>)
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d80:	4013      	ands	r3, r2
 8002d82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d96:	4a04      	ldr	r2, [pc, #16]	; (8002da8 <__NVIC_SetPriorityGrouping+0x44>)
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	60d3      	str	r3, [r2, #12]
}
 8002d9c:	bf00      	nop
 8002d9e:	3714      	adds	r7, #20
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	e000ed00 	.word	0xe000ed00

08002dac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002db0:	4b04      	ldr	r3, [pc, #16]	; (8002dc4 <__NVIC_GetPriorityGrouping+0x18>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	0a1b      	lsrs	r3, r3, #8
 8002db6:	f003 0307 	and.w	r3, r3, #7
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	db0b      	blt.n	8002df2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dda:	79fb      	ldrb	r3, [r7, #7]
 8002ddc:	f003 021f 	and.w	r2, r3, #31
 8002de0:	4907      	ldr	r1, [pc, #28]	; (8002e00 <__NVIC_EnableIRQ+0x38>)
 8002de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de6:	095b      	lsrs	r3, r3, #5
 8002de8:	2001      	movs	r0, #1
 8002dea:	fa00 f202 	lsl.w	r2, r0, r2
 8002dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	e000e100 	.word	0xe000e100

08002e04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	6039      	str	r1, [r7, #0]
 8002e0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	db0a      	blt.n	8002e2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	b2da      	uxtb	r2, r3
 8002e1c:	490c      	ldr	r1, [pc, #48]	; (8002e50 <__NVIC_SetPriority+0x4c>)
 8002e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e22:	0112      	lsls	r2, r2, #4
 8002e24:	b2d2      	uxtb	r2, r2
 8002e26:	440b      	add	r3, r1
 8002e28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e2c:	e00a      	b.n	8002e44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	4908      	ldr	r1, [pc, #32]	; (8002e54 <__NVIC_SetPriority+0x50>)
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	3b04      	subs	r3, #4
 8002e3c:	0112      	lsls	r2, r2, #4
 8002e3e:	b2d2      	uxtb	r2, r2
 8002e40:	440b      	add	r3, r1
 8002e42:	761a      	strb	r2, [r3, #24]
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	e000e100 	.word	0xe000e100
 8002e54:	e000ed00 	.word	0xe000ed00

08002e58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b089      	sub	sp, #36	; 0x24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	f1c3 0307 	rsb	r3, r3, #7
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	bf28      	it	cs
 8002e76:	2304      	movcs	r3, #4
 8002e78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	2b06      	cmp	r3, #6
 8002e80:	d902      	bls.n	8002e88 <NVIC_EncodePriority+0x30>
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	3b03      	subs	r3, #3
 8002e86:	e000      	b.n	8002e8a <NVIC_EncodePriority+0x32>
 8002e88:	2300      	movs	r3, #0
 8002e8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	43da      	mvns	r2, r3
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	401a      	ands	r2, r3
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ea0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eaa:	43d9      	mvns	r1, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb0:	4313      	orrs	r3, r2
         );
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3724      	adds	r7, #36	; 0x24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
	...

08002ec0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ed0:	d301      	bcc.n	8002ed6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e00f      	b.n	8002ef6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	; (8002f00 <SysTick_Config+0x40>)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	3b01      	subs	r3, #1
 8002edc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ede:	210f      	movs	r1, #15
 8002ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee4:	f7ff ff8e 	bl	8002e04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ee8:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <SysTick_Config+0x40>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eee:	4b04      	ldr	r3, [pc, #16]	; (8002f00 <SysTick_Config+0x40>)
 8002ef0:	2207      	movs	r2, #7
 8002ef2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	e000e010 	.word	0xe000e010

08002f04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f7ff ff29 	bl	8002d64 <__NVIC_SetPriorityGrouping>
}
 8002f12:	bf00      	nop
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b086      	sub	sp, #24
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	4603      	mov	r3, r0
 8002f22:	60b9      	str	r1, [r7, #8]
 8002f24:	607a      	str	r2, [r7, #4]
 8002f26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f2c:	f7ff ff3e 	bl	8002dac <__NVIC_GetPriorityGrouping>
 8002f30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	68b9      	ldr	r1, [r7, #8]
 8002f36:	6978      	ldr	r0, [r7, #20]
 8002f38:	f7ff ff8e 	bl	8002e58 <NVIC_EncodePriority>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f42:	4611      	mov	r1, r2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff ff5d 	bl	8002e04 <__NVIC_SetPriority>
}
 8002f4a:	bf00      	nop
 8002f4c:	3718      	adds	r7, #24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	4603      	mov	r3, r0
 8002f5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7ff ff31 	bl	8002dc8 <__NVIC_EnableIRQ>
}
 8002f66:	bf00      	nop
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b082      	sub	sp, #8
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f7ff ffa2 	bl	8002ec0 <SysTick_Config>
 8002f7c:	4603      	mov	r3, r0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f94:	f7ff fad4 	bl	8002540 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e099      	b.n	80030d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f022 0201 	bic.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fc4:	e00f      	b.n	8002fe6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fc6:	f7ff fabb 	bl	8002540 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b05      	cmp	r3, #5
 8002fd2:	d908      	bls.n	8002fe6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2203      	movs	r2, #3
 8002fde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e078      	b.n	80030d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1e8      	bne.n	8002fc6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ffc:	697a      	ldr	r2, [r7, #20]
 8002ffe:	4b38      	ldr	r3, [pc, #224]	; (80030e0 <HAL_DMA_Init+0x158>)
 8003000:	4013      	ands	r3, r2
 8003002:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003012:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800301e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800302a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	4313      	orrs	r3, r2
 8003036:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303c:	2b04      	cmp	r3, #4
 800303e:	d107      	bne.n	8003050 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003048:	4313      	orrs	r3, r2
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	f023 0307 	bic.w	r3, r3, #7
 8003066:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	4313      	orrs	r3, r2
 8003070:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003076:	2b04      	cmp	r3, #4
 8003078:	d117      	bne.n	80030aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	4313      	orrs	r3, r2
 8003082:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00e      	beq.n	80030aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 fb01 	bl	8003694 <DMA_CheckFifoParam>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d008      	beq.n	80030aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2240      	movs	r2, #64	; 0x40
 800309c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80030a6:	2301      	movs	r3, #1
 80030a8:	e016      	b.n	80030d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 fab8 	bl	8003628 <DMA_CalcBaseAndBitshift>
 80030b8:	4603      	mov	r3, r0
 80030ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c0:	223f      	movs	r2, #63	; 0x3f
 80030c2:	409a      	lsls	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	f010803f 	.word	0xf010803f

080030e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030f2:	2300      	movs	r3, #0
 80030f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_DMA_Start_IT+0x26>
 8003106:	2302      	movs	r3, #2
 8003108:	e040      	b.n	800318c <HAL_DMA_Start_IT+0xa8>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b01      	cmp	r3, #1
 800311c:	d12f      	bne.n	800317e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2202      	movs	r2, #2
 8003122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	68b9      	ldr	r1, [r7, #8]
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f000 fa4a 	bl	80035cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313c:	223f      	movs	r2, #63	; 0x3f
 800313e:	409a      	lsls	r2, r3
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f042 0216 	orr.w	r2, r2, #22
 8003152:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003158:	2b00      	cmp	r3, #0
 800315a:	d007      	beq.n	800316c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0208 	orr.w	r2, r2, #8
 800316a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	e005      	b.n	800318a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003186:	2302      	movs	r3, #2
 8003188:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800318a:	7dfb      	ldrb	r3, [r7, #23]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3718      	adds	r7, #24
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031a2:	f7ff f9cd 	bl	8002540 <HAL_GetTick>
 80031a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d008      	beq.n	80031c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2280      	movs	r2, #128	; 0x80
 80031b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e052      	b.n	800326c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0216 	bic.w	r2, r2, #22
 80031d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695a      	ldr	r2, [r3, #20]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d103      	bne.n	80031f6 <HAL_DMA_Abort+0x62>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d007      	beq.n	8003206 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0208 	bic.w	r2, r2, #8
 8003204:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0201 	bic.w	r2, r2, #1
 8003214:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003216:	e013      	b.n	8003240 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003218:	f7ff f992 	bl	8002540 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b05      	cmp	r3, #5
 8003224:	d90c      	bls.n	8003240 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2220      	movs	r2, #32
 800322a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2203      	movs	r2, #3
 8003230:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e015      	b.n	800326c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1e4      	bne.n	8003218 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003252:	223f      	movs	r2, #63	; 0x3f
 8003254:	409a      	lsls	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d004      	beq.n	8003292 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2280      	movs	r2, #128	; 0x80
 800328c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e00c      	b.n	80032ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2205      	movs	r2, #5
 8003296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0201 	bic.w	r2, r2, #1
 80032a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032c4:	4b8e      	ldr	r3, [pc, #568]	; (8003500 <HAL_DMA_IRQHandler+0x248>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a8e      	ldr	r2, [pc, #568]	; (8003504 <HAL_DMA_IRQHandler+0x24c>)
 80032ca:	fba2 2303 	umull	r2, r3, r2, r3
 80032ce:	0a9b      	lsrs	r3, r3, #10
 80032d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032e2:	2208      	movs	r2, #8
 80032e4:	409a      	lsls	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	4013      	ands	r3, r2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d01a      	beq.n	8003324 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d013      	beq.n	8003324 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0204 	bic.w	r2, r2, #4
 800330a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003310:	2208      	movs	r2, #8
 8003312:	409a      	lsls	r2, r3
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331c:	f043 0201 	orr.w	r2, r3, #1
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003328:	2201      	movs	r2, #1
 800332a:	409a      	lsls	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4013      	ands	r3, r2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d012      	beq.n	800335a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00b      	beq.n	800335a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003346:	2201      	movs	r2, #1
 8003348:	409a      	lsls	r2, r3
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003352:	f043 0202 	orr.w	r2, r3, #2
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800335e:	2204      	movs	r2, #4
 8003360:	409a      	lsls	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	4013      	ands	r3, r2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d012      	beq.n	8003390 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d00b      	beq.n	8003390 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800337c:	2204      	movs	r2, #4
 800337e:	409a      	lsls	r2, r3
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003388:	f043 0204 	orr.w	r2, r3, #4
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003394:	2210      	movs	r2, #16
 8003396:	409a      	lsls	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4013      	ands	r3, r2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d043      	beq.n	8003428 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d03c      	beq.n	8003428 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033b2:	2210      	movs	r2, #16
 80033b4:	409a      	lsls	r2, r3
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d018      	beq.n	80033fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d108      	bne.n	80033e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d024      	beq.n	8003428 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	4798      	blx	r3
 80033e6:	e01f      	b.n	8003428 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d01b      	beq.n	8003428 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	4798      	blx	r3
 80033f8:	e016      	b.n	8003428 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003404:	2b00      	cmp	r3, #0
 8003406:	d107      	bne.n	8003418 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0208 	bic.w	r2, r2, #8
 8003416:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342c:	2220      	movs	r2, #32
 800342e:	409a      	lsls	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4013      	ands	r3, r2
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 808f 	beq.w	8003558 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0310 	and.w	r3, r3, #16
 8003444:	2b00      	cmp	r3, #0
 8003446:	f000 8087 	beq.w	8003558 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800344e:	2220      	movs	r2, #32
 8003450:	409a      	lsls	r2, r3
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b05      	cmp	r3, #5
 8003460:	d136      	bne.n	80034d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0216 	bic.w	r2, r2, #22
 8003470:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695a      	ldr	r2, [r3, #20]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003480:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	d103      	bne.n	8003492 <HAL_DMA_IRQHandler+0x1da>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0208 	bic.w	r2, r2, #8
 80034a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a6:	223f      	movs	r2, #63	; 0x3f
 80034a8:	409a      	lsls	r2, r3
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d07e      	beq.n	80035c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	4798      	blx	r3
        }
        return;
 80034ce:	e079      	b.n	80035c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d01d      	beq.n	800351a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10d      	bne.n	8003508 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d031      	beq.n	8003558 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	4798      	blx	r3
 80034fc:	e02c      	b.n	8003558 <HAL_DMA_IRQHandler+0x2a0>
 80034fe:	bf00      	nop
 8003500:	20000010 	.word	0x20000010
 8003504:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800350c:	2b00      	cmp	r3, #0
 800350e:	d023      	beq.n	8003558 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	4798      	blx	r3
 8003518:	e01e      	b.n	8003558 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003524:	2b00      	cmp	r3, #0
 8003526:	d10f      	bne.n	8003548 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0210 	bic.w	r2, r2, #16
 8003536:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354c:	2b00      	cmp	r3, #0
 800354e:	d003      	beq.n	8003558 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800355c:	2b00      	cmp	r3, #0
 800355e:	d032      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b00      	cmp	r3, #0
 800356a:	d022      	beq.n	80035b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2205      	movs	r2, #5
 8003570:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	3301      	adds	r3, #1
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	429a      	cmp	r2, r3
 800358e:	d307      	bcc.n	80035a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f2      	bne.n	8003584 <HAL_DMA_IRQHandler+0x2cc>
 800359e:	e000      	b.n	80035a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80035a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d005      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	4798      	blx	r3
 80035c2:	e000      	b.n	80035c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80035c4:	bf00      	nop
    }
  }
}
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
 80035d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2b40      	cmp	r3, #64	; 0x40
 80035f8:	d108      	bne.n	800360c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800360a:	e007      	b.n	800361c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	60da      	str	r2, [r3, #12]
}
 800361c:	bf00      	nop
 800361e:	3714      	adds	r7, #20
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	b2db      	uxtb	r3, r3
 8003636:	3b10      	subs	r3, #16
 8003638:	4a14      	ldr	r2, [pc, #80]	; (800368c <DMA_CalcBaseAndBitshift+0x64>)
 800363a:	fba2 2303 	umull	r2, r3, r2, r3
 800363e:	091b      	lsrs	r3, r3, #4
 8003640:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003642:	4a13      	ldr	r2, [pc, #76]	; (8003690 <DMA_CalcBaseAndBitshift+0x68>)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	4413      	add	r3, r2
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	461a      	mov	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b03      	cmp	r3, #3
 8003654:	d909      	bls.n	800366a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800365e:	f023 0303 	bic.w	r3, r3, #3
 8003662:	1d1a      	adds	r2, r3, #4
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	659a      	str	r2, [r3, #88]	; 0x58
 8003668:	e007      	b.n	800367a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003672:	f023 0303 	bic.w	r3, r3, #3
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800367e:	4618      	mov	r0, r3
 8003680:	3714      	adds	r7, #20
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	aaaaaaab 	.word	0xaaaaaaab
 8003690:	0800ac48 	.word	0x0800ac48

08003694 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800369c:	2300      	movs	r3, #0
 800369e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d11f      	bne.n	80036ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	2b03      	cmp	r3, #3
 80036b2:	d856      	bhi.n	8003762 <DMA_CheckFifoParam+0xce>
 80036b4:	a201      	add	r2, pc, #4	; (adr r2, 80036bc <DMA_CheckFifoParam+0x28>)
 80036b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ba:	bf00      	nop
 80036bc:	080036cd 	.word	0x080036cd
 80036c0:	080036df 	.word	0x080036df
 80036c4:	080036cd 	.word	0x080036cd
 80036c8:	08003763 	.word	0x08003763
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d046      	beq.n	8003766 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036dc:	e043      	b.n	8003766 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80036e6:	d140      	bne.n	800376a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036ec:	e03d      	b.n	800376a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036f6:	d121      	bne.n	800373c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d837      	bhi.n	800376e <DMA_CheckFifoParam+0xda>
 80036fe:	a201      	add	r2, pc, #4	; (adr r2, 8003704 <DMA_CheckFifoParam+0x70>)
 8003700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003704:	08003715 	.word	0x08003715
 8003708:	0800371b 	.word	0x0800371b
 800370c:	08003715 	.word	0x08003715
 8003710:	0800372d 	.word	0x0800372d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	73fb      	strb	r3, [r7, #15]
      break;
 8003718:	e030      	b.n	800377c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d025      	beq.n	8003772 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800372a:	e022      	b.n	8003772 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003730:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003734:	d11f      	bne.n	8003776 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800373a:	e01c      	b.n	8003776 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d903      	bls.n	800374a <DMA_CheckFifoParam+0xb6>
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	2b03      	cmp	r3, #3
 8003746:	d003      	beq.n	8003750 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003748:	e018      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	73fb      	strb	r3, [r7, #15]
      break;
 800374e:	e015      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003754:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00e      	beq.n	800377a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	73fb      	strb	r3, [r7, #15]
      break;
 8003760:	e00b      	b.n	800377a <DMA_CheckFifoParam+0xe6>
      break;
 8003762:	bf00      	nop
 8003764:	e00a      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 8003766:	bf00      	nop
 8003768:	e008      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 800376a:	bf00      	nop
 800376c:	e006      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 800376e:	bf00      	nop
 8003770:	e004      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 8003772:	bf00      	nop
 8003774:	e002      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;   
 8003776:	bf00      	nop
 8003778:	e000      	b.n	800377c <DMA_CheckFifoParam+0xe8>
      break;
 800377a:	bf00      	nop
    }
  } 
  
  return status; 
 800377c:	7bfb      	ldrb	r3, [r7, #15]
}
 800377e:	4618      	mov	r0, r3
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop

0800378c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800378c:	b480      	push	{r7}
 800378e:	b089      	sub	sp, #36	; 0x24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800379a:	2300      	movs	r3, #0
 800379c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800379e:	2300      	movs	r3, #0
 80037a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a2:	2300      	movs	r3, #0
 80037a4:	61fb      	str	r3, [r7, #28]
 80037a6:	e159      	b.n	8003a5c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037a8:	2201      	movs	r2, #1
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	4013      	ands	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	f040 8148 	bne.w	8003a56 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f003 0303 	and.w	r3, r3, #3
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d005      	beq.n	80037de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d130      	bne.n	8003840 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	2203      	movs	r2, #3
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	43db      	mvns	r3, r3
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	4013      	ands	r3, r2
 80037f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4313      	orrs	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003814:	2201      	movs	r2, #1
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	091b      	lsrs	r3, r3, #4
 800382a:	f003 0201 	and.w	r2, r3, #1
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4313      	orrs	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 0303 	and.w	r3, r3, #3
 8003848:	2b03      	cmp	r3, #3
 800384a:	d017      	beq.n	800387c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	2203      	movs	r2, #3
 8003858:	fa02 f303 	lsl.w	r3, r2, r3
 800385c:	43db      	mvns	r3, r3
 800385e:	69ba      	ldr	r2, [r7, #24]
 8003860:	4013      	ands	r3, r2
 8003862:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	fa02 f303 	lsl.w	r3, r2, r3
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	4313      	orrs	r3, r2
 8003874:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f003 0303 	and.w	r3, r3, #3
 8003884:	2b02      	cmp	r3, #2
 8003886:	d123      	bne.n	80038d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	08da      	lsrs	r2, r3, #3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	3208      	adds	r2, #8
 8003890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003894:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	220f      	movs	r2, #15
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4013      	ands	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4313      	orrs	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	08da      	lsrs	r2, r3, #3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	3208      	adds	r2, #8
 80038ca:	69b9      	ldr	r1, [r7, #24]
 80038cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	2203      	movs	r2, #3
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4013      	ands	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 0203 	and.w	r2, r3, #3
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 80a2 	beq.w	8003a56 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003912:	2300      	movs	r3, #0
 8003914:	60fb      	str	r3, [r7, #12]
 8003916:	4b57      	ldr	r3, [pc, #348]	; (8003a74 <HAL_GPIO_Init+0x2e8>)
 8003918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391a:	4a56      	ldr	r2, [pc, #344]	; (8003a74 <HAL_GPIO_Init+0x2e8>)
 800391c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003920:	6453      	str	r3, [r2, #68]	; 0x44
 8003922:	4b54      	ldr	r3, [pc, #336]	; (8003a74 <HAL_GPIO_Init+0x2e8>)
 8003924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800392e:	4a52      	ldr	r2, [pc, #328]	; (8003a78 <HAL_GPIO_Init+0x2ec>)
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	089b      	lsrs	r3, r3, #2
 8003934:	3302      	adds	r3, #2
 8003936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800393a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	220f      	movs	r2, #15
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a49      	ldr	r2, [pc, #292]	; (8003a7c <HAL_GPIO_Init+0x2f0>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d019      	beq.n	800398e <HAL_GPIO_Init+0x202>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a48      	ldr	r2, [pc, #288]	; (8003a80 <HAL_GPIO_Init+0x2f4>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d013      	beq.n	800398a <HAL_GPIO_Init+0x1fe>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a47      	ldr	r2, [pc, #284]	; (8003a84 <HAL_GPIO_Init+0x2f8>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00d      	beq.n	8003986 <HAL_GPIO_Init+0x1fa>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a46      	ldr	r2, [pc, #280]	; (8003a88 <HAL_GPIO_Init+0x2fc>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d007      	beq.n	8003982 <HAL_GPIO_Init+0x1f6>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a45      	ldr	r2, [pc, #276]	; (8003a8c <HAL_GPIO_Init+0x300>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d101      	bne.n	800397e <HAL_GPIO_Init+0x1f2>
 800397a:	2304      	movs	r3, #4
 800397c:	e008      	b.n	8003990 <HAL_GPIO_Init+0x204>
 800397e:	2307      	movs	r3, #7
 8003980:	e006      	b.n	8003990 <HAL_GPIO_Init+0x204>
 8003982:	2303      	movs	r3, #3
 8003984:	e004      	b.n	8003990 <HAL_GPIO_Init+0x204>
 8003986:	2302      	movs	r3, #2
 8003988:	e002      	b.n	8003990 <HAL_GPIO_Init+0x204>
 800398a:	2301      	movs	r3, #1
 800398c:	e000      	b.n	8003990 <HAL_GPIO_Init+0x204>
 800398e:	2300      	movs	r3, #0
 8003990:	69fa      	ldr	r2, [r7, #28]
 8003992:	f002 0203 	and.w	r2, r2, #3
 8003996:	0092      	lsls	r2, r2, #2
 8003998:	4093      	lsls	r3, r2
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039a0:	4935      	ldr	r1, [pc, #212]	; (8003a78 <HAL_GPIO_Init+0x2ec>)
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	089b      	lsrs	r3, r3, #2
 80039a6:	3302      	adds	r3, #2
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039ae:	4b38      	ldr	r3, [pc, #224]	; (8003a90 <HAL_GPIO_Init+0x304>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	43db      	mvns	r3, r3
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4013      	ands	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039d2:	4a2f      	ldr	r2, [pc, #188]	; (8003a90 <HAL_GPIO_Init+0x304>)
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039d8:	4b2d      	ldr	r3, [pc, #180]	; (8003a90 <HAL_GPIO_Init+0x304>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	43db      	mvns	r3, r3
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	4013      	ands	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039fc:	4a24      	ldr	r2, [pc, #144]	; (8003a90 <HAL_GPIO_Init+0x304>)
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a02:	4b23      	ldr	r3, [pc, #140]	; (8003a90 <HAL_GPIO_Init+0x304>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a26:	4a1a      	ldr	r2, [pc, #104]	; (8003a90 <HAL_GPIO_Init+0x304>)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a2c:	4b18      	ldr	r3, [pc, #96]	; (8003a90 <HAL_GPIO_Init+0x304>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	43db      	mvns	r3, r3
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a50:	4a0f      	ldr	r2, [pc, #60]	; (8003a90 <HAL_GPIO_Init+0x304>)
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	61fb      	str	r3, [r7, #28]
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	2b0f      	cmp	r3, #15
 8003a60:	f67f aea2 	bls.w	80037a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a64:	bf00      	nop
 8003a66:	bf00      	nop
 8003a68:	3724      	adds	r7, #36	; 0x24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40023800 	.word	0x40023800
 8003a78:	40013800 	.word	0x40013800
 8003a7c:	40020000 	.word	0x40020000
 8003a80:	40020400 	.word	0x40020400
 8003a84:	40020800 	.word	0x40020800
 8003a88:	40020c00 	.word	0x40020c00
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	40013c00 	.word	0x40013c00

08003a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	807b      	strh	r3, [r7, #2]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003aa4:	787b      	ldrb	r3, [r7, #1]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aaa:	887a      	ldrh	r2, [r7, #2]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ab0:	e003      	b.n	8003aba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ab2:	887b      	ldrh	r3, [r7, #2]
 8003ab4:	041a      	lsls	r2, r3, #16
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	619a      	str	r2, [r3, #24]
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
	...

08003ac8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e267      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d075      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ae6:	4b88      	ldr	r3, [pc, #544]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f003 030c 	and.w	r3, r3, #12
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d00c      	beq.n	8003b0c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003af2:	4b85      	ldr	r3, [pc, #532]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003afa:	2b08      	cmp	r3, #8
 8003afc:	d112      	bne.n	8003b24 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003afe:	4b82      	ldr	r3, [pc, #520]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b0a:	d10b      	bne.n	8003b24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b0c:	4b7e      	ldr	r3, [pc, #504]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d05b      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x108>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d157      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e242      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b2c:	d106      	bne.n	8003b3c <HAL_RCC_OscConfig+0x74>
 8003b2e:	4b76      	ldr	r3, [pc, #472]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a75      	ldr	r2, [pc, #468]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b38:	6013      	str	r3, [r2, #0]
 8003b3a:	e01d      	b.n	8003b78 <HAL_RCC_OscConfig+0xb0>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b44:	d10c      	bne.n	8003b60 <HAL_RCC_OscConfig+0x98>
 8003b46:	4b70      	ldr	r3, [pc, #448]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a6f      	ldr	r2, [pc, #444]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b50:	6013      	str	r3, [r2, #0]
 8003b52:	4b6d      	ldr	r3, [pc, #436]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a6c      	ldr	r2, [pc, #432]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b5c:	6013      	str	r3, [r2, #0]
 8003b5e:	e00b      	b.n	8003b78 <HAL_RCC_OscConfig+0xb0>
 8003b60:	4b69      	ldr	r3, [pc, #420]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a68      	ldr	r2, [pc, #416]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b6a:	6013      	str	r3, [r2, #0]
 8003b6c:	4b66      	ldr	r3, [pc, #408]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a65      	ldr	r2, [pc, #404]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d013      	beq.n	8003ba8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b80:	f7fe fcde 	bl	8002540 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b88:	f7fe fcda 	bl	8002540 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b64      	cmp	r3, #100	; 0x64
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e207      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b9a:	4b5b      	ldr	r3, [pc, #364]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d0f0      	beq.n	8003b88 <HAL_RCC_OscConfig+0xc0>
 8003ba6:	e014      	b.n	8003bd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba8:	f7fe fcca 	bl	8002540 <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bb0:	f7fe fcc6 	bl	8002540 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b64      	cmp	r3, #100	; 0x64
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e1f3      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bc2:	4b51      	ldr	r3, [pc, #324]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1f0      	bne.n	8003bb0 <HAL_RCC_OscConfig+0xe8>
 8003bce:	e000      	b.n	8003bd2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d063      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003bde:	4b4a      	ldr	r3, [pc, #296]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f003 030c 	and.w	r3, r3, #12
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00b      	beq.n	8003c02 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bea:	4b47      	ldr	r3, [pc, #284]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003bf2:	2b08      	cmp	r3, #8
 8003bf4:	d11c      	bne.n	8003c30 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bf6:	4b44      	ldr	r3, [pc, #272]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d116      	bne.n	8003c30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c02:	4b41      	ldr	r3, [pc, #260]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d005      	beq.n	8003c1a <HAL_RCC_OscConfig+0x152>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d001      	beq.n	8003c1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e1c7      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c1a:	4b3b      	ldr	r3, [pc, #236]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	4937      	ldr	r1, [pc, #220]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c2e:	e03a      	b.n	8003ca6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d020      	beq.n	8003c7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c38:	4b34      	ldr	r3, [pc, #208]	; (8003d0c <HAL_RCC_OscConfig+0x244>)
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3e:	f7fe fc7f 	bl	8002540 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c46:	f7fe fc7b 	bl	8002540 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e1a8      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c58:	4b2b      	ldr	r3, [pc, #172]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0f0      	beq.n	8003c46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c64:	4b28      	ldr	r3, [pc, #160]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	4925      	ldr	r1, [pc, #148]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	600b      	str	r3, [r1, #0]
 8003c78:	e015      	b.n	8003ca6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c7a:	4b24      	ldr	r3, [pc, #144]	; (8003d0c <HAL_RCC_OscConfig+0x244>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c80:	f7fe fc5e 	bl	8002540 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c88:	f7fe fc5a 	bl	8002540 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e187      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c9a:	4b1b      	ldr	r3, [pc, #108]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d036      	beq.n	8003d20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d016      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cba:	4b15      	ldr	r3, [pc, #84]	; (8003d10 <HAL_RCC_OscConfig+0x248>)
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc0:	f7fe fc3e 	bl	8002540 <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cc8:	f7fe fc3a 	bl	8002540 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e167      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cda:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <HAL_RCC_OscConfig+0x240>)
 8003cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x200>
 8003ce6:	e01b      	b.n	8003d20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ce8:	4b09      	ldr	r3, [pc, #36]	; (8003d10 <HAL_RCC_OscConfig+0x248>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cee:	f7fe fc27 	bl	8002540 <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cf4:	e00e      	b.n	8003d14 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cf6:	f7fe fc23 	bl	8002540 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d907      	bls.n	8003d14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e150      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	42470000 	.word	0x42470000
 8003d10:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d14:	4b88      	ldr	r3, [pc, #544]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1ea      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f000 8097 	beq.w	8003e5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d32:	4b81      	ldr	r3, [pc, #516]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10f      	bne.n	8003d5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60bb      	str	r3, [r7, #8]
 8003d42:	4b7d      	ldr	r3, [pc, #500]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d46:	4a7c      	ldr	r2, [pc, #496]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d4e:	4b7a      	ldr	r3, [pc, #488]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d56:	60bb      	str	r3, [r7, #8]
 8003d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d5e:	4b77      	ldr	r3, [pc, #476]	; (8003f3c <HAL_RCC_OscConfig+0x474>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d118      	bne.n	8003d9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d6a:	4b74      	ldr	r3, [pc, #464]	; (8003f3c <HAL_RCC_OscConfig+0x474>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a73      	ldr	r2, [pc, #460]	; (8003f3c <HAL_RCC_OscConfig+0x474>)
 8003d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d76:	f7fe fbe3 	bl	8002540 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d7c:	e008      	b.n	8003d90 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d7e:	f7fe fbdf 	bl	8002540 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d901      	bls.n	8003d90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e10c      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d90:	4b6a      	ldr	r3, [pc, #424]	; (8003f3c <HAL_RCC_OscConfig+0x474>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d0f0      	beq.n	8003d7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d106      	bne.n	8003db2 <HAL_RCC_OscConfig+0x2ea>
 8003da4:	4b64      	ldr	r3, [pc, #400]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da8:	4a63      	ldr	r2, [pc, #396]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003daa:	f043 0301 	orr.w	r3, r3, #1
 8003dae:	6713      	str	r3, [r2, #112]	; 0x70
 8003db0:	e01c      	b.n	8003dec <HAL_RCC_OscConfig+0x324>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	2b05      	cmp	r3, #5
 8003db8:	d10c      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x30c>
 8003dba:	4b5f      	ldr	r3, [pc, #380]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dbe:	4a5e      	ldr	r2, [pc, #376]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003dc0:	f043 0304 	orr.w	r3, r3, #4
 8003dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8003dc6:	4b5c      	ldr	r3, [pc, #368]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dca:	4a5b      	ldr	r2, [pc, #364]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	f043 0301 	orr.w	r3, r3, #1
 8003dd0:	6713      	str	r3, [r2, #112]	; 0x70
 8003dd2:	e00b      	b.n	8003dec <HAL_RCC_OscConfig+0x324>
 8003dd4:	4b58      	ldr	r3, [pc, #352]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd8:	4a57      	ldr	r2, [pc, #348]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003dda:	f023 0301 	bic.w	r3, r3, #1
 8003dde:	6713      	str	r3, [r2, #112]	; 0x70
 8003de0:	4b55      	ldr	r3, [pc, #340]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de4:	4a54      	ldr	r2, [pc, #336]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003de6:	f023 0304 	bic.w	r3, r3, #4
 8003dea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d015      	beq.n	8003e20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df4:	f7fe fba4 	bl	8002540 <HAL_GetTick>
 8003df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dfa:	e00a      	b.n	8003e12 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dfc:	f7fe fba0 	bl	8002540 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e0cb      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e12:	4b49      	ldr	r3, [pc, #292]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0ee      	beq.n	8003dfc <HAL_RCC_OscConfig+0x334>
 8003e1e:	e014      	b.n	8003e4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e20:	f7fe fb8e 	bl	8002540 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e26:	e00a      	b.n	8003e3e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e28:	f7fe fb8a 	bl	8002540 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e0b5      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e3e:	4b3e      	ldr	r3, [pc, #248]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1ee      	bne.n	8003e28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e4a:	7dfb      	ldrb	r3, [r7, #23]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d105      	bne.n	8003e5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e50:	4b39      	ldr	r3, [pc, #228]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e54:	4a38      	ldr	r2, [pc, #224]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003e56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 80a1 	beq.w	8003fa8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e66:	4b34      	ldr	r3, [pc, #208]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 030c 	and.w	r3, r3, #12
 8003e6e:	2b08      	cmp	r3, #8
 8003e70:	d05c      	beq.n	8003f2c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d141      	bne.n	8003efe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e7a:	4b31      	ldr	r3, [pc, #196]	; (8003f40 <HAL_RCC_OscConfig+0x478>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e80:	f7fe fb5e 	bl	8002540 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e88:	f7fe fb5a 	bl	8002540 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e087      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e9a:	4b27      	ldr	r3, [pc, #156]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1f0      	bne.n	8003e88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69da      	ldr	r2, [r3, #28]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	431a      	orrs	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb4:	019b      	lsls	r3, r3, #6
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ebc:	085b      	lsrs	r3, r3, #1
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	041b      	lsls	r3, r3, #16
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec8:	061b      	lsls	r3, r3, #24
 8003eca:	491b      	ldr	r1, [pc, #108]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ed0:	4b1b      	ldr	r3, [pc, #108]	; (8003f40 <HAL_RCC_OscConfig+0x478>)
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ed6:	f7fe fb33 	bl	8002540 <HAL_GetTick>
 8003eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003edc:	e008      	b.n	8003ef0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ede:	f7fe fb2f 	bl	8002540 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e05c      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ef0:	4b11      	ldr	r3, [pc, #68]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0f0      	beq.n	8003ede <HAL_RCC_OscConfig+0x416>
 8003efc:	e054      	b.n	8003fa8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003efe:	4b10      	ldr	r3, [pc, #64]	; (8003f40 <HAL_RCC_OscConfig+0x478>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f04:	f7fe fb1c 	bl	8002540 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f0c:	f7fe fb18 	bl	8002540 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e045      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f1e:	4b06      	ldr	r3, [pc, #24]	; (8003f38 <HAL_RCC_OscConfig+0x470>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1f0      	bne.n	8003f0c <HAL_RCC_OscConfig+0x444>
 8003f2a:	e03d      	b.n	8003fa8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d107      	bne.n	8003f44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e038      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
 8003f38:	40023800 	.word	0x40023800
 8003f3c:	40007000 	.word	0x40007000
 8003f40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f44:	4b1b      	ldr	r3, [pc, #108]	; (8003fb4 <HAL_RCC_OscConfig+0x4ec>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d028      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d121      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d11a      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f74:	4013      	ands	r3, r2
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d111      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f8a:	085b      	lsrs	r3, r3, #1
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d107      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40023800 	.word	0x40023800

08003fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e0cc      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fcc:	4b68      	ldr	r3, [pc, #416]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0307 	and.w	r3, r3, #7
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d90c      	bls.n	8003ff4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fda:	4b65      	ldr	r3, [pc, #404]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fe2:	4b63      	ldr	r3, [pc, #396]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d001      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0b8      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d020      	beq.n	8004042 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0304 	and.w	r3, r3, #4
 8004008:	2b00      	cmp	r3, #0
 800400a:	d005      	beq.n	8004018 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800400c:	4b59      	ldr	r3, [pc, #356]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	4a58      	ldr	r2, [pc, #352]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004012:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004016:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004024:	4b53      	ldr	r3, [pc, #332]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	4a52      	ldr	r2, [pc, #328]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800402a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800402e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004030:	4b50      	ldr	r3, [pc, #320]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	494d      	ldr	r1, [pc, #308]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	4313      	orrs	r3, r2
 8004040:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d044      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d107      	bne.n	8004066 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004056:	4b47      	ldr	r3, [pc, #284]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d119      	bne.n	8004096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e07f      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	2b02      	cmp	r3, #2
 800406c:	d003      	beq.n	8004076 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004072:	2b03      	cmp	r3, #3
 8004074:	d107      	bne.n	8004086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004076:	4b3f      	ldr	r3, [pc, #252]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d109      	bne.n	8004096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e06f      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004086:	4b3b      	ldr	r3, [pc, #236]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e067      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004096:	4b37      	ldr	r3, [pc, #220]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f023 0203 	bic.w	r2, r3, #3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	4934      	ldr	r1, [pc, #208]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040a8:	f7fe fa4a 	bl	8002540 <HAL_GetTick>
 80040ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ae:	e00a      	b.n	80040c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040b0:	f7fe fa46 	bl	8002540 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80040be:	4293      	cmp	r3, r2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e04f      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040c6:	4b2b      	ldr	r3, [pc, #172]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f003 020c 	and.w	r2, r3, #12
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d1eb      	bne.n	80040b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040d8:	4b25      	ldr	r3, [pc, #148]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0307 	and.w	r3, r3, #7
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d20c      	bcs.n	8004100 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040e6:	4b22      	ldr	r3, [pc, #136]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	b2d2      	uxtb	r2, r2
 80040ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ee:	4b20      	ldr	r3, [pc, #128]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d001      	beq.n	8004100 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e032      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b00      	cmp	r3, #0
 800410a:	d008      	beq.n	800411e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800410c:	4b19      	ldr	r3, [pc, #100]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	4916      	ldr	r1, [pc, #88]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800411a:	4313      	orrs	r3, r2
 800411c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b00      	cmp	r3, #0
 8004128:	d009      	beq.n	800413e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800412a:	4b12      	ldr	r3, [pc, #72]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	490e      	ldr	r1, [pc, #56]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800413a:	4313      	orrs	r3, r2
 800413c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800413e:	f000 f821 	bl	8004184 <HAL_RCC_GetSysClockFreq>
 8004142:	4602      	mov	r2, r0
 8004144:	4b0b      	ldr	r3, [pc, #44]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	091b      	lsrs	r3, r3, #4
 800414a:	f003 030f 	and.w	r3, r3, #15
 800414e:	490a      	ldr	r1, [pc, #40]	; (8004178 <HAL_RCC_ClockConfig+0x1c0>)
 8004150:	5ccb      	ldrb	r3, [r1, r3]
 8004152:	fa22 f303 	lsr.w	r3, r2, r3
 8004156:	4a09      	ldr	r2, [pc, #36]	; (800417c <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800415a:	4b09      	ldr	r3, [pc, #36]	; (8004180 <HAL_RCC_ClockConfig+0x1c8>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4618      	mov	r0, r3
 8004160:	f7fe f9aa 	bl	80024b8 <HAL_InitTick>

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40023c00 	.word	0x40023c00
 8004174:	40023800 	.word	0x40023800
 8004178:	0800ac30 	.word	0x0800ac30
 800417c:	20000010 	.word	0x20000010
 8004180:	20000014 	.word	0x20000014

08004184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004184:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004188:	b090      	sub	sp, #64	; 0x40
 800418a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004198:	2300      	movs	r3, #0
 800419a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800419c:	4b59      	ldr	r3, [pc, #356]	; (8004304 <HAL_RCC_GetSysClockFreq+0x180>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f003 030c 	and.w	r3, r3, #12
 80041a4:	2b08      	cmp	r3, #8
 80041a6:	d00d      	beq.n	80041c4 <HAL_RCC_GetSysClockFreq+0x40>
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	f200 80a1 	bhi.w	80042f0 <HAL_RCC_GetSysClockFreq+0x16c>
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d002      	beq.n	80041b8 <HAL_RCC_GetSysClockFreq+0x34>
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d003      	beq.n	80041be <HAL_RCC_GetSysClockFreq+0x3a>
 80041b6:	e09b      	b.n	80042f0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041b8:	4b53      	ldr	r3, [pc, #332]	; (8004308 <HAL_RCC_GetSysClockFreq+0x184>)
 80041ba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80041bc:	e09b      	b.n	80042f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041be:	4b53      	ldr	r3, [pc, #332]	; (800430c <HAL_RCC_GetSysClockFreq+0x188>)
 80041c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80041c2:	e098      	b.n	80042f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041c4:	4b4f      	ldr	r3, [pc, #316]	; (8004304 <HAL_RCC_GetSysClockFreq+0x180>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041cc:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041ce:	4b4d      	ldr	r3, [pc, #308]	; (8004304 <HAL_RCC_GetSysClockFreq+0x180>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d028      	beq.n	800422c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041da:	4b4a      	ldr	r3, [pc, #296]	; (8004304 <HAL_RCC_GetSysClockFreq+0x180>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	099b      	lsrs	r3, r3, #6
 80041e0:	2200      	movs	r2, #0
 80041e2:	623b      	str	r3, [r7, #32]
 80041e4:	627a      	str	r2, [r7, #36]	; 0x24
 80041e6:	6a3b      	ldr	r3, [r7, #32]
 80041e8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80041ec:	2100      	movs	r1, #0
 80041ee:	4b47      	ldr	r3, [pc, #284]	; (800430c <HAL_RCC_GetSysClockFreq+0x188>)
 80041f0:	fb03 f201 	mul.w	r2, r3, r1
 80041f4:	2300      	movs	r3, #0
 80041f6:	fb00 f303 	mul.w	r3, r0, r3
 80041fa:	4413      	add	r3, r2
 80041fc:	4a43      	ldr	r2, [pc, #268]	; (800430c <HAL_RCC_GetSysClockFreq+0x188>)
 80041fe:	fba0 1202 	umull	r1, r2, r0, r2
 8004202:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004204:	460a      	mov	r2, r1
 8004206:	62ba      	str	r2, [r7, #40]	; 0x28
 8004208:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800420a:	4413      	add	r3, r2
 800420c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800420e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004210:	2200      	movs	r2, #0
 8004212:	61bb      	str	r3, [r7, #24]
 8004214:	61fa      	str	r2, [r7, #28]
 8004216:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800421a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800421e:	f7fc fe59 	bl	8000ed4 <__aeabi_uldivmod>
 8004222:	4602      	mov	r2, r0
 8004224:	460b      	mov	r3, r1
 8004226:	4613      	mov	r3, r2
 8004228:	63fb      	str	r3, [r7, #60]	; 0x3c
 800422a:	e053      	b.n	80042d4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800422c:	4b35      	ldr	r3, [pc, #212]	; (8004304 <HAL_RCC_GetSysClockFreq+0x180>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	099b      	lsrs	r3, r3, #6
 8004232:	2200      	movs	r2, #0
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	617a      	str	r2, [r7, #20]
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800423e:	f04f 0b00 	mov.w	fp, #0
 8004242:	4652      	mov	r2, sl
 8004244:	465b      	mov	r3, fp
 8004246:	f04f 0000 	mov.w	r0, #0
 800424a:	f04f 0100 	mov.w	r1, #0
 800424e:	0159      	lsls	r1, r3, #5
 8004250:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004254:	0150      	lsls	r0, r2, #5
 8004256:	4602      	mov	r2, r0
 8004258:	460b      	mov	r3, r1
 800425a:	ebb2 080a 	subs.w	r8, r2, sl
 800425e:	eb63 090b 	sbc.w	r9, r3, fp
 8004262:	f04f 0200 	mov.w	r2, #0
 8004266:	f04f 0300 	mov.w	r3, #0
 800426a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800426e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004272:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004276:	ebb2 0408 	subs.w	r4, r2, r8
 800427a:	eb63 0509 	sbc.w	r5, r3, r9
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	00eb      	lsls	r3, r5, #3
 8004288:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800428c:	00e2      	lsls	r2, r4, #3
 800428e:	4614      	mov	r4, r2
 8004290:	461d      	mov	r5, r3
 8004292:	eb14 030a 	adds.w	r3, r4, sl
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	eb45 030b 	adc.w	r3, r5, fp
 800429c:	607b      	str	r3, [r7, #4]
 800429e:	f04f 0200 	mov.w	r2, #0
 80042a2:	f04f 0300 	mov.w	r3, #0
 80042a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80042aa:	4629      	mov	r1, r5
 80042ac:	028b      	lsls	r3, r1, #10
 80042ae:	4621      	mov	r1, r4
 80042b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042b4:	4621      	mov	r1, r4
 80042b6:	028a      	lsls	r2, r1, #10
 80042b8:	4610      	mov	r0, r2
 80042ba:	4619      	mov	r1, r3
 80042bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042be:	2200      	movs	r2, #0
 80042c0:	60bb      	str	r3, [r7, #8]
 80042c2:	60fa      	str	r2, [r7, #12]
 80042c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042c8:	f7fc fe04 	bl	8000ed4 <__aeabi_uldivmod>
 80042cc:	4602      	mov	r2, r0
 80042ce:	460b      	mov	r3, r1
 80042d0:	4613      	mov	r3, r2
 80042d2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80042d4:	4b0b      	ldr	r3, [pc, #44]	; (8004304 <HAL_RCC_GetSysClockFreq+0x180>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	0c1b      	lsrs	r3, r3, #16
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	3301      	adds	r3, #1
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80042e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ec:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80042ee:	e002      	b.n	80042f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042f0:	4b05      	ldr	r3, [pc, #20]	; (8004308 <HAL_RCC_GetSysClockFreq+0x184>)
 80042f2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80042f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3740      	adds	r7, #64	; 0x40
 80042fc:	46bd      	mov	sp, r7
 80042fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004302:	bf00      	nop
 8004304:	40023800 	.word	0x40023800
 8004308:	00f42400 	.word	0x00f42400
 800430c:	017d7840 	.word	0x017d7840

08004310 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004310:	b480      	push	{r7}
 8004312:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004314:	4b03      	ldr	r3, [pc, #12]	; (8004324 <HAL_RCC_GetHCLKFreq+0x14>)
 8004316:	681b      	ldr	r3, [r3, #0]
}
 8004318:	4618      	mov	r0, r3
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	20000010 	.word	0x20000010

08004328 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800432c:	f7ff fff0 	bl	8004310 <HAL_RCC_GetHCLKFreq>
 8004330:	4602      	mov	r2, r0
 8004332:	4b05      	ldr	r3, [pc, #20]	; (8004348 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	0a9b      	lsrs	r3, r3, #10
 8004338:	f003 0307 	and.w	r3, r3, #7
 800433c:	4903      	ldr	r1, [pc, #12]	; (800434c <HAL_RCC_GetPCLK1Freq+0x24>)
 800433e:	5ccb      	ldrb	r3, [r1, r3]
 8004340:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004344:	4618      	mov	r0, r3
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40023800 	.word	0x40023800
 800434c:	0800ac40 	.word	0x0800ac40

08004350 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004354:	f7ff ffdc 	bl	8004310 <HAL_RCC_GetHCLKFreq>
 8004358:	4602      	mov	r2, r0
 800435a:	4b05      	ldr	r3, [pc, #20]	; (8004370 <HAL_RCC_GetPCLK2Freq+0x20>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	0b5b      	lsrs	r3, r3, #13
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	4903      	ldr	r1, [pc, #12]	; (8004374 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004366:	5ccb      	ldrb	r3, [r1, r3]
 8004368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800436c:	4618      	mov	r0, r3
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40023800 	.word	0x40023800
 8004374:	0800ac40 	.word	0x0800ac40

08004378 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e041      	b.n	800440e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f7fd fe74 	bl	800208c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3304      	adds	r3, #4
 80043b4:	4619      	mov	r1, r3
 80043b6:	4610      	mov	r0, r2
 80043b8:	f000 fa70 	bl	800489c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
	...

08004418 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b01      	cmp	r3, #1
 800442a:	d001      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e044      	b.n	80044ba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68da      	ldr	r2, [r3, #12]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0201 	orr.w	r2, r2, #1
 8004446:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a1e      	ldr	r2, [pc, #120]	; (80044c8 <HAL_TIM_Base_Start_IT+0xb0>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d018      	beq.n	8004484 <HAL_TIM_Base_Start_IT+0x6c>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800445a:	d013      	beq.n	8004484 <HAL_TIM_Base_Start_IT+0x6c>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a1a      	ldr	r2, [pc, #104]	; (80044cc <HAL_TIM_Base_Start_IT+0xb4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00e      	beq.n	8004484 <HAL_TIM_Base_Start_IT+0x6c>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a19      	ldr	r2, [pc, #100]	; (80044d0 <HAL_TIM_Base_Start_IT+0xb8>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d009      	beq.n	8004484 <HAL_TIM_Base_Start_IT+0x6c>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a17      	ldr	r2, [pc, #92]	; (80044d4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d004      	beq.n	8004484 <HAL_TIM_Base_Start_IT+0x6c>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a16      	ldr	r2, [pc, #88]	; (80044d8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d111      	bne.n	80044a8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 0307 	and.w	r3, r3, #7
 800448e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2b06      	cmp	r3, #6
 8004494:	d010      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0201 	orr.w	r2, r2, #1
 80044a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a6:	e007      	b.n	80044b8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f042 0201 	orr.w	r2, r2, #1
 80044b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3714      	adds	r7, #20
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40010000 	.word	0x40010000
 80044cc:	40000400 	.word	0x40000400
 80044d0:	40000800 	.word	0x40000800
 80044d4:	40000c00 	.word	0x40000c00
 80044d8:	40014000 	.word	0x40014000

080044dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d020      	beq.n	8004540 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d01b      	beq.n	8004540 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f06f 0202 	mvn.w	r2, #2
 8004510:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2201      	movs	r2, #1
 8004516:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	f003 0303 	and.w	r3, r3, #3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 f999 	bl	800485e <HAL_TIM_IC_CaptureCallback>
 800452c:	e005      	b.n	800453a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f98b 	bl	800484a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 f99c 	bl	8004872 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f003 0304 	and.w	r3, r3, #4
 8004546:	2b00      	cmp	r3, #0
 8004548:	d020      	beq.n	800458c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f003 0304 	and.w	r3, r3, #4
 8004550:	2b00      	cmp	r3, #0
 8004552:	d01b      	beq.n	800458c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f06f 0204 	mvn.w	r2, #4
 800455c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2202      	movs	r2, #2
 8004562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f973 	bl	800485e <HAL_TIM_IC_CaptureCallback>
 8004578:	e005      	b.n	8004586 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f965 	bl	800484a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f976 	bl	8004872 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f003 0308 	and.w	r3, r3, #8
 8004592:	2b00      	cmp	r3, #0
 8004594:	d020      	beq.n	80045d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b00      	cmp	r3, #0
 800459e:	d01b      	beq.n	80045d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0208 	mvn.w	r2, #8
 80045a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2204      	movs	r2, #4
 80045ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f94d 	bl	800485e <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f93f 	bl	800484a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 f950 	bl	8004872 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f003 0310 	and.w	r3, r3, #16
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d020      	beq.n	8004624 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f003 0310 	and.w	r3, r3, #16
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d01b      	beq.n	8004624 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f06f 0210 	mvn.w	r2, #16
 80045f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2208      	movs	r2, #8
 80045fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004606:	2b00      	cmp	r3, #0
 8004608:	d003      	beq.n	8004612 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f927 	bl	800485e <HAL_TIM_IC_CaptureCallback>
 8004610:	e005      	b.n	800461e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 f919 	bl	800484a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f92a 	bl	8004872 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00c      	beq.n	8004648 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d007      	beq.n	8004648 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0201 	mvn.w	r2, #1
 8004640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f7fd f9c0 	bl	80019c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00c      	beq.n	800466c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004658:	2b00      	cmp	r3, #0
 800465a:	d007      	beq.n	800466c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 fab6 	bl	8004bd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00c      	beq.n	8004690 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800467c:	2b00      	cmp	r3, #0
 800467e:	d007      	beq.n	8004690 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f8fb 	bl	8004886 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	f003 0320 	and.w	r3, r3, #32
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00c      	beq.n	80046b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f003 0320 	and.w	r3, r3, #32
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d007      	beq.n	80046b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0220 	mvn.w	r2, #32
 80046ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 fa88 	bl	8004bc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046b4:	bf00      	nop
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046c6:	2300      	movs	r3, #0
 80046c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d101      	bne.n	80046d8 <HAL_TIM_ConfigClockSource+0x1c>
 80046d4:	2302      	movs	r3, #2
 80046d6:	e0b4      	b.n	8004842 <HAL_TIM_ConfigClockSource+0x186>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2202      	movs	r2, #2
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004710:	d03e      	beq.n	8004790 <HAL_TIM_ConfigClockSource+0xd4>
 8004712:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004716:	f200 8087 	bhi.w	8004828 <HAL_TIM_ConfigClockSource+0x16c>
 800471a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800471e:	f000 8086 	beq.w	800482e <HAL_TIM_ConfigClockSource+0x172>
 8004722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004726:	d87f      	bhi.n	8004828 <HAL_TIM_ConfigClockSource+0x16c>
 8004728:	2b70      	cmp	r3, #112	; 0x70
 800472a:	d01a      	beq.n	8004762 <HAL_TIM_ConfigClockSource+0xa6>
 800472c:	2b70      	cmp	r3, #112	; 0x70
 800472e:	d87b      	bhi.n	8004828 <HAL_TIM_ConfigClockSource+0x16c>
 8004730:	2b60      	cmp	r3, #96	; 0x60
 8004732:	d050      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x11a>
 8004734:	2b60      	cmp	r3, #96	; 0x60
 8004736:	d877      	bhi.n	8004828 <HAL_TIM_ConfigClockSource+0x16c>
 8004738:	2b50      	cmp	r3, #80	; 0x50
 800473a:	d03c      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0xfa>
 800473c:	2b50      	cmp	r3, #80	; 0x50
 800473e:	d873      	bhi.n	8004828 <HAL_TIM_ConfigClockSource+0x16c>
 8004740:	2b40      	cmp	r3, #64	; 0x40
 8004742:	d058      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x13a>
 8004744:	2b40      	cmp	r3, #64	; 0x40
 8004746:	d86f      	bhi.n	8004828 <HAL_TIM_ConfigClockSource+0x16c>
 8004748:	2b30      	cmp	r3, #48	; 0x30
 800474a:	d064      	beq.n	8004816 <HAL_TIM_ConfigClockSource+0x15a>
 800474c:	2b30      	cmp	r3, #48	; 0x30
 800474e:	d86b      	bhi.n	8004828 <HAL_TIM_ConfigClockSource+0x16c>
 8004750:	2b20      	cmp	r3, #32
 8004752:	d060      	beq.n	8004816 <HAL_TIM_ConfigClockSource+0x15a>
 8004754:	2b20      	cmp	r3, #32
 8004756:	d867      	bhi.n	8004828 <HAL_TIM_ConfigClockSource+0x16c>
 8004758:	2b00      	cmp	r3, #0
 800475a:	d05c      	beq.n	8004816 <HAL_TIM_ConfigClockSource+0x15a>
 800475c:	2b10      	cmp	r3, #16
 800475e:	d05a      	beq.n	8004816 <HAL_TIM_ConfigClockSource+0x15a>
 8004760:	e062      	b.n	8004828 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004772:	f000 f999 	bl	8004aa8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004784:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	609a      	str	r2, [r3, #8]
      break;
 800478e:	e04f      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047a0:	f000 f982 	bl	8004aa8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689a      	ldr	r2, [r3, #8]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047b2:	609a      	str	r2, [r3, #8]
      break;
 80047b4:	e03c      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047c2:	461a      	mov	r2, r3
 80047c4:	f000 f8f6 	bl	80049b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2150      	movs	r1, #80	; 0x50
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 f94f 	bl	8004a72 <TIM_ITRx_SetConfig>
      break;
 80047d4:	e02c      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047e2:	461a      	mov	r2, r3
 80047e4:	f000 f915 	bl	8004a12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2160      	movs	r1, #96	; 0x60
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 f93f 	bl	8004a72 <TIM_ITRx_SetConfig>
      break;
 80047f4:	e01c      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004802:	461a      	mov	r2, r3
 8004804:	f000 f8d6 	bl	80049b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2140      	movs	r1, #64	; 0x40
 800480e:	4618      	mov	r0, r3
 8004810:	f000 f92f 	bl	8004a72 <TIM_ITRx_SetConfig>
      break;
 8004814:	e00c      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4619      	mov	r1, r3
 8004820:	4610      	mov	r0, r2
 8004822:	f000 f926 	bl	8004a72 <TIM_ITRx_SetConfig>
      break;
 8004826:	e003      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	73fb      	strb	r3, [r7, #15]
      break;
 800482c:	e000      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800482e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004840:	7bfb      	ldrb	r3, [r7, #15]
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800484a:	b480      	push	{r7}
 800484c:	b083      	sub	sp, #12
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800487a:	bf00      	nop
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004886:	b480      	push	{r7}
 8004888:	b083      	sub	sp, #12
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800488e:	bf00      	nop
 8004890:	370c      	adds	r7, #12
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr
	...

0800489c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a3a      	ldr	r2, [pc, #232]	; (8004998 <TIM_Base_SetConfig+0xfc>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00f      	beq.n	80048d4 <TIM_Base_SetConfig+0x38>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ba:	d00b      	beq.n	80048d4 <TIM_Base_SetConfig+0x38>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a37      	ldr	r2, [pc, #220]	; (800499c <TIM_Base_SetConfig+0x100>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d007      	beq.n	80048d4 <TIM_Base_SetConfig+0x38>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a36      	ldr	r2, [pc, #216]	; (80049a0 <TIM_Base_SetConfig+0x104>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d003      	beq.n	80048d4 <TIM_Base_SetConfig+0x38>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a35      	ldr	r2, [pc, #212]	; (80049a4 <TIM_Base_SetConfig+0x108>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d108      	bne.n	80048e6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a2b      	ldr	r2, [pc, #172]	; (8004998 <TIM_Base_SetConfig+0xfc>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d01b      	beq.n	8004926 <TIM_Base_SetConfig+0x8a>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f4:	d017      	beq.n	8004926 <TIM_Base_SetConfig+0x8a>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a28      	ldr	r2, [pc, #160]	; (800499c <TIM_Base_SetConfig+0x100>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d013      	beq.n	8004926 <TIM_Base_SetConfig+0x8a>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a27      	ldr	r2, [pc, #156]	; (80049a0 <TIM_Base_SetConfig+0x104>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d00f      	beq.n	8004926 <TIM_Base_SetConfig+0x8a>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a26      	ldr	r2, [pc, #152]	; (80049a4 <TIM_Base_SetConfig+0x108>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d00b      	beq.n	8004926 <TIM_Base_SetConfig+0x8a>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a25      	ldr	r2, [pc, #148]	; (80049a8 <TIM_Base_SetConfig+0x10c>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d007      	beq.n	8004926 <TIM_Base_SetConfig+0x8a>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a24      	ldr	r2, [pc, #144]	; (80049ac <TIM_Base_SetConfig+0x110>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d003      	beq.n	8004926 <TIM_Base_SetConfig+0x8a>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a23      	ldr	r2, [pc, #140]	; (80049b0 <TIM_Base_SetConfig+0x114>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d108      	bne.n	8004938 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800492c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4313      	orrs	r3, r2
 8004936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a0e      	ldr	r2, [pc, #56]	; (8004998 <TIM_Base_SetConfig+0xfc>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d103      	bne.n	800496c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	691a      	ldr	r2, [r3, #16]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b01      	cmp	r3, #1
 800497c:	d105      	bne.n	800498a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	f023 0201 	bic.w	r2, r3, #1
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	611a      	str	r2, [r3, #16]
  }
}
 800498a:	bf00      	nop
 800498c:	3714      	adds	r7, #20
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	40010000 	.word	0x40010000
 800499c:	40000400 	.word	0x40000400
 80049a0:	40000800 	.word	0x40000800
 80049a4:	40000c00 	.word	0x40000c00
 80049a8:	40014000 	.word	0x40014000
 80049ac:	40014400 	.word	0x40014400
 80049b0:	40014800 	.word	0x40014800

080049b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	f023 0201 	bic.w	r2, r3, #1
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f023 030a 	bic.w	r3, r3, #10
 80049f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	621a      	str	r2, [r3, #32]
}
 8004a06:	bf00      	nop
 8004a08:	371c      	adds	r7, #28
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr

08004a12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b087      	sub	sp, #28
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	60f8      	str	r0, [r7, #12]
 8004a1a:	60b9      	str	r1, [r7, #8]
 8004a1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	f023 0210 	bic.w	r2, r3, #16
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	031b      	lsls	r3, r3, #12
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	011b      	lsls	r3, r3, #4
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	621a      	str	r2, [r3, #32]
}
 8004a66:	bf00      	nop
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b085      	sub	sp, #20
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
 8004a7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	f043 0307 	orr.w	r3, r3, #7
 8004a94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	609a      	str	r2, [r3, #8]
}
 8004a9c:	bf00      	nop
 8004a9e:	3714      	adds	r7, #20
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
 8004ab4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ac2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	021a      	lsls	r2, r3, #8
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	431a      	orrs	r2, r3
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	697a      	ldr	r2, [r7, #20]
 8004ada:	609a      	str	r2, [r3, #8]
}
 8004adc:	bf00      	nop
 8004ade:	371c      	adds	r7, #28
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d101      	bne.n	8004b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004afc:	2302      	movs	r3, #2
 8004afe:	e050      	b.n	8004ba2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a1c      	ldr	r2, [pc, #112]	; (8004bb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d018      	beq.n	8004b76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b4c:	d013      	beq.n	8004b76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a18      	ldr	r2, [pc, #96]	; (8004bb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d00e      	beq.n	8004b76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a16      	ldr	r2, [pc, #88]	; (8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d009      	beq.n	8004b76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a15      	ldr	r2, [pc, #84]	; (8004bbc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d004      	beq.n	8004b76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a13      	ldr	r2, [pc, #76]	; (8004bc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d10c      	bne.n	8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68ba      	ldr	r2, [r7, #8]
 8004b8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	40010000 	.word	0x40010000
 8004bb4:	40000400 	.word	0x40000400
 8004bb8:	40000800 	.word	0x40000800
 8004bbc:	40000c00 	.word	0x40000c00
 8004bc0:	40014000 	.word	0x40014000

08004bc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e042      	b.n	8004c84 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7fd fa62 	bl	80020dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2224      	movs	r2, #36	; 0x24
 8004c1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	68da      	ldr	r2, [r3, #12]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 ff85 	bl	8005b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	691a      	ldr	r2, [r3, #16]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	695a      	ldr	r2, [r3, #20]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2220      	movs	r2, #32
 8004c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2220      	movs	r2, #32
 8004c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b08a      	sub	sp, #40	; 0x28
 8004c90:	af02      	add	r7, sp, #8
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	603b      	str	r3, [r7, #0]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b20      	cmp	r3, #32
 8004caa:	d175      	bne.n	8004d98 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d002      	beq.n	8004cb8 <HAL_UART_Transmit+0x2c>
 8004cb2:	88fb      	ldrh	r3, [r7, #6]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d101      	bne.n	8004cbc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e06e      	b.n	8004d9a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2221      	movs	r2, #33	; 0x21
 8004cc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004cca:	f7fd fc39 	bl	8002540 <HAL_GetTick>
 8004cce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	88fa      	ldrh	r2, [r7, #6]
 8004cd4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	88fa      	ldrh	r2, [r7, #6]
 8004cda:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ce4:	d108      	bne.n	8004cf8 <HAL_UART_Transmit+0x6c>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d104      	bne.n	8004cf8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	61bb      	str	r3, [r7, #24]
 8004cf6:	e003      	b.n	8004d00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d00:	e02e      	b.n	8004d60 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	2180      	movs	r1, #128	; 0x80
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f000 fc5d 	bl	80055cc <UART_WaitOnFlagUntilTimeout>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d005      	beq.n	8004d24 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e03a      	b.n	8004d9a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10b      	bne.n	8004d42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	881b      	ldrh	r3, [r3, #0]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	3302      	adds	r3, #2
 8004d3e:	61bb      	str	r3, [r7, #24]
 8004d40:	e007      	b.n	8004d52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	781a      	ldrb	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	b29a      	uxth	r2, r3
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1cb      	bne.n	8004d02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	9300      	str	r3, [sp, #0]
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	2200      	movs	r2, #0
 8004d72:	2140      	movs	r1, #64	; 0x40
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f000 fc29 	bl	80055cc <UART_WaitOnFlagUntilTimeout>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d005      	beq.n	8004d8c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	e006      	b.n	8004d9a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004d94:	2300      	movs	r3, #0
 8004d96:	e000      	b.n	8004d9a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d98:	2302      	movs	r3, #2
  }
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3720      	adds	r7, #32
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004da2:	b580      	push	{r7, lr}
 8004da4:	b08c      	sub	sp, #48	; 0x30
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	60f8      	str	r0, [r7, #12]
 8004daa:	60b9      	str	r1, [r7, #8]
 8004dac:	4613      	mov	r3, r2
 8004dae:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	2b20      	cmp	r3, #32
 8004dba:	d14a      	bne.n	8004e52 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d002      	beq.n	8004dc8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004dc2:	88fb      	ldrh	r3, [r7, #6]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d101      	bne.n	8004dcc <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e043      	b.n	8004e54 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	461a      	mov	r2, r3
 8004ddc:	68b9      	ldr	r1, [r7, #8]
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fc4e 	bl	8005680 <UART_Start_Receive_DMA>
 8004de4:	4603      	mov	r3, r0
 8004de6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004dea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d12c      	bne.n	8004e4c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d125      	bne.n	8004e46 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	613b      	str	r3, [r7, #16]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	613b      	str	r3, [r7, #16]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	613b      	str	r3, [r7, #16]
 8004e0e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	330c      	adds	r3, #12
 8004e16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	e853 3f00 	ldrex	r3, [r3]
 8004e1e:	617b      	str	r3, [r7, #20]
   return(result);
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	f043 0310 	orr.w	r3, r3, #16
 8004e26:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	330c      	adds	r3, #12
 8004e2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e30:	627a      	str	r2, [r7, #36]	; 0x24
 8004e32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e34:	6a39      	ldr	r1, [r7, #32]
 8004e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e38:	e841 2300 	strex	r3, r2, [r1]
 8004e3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1e5      	bne.n	8004e10 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8004e44:	e002      	b.n	8004e4c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8004e4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004e50:	e000      	b.n	8004e54 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8004e52:	2302      	movs	r3, #2
  }
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3730      	adds	r7, #48	; 0x30
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b0ba      	sub	sp, #232	; 0xe8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004e82:	2300      	movs	r3, #0
 8004e84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e92:	f003 030f 	and.w	r3, r3, #15
 8004e96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004e9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10f      	bne.n	8004ec2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ea6:	f003 0320 	and.w	r3, r3, #32
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d009      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x66>
 8004eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eb2:	f003 0320 	and.w	r3, r3, #32
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 fd81 	bl	80059c2 <UART_Receive_IT>
      return;
 8004ec0:	e25b      	b.n	800537a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 80de 	beq.w	8005088 <HAL_UART_IRQHandler+0x22c>
 8004ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d106      	bne.n	8004ee6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004edc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 80d1 	beq.w	8005088 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00b      	beq.n	8004f0a <HAL_UART_IRQHandler+0xae>
 8004ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d005      	beq.n	8004f0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f02:	f043 0201 	orr.w	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f0e:	f003 0304 	and.w	r3, r3, #4
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00b      	beq.n	8004f2e <HAL_UART_IRQHandler+0xd2>
 8004f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d005      	beq.n	8004f2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f26:	f043 0202 	orr.w	r2, r3, #2
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00b      	beq.n	8004f52 <HAL_UART_IRQHandler+0xf6>
 8004f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d005      	beq.n	8004f52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f4a:	f043 0204 	orr.w	r2, r3, #4
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f56:	f003 0308 	and.w	r3, r3, #8
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d011      	beq.n	8004f82 <HAL_UART_IRQHandler+0x126>
 8004f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f62:	f003 0320 	and.w	r3, r3, #32
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d105      	bne.n	8004f76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d005      	beq.n	8004f82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f7a:	f043 0208 	orr.w	r2, r3, #8
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	f000 81f2 	beq.w	8005370 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f90:	f003 0320 	and.w	r3, r3, #32
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d008      	beq.n	8004faa <HAL_UART_IRQHandler+0x14e>
 8004f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f9c:	f003 0320 	and.w	r3, r3, #32
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d002      	beq.n	8004faa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 fd0c 	bl	80059c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb4:	2b40      	cmp	r3, #64	; 0x40
 8004fb6:	bf0c      	ite	eq
 8004fb8:	2301      	moveq	r3, #1
 8004fba:	2300      	movne	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d103      	bne.n	8004fd6 <HAL_UART_IRQHandler+0x17a>
 8004fce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d04f      	beq.n	8005076 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 fc14 	bl	8005804 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe6:	2b40      	cmp	r3, #64	; 0x40
 8004fe8:	d141      	bne.n	800506e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	3314      	adds	r3, #20
 8004ff0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ff8:	e853 3f00 	ldrex	r3, [r3]
 8004ffc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005000:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005004:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005008:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3314      	adds	r3, #20
 8005012:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005016:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800501a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005022:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005026:	e841 2300 	strex	r3, r2, [r1]
 800502a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800502e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1d9      	bne.n	8004fea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503a:	2b00      	cmp	r3, #0
 800503c:	d013      	beq.n	8005066 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005042:	4a7e      	ldr	r2, [pc, #504]	; (800523c <HAL_UART_IRQHandler+0x3e0>)
 8005044:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800504a:	4618      	mov	r0, r3
 800504c:	f7fe f912 	bl	8003274 <HAL_DMA_Abort_IT>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d016      	beq.n	8005084 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800505a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005060:	4610      	mov	r0, r2
 8005062:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005064:	e00e      	b.n	8005084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f9a8 	bl	80053bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800506c:	e00a      	b.n	8005084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f9a4 	bl	80053bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005074:	e006      	b.n	8005084 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f9a0 	bl	80053bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005082:	e175      	b.n	8005370 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005084:	bf00      	nop
    return;
 8005086:	e173      	b.n	8005370 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508c:	2b01      	cmp	r3, #1
 800508e:	f040 814f 	bne.w	8005330 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005096:	f003 0310 	and.w	r3, r3, #16
 800509a:	2b00      	cmp	r3, #0
 800509c:	f000 8148 	beq.w	8005330 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80050a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050a4:	f003 0310 	and.w	r3, r3, #16
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8141 	beq.w	8005330 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050ae:	2300      	movs	r3, #0
 80050b0:	60bb      	str	r3, [r7, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	60bb      	str	r3, [r7, #8]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	60bb      	str	r3, [r7, #8]
 80050c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ce:	2b40      	cmp	r3, #64	; 0x40
 80050d0:	f040 80b6 	bne.w	8005240 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80050e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f000 8145 	beq.w	8005374 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050f2:	429a      	cmp	r2, r3
 80050f4:	f080 813e 	bcs.w	8005374 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800510a:	f000 8088 	beq.w	800521e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	330c      	adds	r3, #12
 8005114:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005118:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800511c:	e853 3f00 	ldrex	r3, [r3]
 8005120:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005124:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005128:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800512c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	330c      	adds	r3, #12
 8005136:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800513a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800513e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005142:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005146:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800514a:	e841 2300 	strex	r3, r2, [r1]
 800514e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005152:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1d9      	bne.n	800510e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3314      	adds	r3, #20
 8005160:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005162:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005164:	e853 3f00 	ldrex	r3, [r3]
 8005168:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800516a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800516c:	f023 0301 	bic.w	r3, r3, #1
 8005170:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	3314      	adds	r3, #20
 800517a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800517e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005182:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005184:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005186:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800518a:	e841 2300 	strex	r3, r2, [r1]
 800518e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005190:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1e1      	bne.n	800515a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	3314      	adds	r3, #20
 800519c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051a0:	e853 3f00 	ldrex	r3, [r3]
 80051a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80051a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	3314      	adds	r3, #20
 80051b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80051ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80051bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80051c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80051c2:	e841 2300 	strex	r3, r2, [r1]
 80051c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80051c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1e3      	bne.n	8005196 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2220      	movs	r2, #32
 80051d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	330c      	adds	r3, #12
 80051e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051e6:	e853 3f00 	ldrex	r3, [r3]
 80051ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80051ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051ee:	f023 0310 	bic.w	r3, r3, #16
 80051f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	330c      	adds	r3, #12
 80051fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005200:	65ba      	str	r2, [r7, #88]	; 0x58
 8005202:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005204:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005206:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005208:	e841 2300 	strex	r3, r2, [r1]
 800520c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800520e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1e3      	bne.n	80051dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005218:	4618      	mov	r0, r3
 800521a:	f7fd ffbb 	bl	8003194 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2202      	movs	r2, #2
 8005222:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800522c:	b29b      	uxth	r3, r3
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	b29b      	uxth	r3, r3
 8005232:	4619      	mov	r1, r3
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f7fc fb8f 	bl	8001958 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800523a:	e09b      	b.n	8005374 <HAL_UART_IRQHandler+0x518>
 800523c:	080058cb 	.word	0x080058cb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005248:	b29b      	uxth	r3, r3
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005254:	b29b      	uxth	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	f000 808e 	beq.w	8005378 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800525c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 8089 	beq.w	8005378 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	330c      	adds	r3, #12
 800526c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005270:	e853 3f00 	ldrex	r3, [r3]
 8005274:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005278:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800527c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	330c      	adds	r3, #12
 8005286:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800528a:	647a      	str	r2, [r7, #68]	; 0x44
 800528c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005290:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005292:	e841 2300 	strex	r3, r2, [r1]
 8005296:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005298:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1e3      	bne.n	8005266 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3314      	adds	r3, #20
 80052a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	e853 3f00 	ldrex	r3, [r3]
 80052ac:	623b      	str	r3, [r7, #32]
   return(result);
 80052ae:	6a3b      	ldr	r3, [r7, #32]
 80052b0:	f023 0301 	bic.w	r3, r3, #1
 80052b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	3314      	adds	r3, #20
 80052be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80052c2:	633a      	str	r2, [r7, #48]	; 0x30
 80052c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052ca:	e841 2300 	strex	r3, r2, [r1]
 80052ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1e3      	bne.n	800529e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2220      	movs	r2, #32
 80052da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	330c      	adds	r3, #12
 80052ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	e853 3f00 	ldrex	r3, [r3]
 80052f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0310 	bic.w	r3, r3, #16
 80052fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	330c      	adds	r3, #12
 8005304:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005308:	61fa      	str	r2, [r7, #28]
 800530a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530c:	69b9      	ldr	r1, [r7, #24]
 800530e:	69fa      	ldr	r2, [r7, #28]
 8005310:	e841 2300 	strex	r3, r2, [r1]
 8005314:	617b      	str	r3, [r7, #20]
   return(result);
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1e3      	bne.n	80052e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2202      	movs	r2, #2
 8005320:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005322:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005326:	4619      	mov	r1, r3
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f7fc fb15 	bl	8001958 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800532e:	e023      	b.n	8005378 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005338:	2b00      	cmp	r3, #0
 800533a:	d009      	beq.n	8005350 <HAL_UART_IRQHandler+0x4f4>
 800533c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005344:	2b00      	cmp	r3, #0
 8005346:	d003      	beq.n	8005350 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 fad2 	bl	80058f2 <UART_Transmit_IT>
    return;
 800534e:	e014      	b.n	800537a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00e      	beq.n	800537a <HAL_UART_IRQHandler+0x51e>
 800535c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005364:	2b00      	cmp	r3, #0
 8005366:	d008      	beq.n	800537a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 fb12 	bl	8005992 <UART_EndTransmit_IT>
    return;
 800536e:	e004      	b.n	800537a <HAL_UART_IRQHandler+0x51e>
    return;
 8005370:	bf00      	nop
 8005372:	e002      	b.n	800537a <HAL_UART_IRQHandler+0x51e>
      return;
 8005374:	bf00      	nop
 8005376:	e000      	b.n	800537a <HAL_UART_IRQHandler+0x51e>
      return;
 8005378:	bf00      	nop
  }
}
 800537a:	37e8      	adds	r7, #232	; 0xe8
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800539c:	bf00      	nop
 800539e:	370c      	adds	r7, #12
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b09c      	sub	sp, #112	; 0x70
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053dc:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d172      	bne.n	80054d2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80053ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ee:	2200      	movs	r2, #0
 80053f0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	330c      	adds	r3, #12
 80053f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053fc:	e853 3f00 	ldrex	r3, [r3]
 8005400:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005404:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005408:	66bb      	str	r3, [r7, #104]	; 0x68
 800540a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	330c      	adds	r3, #12
 8005410:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005412:	65ba      	str	r2, [r7, #88]	; 0x58
 8005414:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005416:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005418:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800541a:	e841 2300 	strex	r3, r2, [r1]
 800541e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005420:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1e5      	bne.n	80053f2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005426:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	3314      	adds	r3, #20
 800542c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005430:	e853 3f00 	ldrex	r3, [r3]
 8005434:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005438:	f023 0301 	bic.w	r3, r3, #1
 800543c:	667b      	str	r3, [r7, #100]	; 0x64
 800543e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	3314      	adds	r3, #20
 8005444:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005446:	647a      	str	r2, [r7, #68]	; 0x44
 8005448:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800544c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800544e:	e841 2300 	strex	r3, r2, [r1]
 8005452:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005454:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1e5      	bne.n	8005426 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800545a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	3314      	adds	r3, #20
 8005460:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	e853 3f00 	ldrex	r3, [r3]
 8005468:	623b      	str	r3, [r7, #32]
   return(result);
 800546a:	6a3b      	ldr	r3, [r7, #32]
 800546c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005470:	663b      	str	r3, [r7, #96]	; 0x60
 8005472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	3314      	adds	r3, #20
 8005478:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800547a:	633a      	str	r2, [r7, #48]	; 0x30
 800547c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e5      	bne.n	800545a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800548e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005490:	2220      	movs	r2, #32
 8005492:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005496:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549a:	2b01      	cmp	r3, #1
 800549c:	d119      	bne.n	80054d2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800549e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	330c      	adds	r3, #12
 80054a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	e853 3f00 	ldrex	r3, [r3]
 80054ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f023 0310 	bic.w	r3, r3, #16
 80054b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	330c      	adds	r3, #12
 80054bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80054be:	61fa      	str	r2, [r7, #28]
 80054c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c2:	69b9      	ldr	r1, [r7, #24]
 80054c4:	69fa      	ldr	r2, [r7, #28]
 80054c6:	e841 2300 	strex	r3, r2, [r1]
 80054ca:	617b      	str	r3, [r7, #20]
   return(result);
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1e5      	bne.n	800549e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054d4:	2200      	movs	r2, #0
 80054d6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d106      	bne.n	80054ee <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054e4:	4619      	mov	r1, r3
 80054e6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80054e8:	f7fc fa36 	bl	8001958 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054ec:	e002      	b.n	80054f4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80054ee:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80054f0:	f7ff ff50 	bl	8005394 <HAL_UART_RxCpltCallback>
}
 80054f4:	bf00      	nop
 80054f6:	3770      	adds	r7, #112	; 0x70
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005508:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2201      	movs	r2, #1
 800550e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005514:	2b01      	cmp	r3, #1
 8005516:	d108      	bne.n	800552a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800551c:	085b      	lsrs	r3, r3, #1
 800551e:	b29b      	uxth	r3, r3
 8005520:	4619      	mov	r1, r3
 8005522:	68f8      	ldr	r0, [r7, #12]
 8005524:	f7fc fa18 	bl	8001958 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005528:	e002      	b.n	8005530 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f7ff ff3c 	bl	80053a8 <HAL_UART_RxHalfCpltCallback>
}
 8005530:	bf00      	nop
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005540:	2300      	movs	r3, #0
 8005542:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005548:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	695b      	ldr	r3, [r3, #20]
 8005550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005554:	2b80      	cmp	r3, #128	; 0x80
 8005556:	bf0c      	ite	eq
 8005558:	2301      	moveq	r3, #1
 800555a:	2300      	movne	r3, #0
 800555c:	b2db      	uxtb	r3, r3
 800555e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b21      	cmp	r3, #33	; 0x21
 800556a:	d108      	bne.n	800557e <UART_DMAError+0x46>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d005      	beq.n	800557e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	2200      	movs	r2, #0
 8005576:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005578:	68b8      	ldr	r0, [r7, #8]
 800557a:	f000 f91b 	bl	80057b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005588:	2b40      	cmp	r3, #64	; 0x40
 800558a:	bf0c      	ite	eq
 800558c:	2301      	moveq	r3, #1
 800558e:	2300      	movne	r3, #0
 8005590:	b2db      	uxtb	r3, r3
 8005592:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b22      	cmp	r3, #34	; 0x22
 800559e:	d108      	bne.n	80055b2 <UART_DMAError+0x7a>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d005      	beq.n	80055b2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2200      	movs	r2, #0
 80055aa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80055ac:	68b8      	ldr	r0, [r7, #8]
 80055ae:	f000 f929 	bl	8005804 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b6:	f043 0210 	orr.w	r2, r3, #16
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055be:	68b8      	ldr	r0, [r7, #8]
 80055c0:	f7ff fefc 	bl	80053bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055c4:	bf00      	nop
 80055c6:	3710      	adds	r7, #16
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	603b      	str	r3, [r7, #0]
 80055d8:	4613      	mov	r3, r2
 80055da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055dc:	e03b      	b.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055de:	6a3b      	ldr	r3, [r7, #32]
 80055e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e4:	d037      	beq.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e6:	f7fc ffab 	bl	8002540 <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	6a3a      	ldr	r2, [r7, #32]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d302      	bcc.n	80055fc <UART_WaitOnFlagUntilTimeout+0x30>
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e03a      	b.n	8005676 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d023      	beq.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b80      	cmp	r3, #128	; 0x80
 8005612:	d020      	beq.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b40      	cmp	r3, #64	; 0x40
 8005618:	d01d      	beq.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0308 	and.w	r3, r3, #8
 8005624:	2b08      	cmp	r3, #8
 8005626:	d116      	bne.n	8005656 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005628:	2300      	movs	r3, #0
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	617b      	str	r3, [r7, #20]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	617b      	str	r3, [r7, #20]
 800563c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800563e:	68f8      	ldr	r0, [r7, #12]
 8005640:	f000 f8e0 	bl	8005804 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2208      	movs	r2, #8
 8005648:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e00f      	b.n	8005676 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	4013      	ands	r3, r2
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	429a      	cmp	r2, r3
 8005664:	bf0c      	ite	eq
 8005666:	2301      	moveq	r3, #1
 8005668:	2300      	movne	r3, #0
 800566a:	b2db      	uxtb	r3, r3
 800566c:	461a      	mov	r2, r3
 800566e:	79fb      	ldrb	r3, [r7, #7]
 8005670:	429a      	cmp	r2, r3
 8005672:	d0b4      	beq.n	80055de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3718      	adds	r7, #24
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
	...

08005680 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b098      	sub	sp, #96	; 0x60
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	4613      	mov	r3, r2
 800568c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	88fa      	ldrh	r2, [r7, #6]
 8005698:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2222      	movs	r2, #34	; 0x22
 80056a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ac:	4a3e      	ldr	r2, [pc, #248]	; (80057a8 <UART_Start_Receive_DMA+0x128>)
 80056ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b4:	4a3d      	ldr	r2, [pc, #244]	; (80057ac <UART_Start_Receive_DMA+0x12c>)
 80056b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056bc:	4a3c      	ldr	r2, [pc, #240]	; (80057b0 <UART_Start_Receive_DMA+0x130>)
 80056be:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056c4:	2200      	movs	r2, #0
 80056c6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80056c8:	f107 0308 	add.w	r3, r7, #8
 80056cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3304      	adds	r3, #4
 80056d8:	4619      	mov	r1, r3
 80056da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	88fb      	ldrh	r3, [r7, #6]
 80056e0:	f7fd fd00 	bl	80030e4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80056e4:	2300      	movs	r3, #0
 80056e6:	613b      	str	r3, [r7, #16]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	613b      	str	r3, [r7, #16]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	613b      	str	r3, [r7, #16]
 80056f8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d019      	beq.n	8005736 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	330c      	adds	r3, #12
 8005708:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005718:	65bb      	str	r3, [r7, #88]	; 0x58
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	330c      	adds	r3, #12
 8005720:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005722:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005724:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005726:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005728:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005730:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e5      	bne.n	8005702 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	3314      	adds	r3, #20
 800573c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005740:	e853 3f00 	ldrex	r3, [r3]
 8005744:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005748:	f043 0301 	orr.w	r3, r3, #1
 800574c:	657b      	str	r3, [r7, #84]	; 0x54
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	3314      	adds	r3, #20
 8005754:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005756:	63ba      	str	r2, [r7, #56]	; 0x38
 8005758:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800575c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800575e:	e841 2300 	strex	r3, r2, [r1]
 8005762:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1e5      	bne.n	8005736 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	3314      	adds	r3, #20
 8005770:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	e853 3f00 	ldrex	r3, [r3]
 8005778:	617b      	str	r3, [r7, #20]
   return(result);
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005780:	653b      	str	r3, [r7, #80]	; 0x50
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3314      	adds	r3, #20
 8005788:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800578a:	627a      	str	r2, [r7, #36]	; 0x24
 800578c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578e:	6a39      	ldr	r1, [r7, #32]
 8005790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005792:	e841 2300 	strex	r3, r2, [r1]
 8005796:	61fb      	str	r3, [r7, #28]
   return(result);
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1e5      	bne.n	800576a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3760      	adds	r7, #96	; 0x60
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	080053d1 	.word	0x080053d1
 80057ac:	080054fd 	.word	0x080054fd
 80057b0:	08005539 	.word	0x08005539

080057b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b089      	sub	sp, #36	; 0x24
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80057d2:	61fb      	str	r3, [r7, #28]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	330c      	adds	r3, #12
 80057da:	69fa      	ldr	r2, [r7, #28]
 80057dc:	61ba      	str	r2, [r7, #24]
 80057de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	6979      	ldr	r1, [r7, #20]
 80057e2:	69ba      	ldr	r2, [r7, #24]
 80057e4:	e841 2300 	strex	r3, r2, [r1]
 80057e8:	613b      	str	r3, [r7, #16]
   return(result);
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e5      	bne.n	80057bc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2220      	movs	r2, #32
 80057f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80057f8:	bf00      	nop
 80057fa:	3724      	adds	r7, #36	; 0x24
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005804:	b480      	push	{r7}
 8005806:	b095      	sub	sp, #84	; 0x54
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	330c      	adds	r3, #12
 8005812:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005816:	e853 3f00 	ldrex	r3, [r3]
 800581a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800581c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800581e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005822:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	330c      	adds	r3, #12
 800582a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800582c:	643a      	str	r2, [r7, #64]	; 0x40
 800582e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005830:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005832:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005834:	e841 2300 	strex	r3, r2, [r1]
 8005838:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800583a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1e5      	bne.n	800580c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	3314      	adds	r3, #20
 8005846:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005848:	6a3b      	ldr	r3, [r7, #32]
 800584a:	e853 3f00 	ldrex	r3, [r3]
 800584e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	f023 0301 	bic.w	r3, r3, #1
 8005856:	64bb      	str	r3, [r7, #72]	; 0x48
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	3314      	adds	r3, #20
 800585e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005860:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005862:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005864:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005866:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005868:	e841 2300 	strex	r3, r2, [r1]
 800586c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1e5      	bne.n	8005840 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005878:	2b01      	cmp	r3, #1
 800587a:	d119      	bne.n	80058b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	330c      	adds	r3, #12
 8005882:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	e853 3f00 	ldrex	r3, [r3]
 800588a:	60bb      	str	r3, [r7, #8]
   return(result);
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f023 0310 	bic.w	r3, r3, #16
 8005892:	647b      	str	r3, [r7, #68]	; 0x44
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	330c      	adds	r3, #12
 800589a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800589c:	61ba      	str	r2, [r7, #24]
 800589e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a0:	6979      	ldr	r1, [r7, #20]
 80058a2:	69ba      	ldr	r2, [r7, #24]
 80058a4:	e841 2300 	strex	r3, r2, [r1]
 80058a8:	613b      	str	r3, [r7, #16]
   return(result);
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d1e5      	bne.n	800587c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80058be:	bf00      	nop
 80058c0:	3754      	adds	r7, #84	; 0x54
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b084      	sub	sp, #16
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058e4:	68f8      	ldr	r0, [r7, #12]
 80058e6:	f7ff fd69 	bl	80053bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058ea:	bf00      	nop
 80058ec:	3710      	adds	r7, #16
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b085      	sub	sp, #20
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b21      	cmp	r3, #33	; 0x21
 8005904:	d13e      	bne.n	8005984 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800590e:	d114      	bne.n	800593a <UART_Transmit_IT+0x48>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d110      	bne.n	800593a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a1b      	ldr	r3, [r3, #32]
 800591c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	881b      	ldrh	r3, [r3, #0]
 8005922:	461a      	mov	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800592c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	1c9a      	adds	r2, r3, #2
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	621a      	str	r2, [r3, #32]
 8005938:	e008      	b.n	800594c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	1c59      	adds	r1, r3, #1
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	6211      	str	r1, [r2, #32]
 8005944:	781a      	ldrb	r2, [r3, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005950:	b29b      	uxth	r3, r3
 8005952:	3b01      	subs	r3, #1
 8005954:	b29b      	uxth	r3, r3
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	4619      	mov	r1, r3
 800595a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10f      	bne.n	8005980 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68da      	ldr	r2, [r3, #12]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800596e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68da      	ldr	r2, [r3, #12]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800597e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005980:	2300      	movs	r3, #0
 8005982:	e000      	b.n	8005986 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005984:	2302      	movs	r3, #2
  }
}
 8005986:	4618      	mov	r0, r3
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005992:	b580      	push	{r7, lr}
 8005994:	b082      	sub	sp, #8
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68da      	ldr	r2, [r3, #12]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7ff fce4 	bl	8005380 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3708      	adds	r7, #8
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b08c      	sub	sp, #48	; 0x30
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	2b22      	cmp	r3, #34	; 0x22
 80059d4:	f040 80ae 	bne.w	8005b34 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059e0:	d117      	bne.n	8005a12 <UART_Receive_IT+0x50>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d113      	bne.n	8005a12 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80059ea:	2300      	movs	r3, #0
 80059ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a00:	b29a      	uxth	r2, r3
 8005a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a04:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a0a:	1c9a      	adds	r2, r3, #2
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	629a      	str	r2, [r3, #40]	; 0x28
 8005a10:	e026      	b.n	8005a60 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a16:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a24:	d007      	beq.n	8005a36 <UART_Receive_IT+0x74>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10a      	bne.n	8005a44 <UART_Receive_IT+0x82>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d106      	bne.n	8005a44 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	b2da      	uxtb	r2, r3
 8005a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a40:	701a      	strb	r2, [r3, #0]
 8005a42:	e008      	b.n	8005a56 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a54:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5a:	1c5a      	adds	r2, r3, #1
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d15d      	bne.n	8005b30 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0220 	bic.w	r2, r2, #32
 8005a82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	695a      	ldr	r2, [r3, #20]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f022 0201 	bic.w	r2, r2, #1
 8005aa2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d135      	bne.n	8005b26 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	330c      	adds	r3, #12
 8005ac6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	e853 3f00 	ldrex	r3, [r3]
 8005ace:	613b      	str	r3, [r7, #16]
   return(result);
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	f023 0310 	bic.w	r3, r3, #16
 8005ad6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	330c      	adds	r3, #12
 8005ade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ae0:	623a      	str	r2, [r7, #32]
 8005ae2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae4:	69f9      	ldr	r1, [r7, #28]
 8005ae6:	6a3a      	ldr	r2, [r7, #32]
 8005ae8:	e841 2300 	strex	r3, r2, [r1]
 8005aec:	61bb      	str	r3, [r7, #24]
   return(result);
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d1e5      	bne.n	8005ac0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0310 	and.w	r3, r3, #16
 8005afe:	2b10      	cmp	r3, #16
 8005b00:	d10a      	bne.n	8005b18 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b02:	2300      	movs	r3, #0
 8005b04:	60fb      	str	r3, [r7, #12]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	60fb      	str	r3, [r7, #12]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	60fb      	str	r3, [r7, #12]
 8005b16:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f7fb ff1a 	bl	8001958 <HAL_UARTEx_RxEventCallback>
 8005b24:	e002      	b.n	8005b2c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f7ff fc34 	bl	8005394 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	e002      	b.n	8005b36 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b30:	2300      	movs	r3, #0
 8005b32:	e000      	b.n	8005b36 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b34:	2302      	movs	r3, #2
  }
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3730      	adds	r7, #48	; 0x30
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
	...

08005b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b44:	b0c0      	sub	sp, #256	; 0x100
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b5c:	68d9      	ldr	r1, [r3, #12]
 8005b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	ea40 0301 	orr.w	r3, r0, r1
 8005b68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b6e:	689a      	ldr	r2, [r3, #8]
 8005b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	431a      	orrs	r2, r3
 8005b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005b98:	f021 010c 	bic.w	r1, r1, #12
 8005b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005ba6:	430b      	orrs	r3, r1
 8005ba8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bba:	6999      	ldr	r1, [r3, #24]
 8005bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	ea40 0301 	orr.w	r3, r0, r1
 8005bc6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	4b8f      	ldr	r3, [pc, #572]	; (8005e0c <UART_SetConfig+0x2cc>)
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d005      	beq.n	8005be0 <UART_SetConfig+0xa0>
 8005bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	4b8d      	ldr	r3, [pc, #564]	; (8005e10 <UART_SetConfig+0x2d0>)
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d104      	bne.n	8005bea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005be0:	f7fe fbb6 	bl	8004350 <HAL_RCC_GetPCLK2Freq>
 8005be4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005be8:	e003      	b.n	8005bf2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bea:	f7fe fb9d 	bl	8004328 <HAL_RCC_GetPCLK1Freq>
 8005bee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bf6:	69db      	ldr	r3, [r3, #28]
 8005bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bfc:	f040 810c 	bne.w	8005e18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c04:	2200      	movs	r2, #0
 8005c06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c0a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005c0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005c12:	4622      	mov	r2, r4
 8005c14:	462b      	mov	r3, r5
 8005c16:	1891      	adds	r1, r2, r2
 8005c18:	65b9      	str	r1, [r7, #88]	; 0x58
 8005c1a:	415b      	adcs	r3, r3
 8005c1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005c22:	4621      	mov	r1, r4
 8005c24:	eb12 0801 	adds.w	r8, r2, r1
 8005c28:	4629      	mov	r1, r5
 8005c2a:	eb43 0901 	adc.w	r9, r3, r1
 8005c2e:	f04f 0200 	mov.w	r2, #0
 8005c32:	f04f 0300 	mov.w	r3, #0
 8005c36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c42:	4690      	mov	r8, r2
 8005c44:	4699      	mov	r9, r3
 8005c46:	4623      	mov	r3, r4
 8005c48:	eb18 0303 	adds.w	r3, r8, r3
 8005c4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005c50:	462b      	mov	r3, r5
 8005c52:	eb49 0303 	adc.w	r3, r9, r3
 8005c56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005c66:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005c6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005c6e:	460b      	mov	r3, r1
 8005c70:	18db      	adds	r3, r3, r3
 8005c72:	653b      	str	r3, [r7, #80]	; 0x50
 8005c74:	4613      	mov	r3, r2
 8005c76:	eb42 0303 	adc.w	r3, r2, r3
 8005c7a:	657b      	str	r3, [r7, #84]	; 0x54
 8005c7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005c80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005c84:	f7fb f926 	bl	8000ed4 <__aeabi_uldivmod>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	4b61      	ldr	r3, [pc, #388]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005c8e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c92:	095b      	lsrs	r3, r3, #5
 8005c94:	011c      	lsls	r4, r3, #4
 8005c96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ca0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005ca4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005ca8:	4642      	mov	r2, r8
 8005caa:	464b      	mov	r3, r9
 8005cac:	1891      	adds	r1, r2, r2
 8005cae:	64b9      	str	r1, [r7, #72]	; 0x48
 8005cb0:	415b      	adcs	r3, r3
 8005cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005cb8:	4641      	mov	r1, r8
 8005cba:	eb12 0a01 	adds.w	sl, r2, r1
 8005cbe:	4649      	mov	r1, r9
 8005cc0:	eb43 0b01 	adc.w	fp, r3, r1
 8005cc4:	f04f 0200 	mov.w	r2, #0
 8005cc8:	f04f 0300 	mov.w	r3, #0
 8005ccc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cd8:	4692      	mov	sl, r2
 8005cda:	469b      	mov	fp, r3
 8005cdc:	4643      	mov	r3, r8
 8005cde:	eb1a 0303 	adds.w	r3, sl, r3
 8005ce2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005ce6:	464b      	mov	r3, r9
 8005ce8:	eb4b 0303 	adc.w	r3, fp, r3
 8005cec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005cfc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005d00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005d04:	460b      	mov	r3, r1
 8005d06:	18db      	adds	r3, r3, r3
 8005d08:	643b      	str	r3, [r7, #64]	; 0x40
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	eb42 0303 	adc.w	r3, r2, r3
 8005d10:	647b      	str	r3, [r7, #68]	; 0x44
 8005d12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005d1a:	f7fb f8db 	bl	8000ed4 <__aeabi_uldivmod>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	460b      	mov	r3, r1
 8005d22:	4611      	mov	r1, r2
 8005d24:	4b3b      	ldr	r3, [pc, #236]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005d26:	fba3 2301 	umull	r2, r3, r3, r1
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	2264      	movs	r2, #100	; 0x64
 8005d2e:	fb02 f303 	mul.w	r3, r2, r3
 8005d32:	1acb      	subs	r3, r1, r3
 8005d34:	00db      	lsls	r3, r3, #3
 8005d36:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005d3a:	4b36      	ldr	r3, [pc, #216]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005d3c:	fba3 2302 	umull	r2, r3, r3, r2
 8005d40:	095b      	lsrs	r3, r3, #5
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005d48:	441c      	add	r4, r3
 8005d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d54:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005d58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005d5c:	4642      	mov	r2, r8
 8005d5e:	464b      	mov	r3, r9
 8005d60:	1891      	adds	r1, r2, r2
 8005d62:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d64:	415b      	adcs	r3, r3
 8005d66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d6c:	4641      	mov	r1, r8
 8005d6e:	1851      	adds	r1, r2, r1
 8005d70:	6339      	str	r1, [r7, #48]	; 0x30
 8005d72:	4649      	mov	r1, r9
 8005d74:	414b      	adcs	r3, r1
 8005d76:	637b      	str	r3, [r7, #52]	; 0x34
 8005d78:	f04f 0200 	mov.w	r2, #0
 8005d7c:	f04f 0300 	mov.w	r3, #0
 8005d80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005d84:	4659      	mov	r1, fp
 8005d86:	00cb      	lsls	r3, r1, #3
 8005d88:	4651      	mov	r1, sl
 8005d8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d8e:	4651      	mov	r1, sl
 8005d90:	00ca      	lsls	r2, r1, #3
 8005d92:	4610      	mov	r0, r2
 8005d94:	4619      	mov	r1, r3
 8005d96:	4603      	mov	r3, r0
 8005d98:	4642      	mov	r2, r8
 8005d9a:	189b      	adds	r3, r3, r2
 8005d9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005da0:	464b      	mov	r3, r9
 8005da2:	460a      	mov	r2, r1
 8005da4:	eb42 0303 	adc.w	r3, r2, r3
 8005da8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005db8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005dbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	18db      	adds	r3, r3, r3
 8005dc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	eb42 0303 	adc.w	r3, r2, r3
 8005dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005dce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005dd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005dd6:	f7fb f87d 	bl	8000ed4 <__aeabi_uldivmod>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	4b0d      	ldr	r3, [pc, #52]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005de0:	fba3 1302 	umull	r1, r3, r3, r2
 8005de4:	095b      	lsrs	r3, r3, #5
 8005de6:	2164      	movs	r1, #100	; 0x64
 8005de8:	fb01 f303 	mul.w	r3, r1, r3
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	3332      	adds	r3, #50	; 0x32
 8005df2:	4a08      	ldr	r2, [pc, #32]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005df4:	fba2 2303 	umull	r2, r3, r2, r3
 8005df8:	095b      	lsrs	r3, r3, #5
 8005dfa:	f003 0207 	and.w	r2, r3, #7
 8005dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4422      	add	r2, r4
 8005e06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e08:	e106      	b.n	8006018 <UART_SetConfig+0x4d8>
 8005e0a:	bf00      	nop
 8005e0c:	40011000 	.word	0x40011000
 8005e10:	40011400 	.word	0x40011400
 8005e14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005e22:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005e26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005e2a:	4642      	mov	r2, r8
 8005e2c:	464b      	mov	r3, r9
 8005e2e:	1891      	adds	r1, r2, r2
 8005e30:	6239      	str	r1, [r7, #32]
 8005e32:	415b      	adcs	r3, r3
 8005e34:	627b      	str	r3, [r7, #36]	; 0x24
 8005e36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e3a:	4641      	mov	r1, r8
 8005e3c:	1854      	adds	r4, r2, r1
 8005e3e:	4649      	mov	r1, r9
 8005e40:	eb43 0501 	adc.w	r5, r3, r1
 8005e44:	f04f 0200 	mov.w	r2, #0
 8005e48:	f04f 0300 	mov.w	r3, #0
 8005e4c:	00eb      	lsls	r3, r5, #3
 8005e4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e52:	00e2      	lsls	r2, r4, #3
 8005e54:	4614      	mov	r4, r2
 8005e56:	461d      	mov	r5, r3
 8005e58:	4643      	mov	r3, r8
 8005e5a:	18e3      	adds	r3, r4, r3
 8005e5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005e60:	464b      	mov	r3, r9
 8005e62:	eb45 0303 	adc.w	r3, r5, r3
 8005e66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005e76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005e7a:	f04f 0200 	mov.w	r2, #0
 8005e7e:	f04f 0300 	mov.w	r3, #0
 8005e82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005e86:	4629      	mov	r1, r5
 8005e88:	008b      	lsls	r3, r1, #2
 8005e8a:	4621      	mov	r1, r4
 8005e8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e90:	4621      	mov	r1, r4
 8005e92:	008a      	lsls	r2, r1, #2
 8005e94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005e98:	f7fb f81c 	bl	8000ed4 <__aeabi_uldivmod>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4b60      	ldr	r3, [pc, #384]	; (8006024 <UART_SetConfig+0x4e4>)
 8005ea2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ea6:	095b      	lsrs	r3, r3, #5
 8005ea8:	011c      	lsls	r4, r3, #4
 8005eaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005eb4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005eb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005ebc:	4642      	mov	r2, r8
 8005ebe:	464b      	mov	r3, r9
 8005ec0:	1891      	adds	r1, r2, r2
 8005ec2:	61b9      	str	r1, [r7, #24]
 8005ec4:	415b      	adcs	r3, r3
 8005ec6:	61fb      	str	r3, [r7, #28]
 8005ec8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ecc:	4641      	mov	r1, r8
 8005ece:	1851      	adds	r1, r2, r1
 8005ed0:	6139      	str	r1, [r7, #16]
 8005ed2:	4649      	mov	r1, r9
 8005ed4:	414b      	adcs	r3, r1
 8005ed6:	617b      	str	r3, [r7, #20]
 8005ed8:	f04f 0200 	mov.w	r2, #0
 8005edc:	f04f 0300 	mov.w	r3, #0
 8005ee0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ee4:	4659      	mov	r1, fp
 8005ee6:	00cb      	lsls	r3, r1, #3
 8005ee8:	4651      	mov	r1, sl
 8005eea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005eee:	4651      	mov	r1, sl
 8005ef0:	00ca      	lsls	r2, r1, #3
 8005ef2:	4610      	mov	r0, r2
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	4642      	mov	r2, r8
 8005efa:	189b      	adds	r3, r3, r2
 8005efc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005f00:	464b      	mov	r3, r9
 8005f02:	460a      	mov	r2, r1
 8005f04:	eb42 0303 	adc.w	r3, r2, r3
 8005f08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f16:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005f24:	4649      	mov	r1, r9
 8005f26:	008b      	lsls	r3, r1, #2
 8005f28:	4641      	mov	r1, r8
 8005f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f2e:	4641      	mov	r1, r8
 8005f30:	008a      	lsls	r2, r1, #2
 8005f32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005f36:	f7fa ffcd 	bl	8000ed4 <__aeabi_uldivmod>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	4611      	mov	r1, r2
 8005f40:	4b38      	ldr	r3, [pc, #224]	; (8006024 <UART_SetConfig+0x4e4>)
 8005f42:	fba3 2301 	umull	r2, r3, r3, r1
 8005f46:	095b      	lsrs	r3, r3, #5
 8005f48:	2264      	movs	r2, #100	; 0x64
 8005f4a:	fb02 f303 	mul.w	r3, r2, r3
 8005f4e:	1acb      	subs	r3, r1, r3
 8005f50:	011b      	lsls	r3, r3, #4
 8005f52:	3332      	adds	r3, #50	; 0x32
 8005f54:	4a33      	ldr	r2, [pc, #204]	; (8006024 <UART_SetConfig+0x4e4>)
 8005f56:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5a:	095b      	lsrs	r3, r3, #5
 8005f5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f60:	441c      	add	r4, r3
 8005f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f66:	2200      	movs	r2, #0
 8005f68:	673b      	str	r3, [r7, #112]	; 0x70
 8005f6a:	677a      	str	r2, [r7, #116]	; 0x74
 8005f6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005f70:	4642      	mov	r2, r8
 8005f72:	464b      	mov	r3, r9
 8005f74:	1891      	adds	r1, r2, r2
 8005f76:	60b9      	str	r1, [r7, #8]
 8005f78:	415b      	adcs	r3, r3
 8005f7a:	60fb      	str	r3, [r7, #12]
 8005f7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f80:	4641      	mov	r1, r8
 8005f82:	1851      	adds	r1, r2, r1
 8005f84:	6039      	str	r1, [r7, #0]
 8005f86:	4649      	mov	r1, r9
 8005f88:	414b      	adcs	r3, r1
 8005f8a:	607b      	str	r3, [r7, #4]
 8005f8c:	f04f 0200 	mov.w	r2, #0
 8005f90:	f04f 0300 	mov.w	r3, #0
 8005f94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f98:	4659      	mov	r1, fp
 8005f9a:	00cb      	lsls	r3, r1, #3
 8005f9c:	4651      	mov	r1, sl
 8005f9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fa2:	4651      	mov	r1, sl
 8005fa4:	00ca      	lsls	r2, r1, #3
 8005fa6:	4610      	mov	r0, r2
 8005fa8:	4619      	mov	r1, r3
 8005faa:	4603      	mov	r3, r0
 8005fac:	4642      	mov	r2, r8
 8005fae:	189b      	adds	r3, r3, r2
 8005fb0:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fb2:	464b      	mov	r3, r9
 8005fb4:	460a      	mov	r2, r1
 8005fb6:	eb42 0303 	adc.w	r3, r2, r3
 8005fba:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	663b      	str	r3, [r7, #96]	; 0x60
 8005fc6:	667a      	str	r2, [r7, #100]	; 0x64
 8005fc8:	f04f 0200 	mov.w	r2, #0
 8005fcc:	f04f 0300 	mov.w	r3, #0
 8005fd0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005fd4:	4649      	mov	r1, r9
 8005fd6:	008b      	lsls	r3, r1, #2
 8005fd8:	4641      	mov	r1, r8
 8005fda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fde:	4641      	mov	r1, r8
 8005fe0:	008a      	lsls	r2, r1, #2
 8005fe2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005fe6:	f7fa ff75 	bl	8000ed4 <__aeabi_uldivmod>
 8005fea:	4602      	mov	r2, r0
 8005fec:	460b      	mov	r3, r1
 8005fee:	4b0d      	ldr	r3, [pc, #52]	; (8006024 <UART_SetConfig+0x4e4>)
 8005ff0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ff4:	095b      	lsrs	r3, r3, #5
 8005ff6:	2164      	movs	r1, #100	; 0x64
 8005ff8:	fb01 f303 	mul.w	r3, r1, r3
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	011b      	lsls	r3, r3, #4
 8006000:	3332      	adds	r3, #50	; 0x32
 8006002:	4a08      	ldr	r2, [pc, #32]	; (8006024 <UART_SetConfig+0x4e4>)
 8006004:	fba2 2303 	umull	r2, r3, r2, r3
 8006008:	095b      	lsrs	r3, r3, #5
 800600a:	f003 020f 	and.w	r2, r3, #15
 800600e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4422      	add	r2, r4
 8006016:	609a      	str	r2, [r3, #8]
}
 8006018:	bf00      	nop
 800601a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800601e:	46bd      	mov	sp, r7
 8006020:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006024:	51eb851f 	.word	0x51eb851f

08006028 <__cvt>:
 8006028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800602c:	ec55 4b10 	vmov	r4, r5, d0
 8006030:	2d00      	cmp	r5, #0
 8006032:	460e      	mov	r6, r1
 8006034:	4619      	mov	r1, r3
 8006036:	462b      	mov	r3, r5
 8006038:	bfbb      	ittet	lt
 800603a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800603e:	461d      	movlt	r5, r3
 8006040:	2300      	movge	r3, #0
 8006042:	232d      	movlt	r3, #45	; 0x2d
 8006044:	700b      	strb	r3, [r1, #0]
 8006046:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006048:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800604c:	4691      	mov	r9, r2
 800604e:	f023 0820 	bic.w	r8, r3, #32
 8006052:	bfbc      	itt	lt
 8006054:	4622      	movlt	r2, r4
 8006056:	4614      	movlt	r4, r2
 8006058:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800605c:	d005      	beq.n	800606a <__cvt+0x42>
 800605e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006062:	d100      	bne.n	8006066 <__cvt+0x3e>
 8006064:	3601      	adds	r6, #1
 8006066:	2102      	movs	r1, #2
 8006068:	e000      	b.n	800606c <__cvt+0x44>
 800606a:	2103      	movs	r1, #3
 800606c:	ab03      	add	r3, sp, #12
 800606e:	9301      	str	r3, [sp, #4]
 8006070:	ab02      	add	r3, sp, #8
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	ec45 4b10 	vmov	d0, r4, r5
 8006078:	4653      	mov	r3, sl
 800607a:	4632      	mov	r2, r6
 800607c:	f001 f880 	bl	8007180 <_dtoa_r>
 8006080:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006084:	4607      	mov	r7, r0
 8006086:	d102      	bne.n	800608e <__cvt+0x66>
 8006088:	f019 0f01 	tst.w	r9, #1
 800608c:	d022      	beq.n	80060d4 <__cvt+0xac>
 800608e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006092:	eb07 0906 	add.w	r9, r7, r6
 8006096:	d110      	bne.n	80060ba <__cvt+0x92>
 8006098:	783b      	ldrb	r3, [r7, #0]
 800609a:	2b30      	cmp	r3, #48	; 0x30
 800609c:	d10a      	bne.n	80060b4 <__cvt+0x8c>
 800609e:	2200      	movs	r2, #0
 80060a0:	2300      	movs	r3, #0
 80060a2:	4620      	mov	r0, r4
 80060a4:	4629      	mov	r1, r5
 80060a6:	f7fa fd27 	bl	8000af8 <__aeabi_dcmpeq>
 80060aa:	b918      	cbnz	r0, 80060b4 <__cvt+0x8c>
 80060ac:	f1c6 0601 	rsb	r6, r6, #1
 80060b0:	f8ca 6000 	str.w	r6, [sl]
 80060b4:	f8da 3000 	ldr.w	r3, [sl]
 80060b8:	4499      	add	r9, r3
 80060ba:	2200      	movs	r2, #0
 80060bc:	2300      	movs	r3, #0
 80060be:	4620      	mov	r0, r4
 80060c0:	4629      	mov	r1, r5
 80060c2:	f7fa fd19 	bl	8000af8 <__aeabi_dcmpeq>
 80060c6:	b108      	cbz	r0, 80060cc <__cvt+0xa4>
 80060c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80060cc:	2230      	movs	r2, #48	; 0x30
 80060ce:	9b03      	ldr	r3, [sp, #12]
 80060d0:	454b      	cmp	r3, r9
 80060d2:	d307      	bcc.n	80060e4 <__cvt+0xbc>
 80060d4:	9b03      	ldr	r3, [sp, #12]
 80060d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060d8:	1bdb      	subs	r3, r3, r7
 80060da:	4638      	mov	r0, r7
 80060dc:	6013      	str	r3, [r2, #0]
 80060de:	b004      	add	sp, #16
 80060e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e4:	1c59      	adds	r1, r3, #1
 80060e6:	9103      	str	r1, [sp, #12]
 80060e8:	701a      	strb	r2, [r3, #0]
 80060ea:	e7f0      	b.n	80060ce <__cvt+0xa6>

080060ec <__exponent>:
 80060ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060ee:	4603      	mov	r3, r0
 80060f0:	2900      	cmp	r1, #0
 80060f2:	bfb8      	it	lt
 80060f4:	4249      	neglt	r1, r1
 80060f6:	f803 2b02 	strb.w	r2, [r3], #2
 80060fa:	bfb4      	ite	lt
 80060fc:	222d      	movlt	r2, #45	; 0x2d
 80060fe:	222b      	movge	r2, #43	; 0x2b
 8006100:	2909      	cmp	r1, #9
 8006102:	7042      	strb	r2, [r0, #1]
 8006104:	dd2a      	ble.n	800615c <__exponent+0x70>
 8006106:	f10d 0207 	add.w	r2, sp, #7
 800610a:	4617      	mov	r7, r2
 800610c:	260a      	movs	r6, #10
 800610e:	4694      	mov	ip, r2
 8006110:	fb91 f5f6 	sdiv	r5, r1, r6
 8006114:	fb06 1415 	mls	r4, r6, r5, r1
 8006118:	3430      	adds	r4, #48	; 0x30
 800611a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800611e:	460c      	mov	r4, r1
 8006120:	2c63      	cmp	r4, #99	; 0x63
 8006122:	f102 32ff 	add.w	r2, r2, #4294967295
 8006126:	4629      	mov	r1, r5
 8006128:	dcf1      	bgt.n	800610e <__exponent+0x22>
 800612a:	3130      	adds	r1, #48	; 0x30
 800612c:	f1ac 0402 	sub.w	r4, ip, #2
 8006130:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006134:	1c41      	adds	r1, r0, #1
 8006136:	4622      	mov	r2, r4
 8006138:	42ba      	cmp	r2, r7
 800613a:	d30a      	bcc.n	8006152 <__exponent+0x66>
 800613c:	f10d 0209 	add.w	r2, sp, #9
 8006140:	eba2 020c 	sub.w	r2, r2, ip
 8006144:	42bc      	cmp	r4, r7
 8006146:	bf88      	it	hi
 8006148:	2200      	movhi	r2, #0
 800614a:	4413      	add	r3, r2
 800614c:	1a18      	subs	r0, r3, r0
 800614e:	b003      	add	sp, #12
 8006150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006152:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006156:	f801 5f01 	strb.w	r5, [r1, #1]!
 800615a:	e7ed      	b.n	8006138 <__exponent+0x4c>
 800615c:	2330      	movs	r3, #48	; 0x30
 800615e:	3130      	adds	r1, #48	; 0x30
 8006160:	7083      	strb	r3, [r0, #2]
 8006162:	70c1      	strb	r1, [r0, #3]
 8006164:	1d03      	adds	r3, r0, #4
 8006166:	e7f1      	b.n	800614c <__exponent+0x60>

08006168 <_printf_float>:
 8006168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800616c:	ed2d 8b02 	vpush	{d8}
 8006170:	b08d      	sub	sp, #52	; 0x34
 8006172:	460c      	mov	r4, r1
 8006174:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006178:	4616      	mov	r6, r2
 800617a:	461f      	mov	r7, r3
 800617c:	4605      	mov	r5, r0
 800617e:	f000 fef7 	bl	8006f70 <_localeconv_r>
 8006182:	f8d0 a000 	ldr.w	sl, [r0]
 8006186:	4650      	mov	r0, sl
 8006188:	f7fa f88a 	bl	80002a0 <strlen>
 800618c:	2300      	movs	r3, #0
 800618e:	930a      	str	r3, [sp, #40]	; 0x28
 8006190:	6823      	ldr	r3, [r4, #0]
 8006192:	9305      	str	r3, [sp, #20]
 8006194:	f8d8 3000 	ldr.w	r3, [r8]
 8006198:	f894 b018 	ldrb.w	fp, [r4, #24]
 800619c:	3307      	adds	r3, #7
 800619e:	f023 0307 	bic.w	r3, r3, #7
 80061a2:	f103 0208 	add.w	r2, r3, #8
 80061a6:	f8c8 2000 	str.w	r2, [r8]
 80061aa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80061b2:	9307      	str	r3, [sp, #28]
 80061b4:	f8cd 8018 	str.w	r8, [sp, #24]
 80061b8:	ee08 0a10 	vmov	s16, r0
 80061bc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80061c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061c4:	4b9e      	ldr	r3, [pc, #632]	; (8006440 <_printf_float+0x2d8>)
 80061c6:	f04f 32ff 	mov.w	r2, #4294967295
 80061ca:	f7fa fcc7 	bl	8000b5c <__aeabi_dcmpun>
 80061ce:	bb88      	cbnz	r0, 8006234 <_printf_float+0xcc>
 80061d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061d4:	4b9a      	ldr	r3, [pc, #616]	; (8006440 <_printf_float+0x2d8>)
 80061d6:	f04f 32ff 	mov.w	r2, #4294967295
 80061da:	f7fa fca1 	bl	8000b20 <__aeabi_dcmple>
 80061de:	bb48      	cbnz	r0, 8006234 <_printf_float+0xcc>
 80061e0:	2200      	movs	r2, #0
 80061e2:	2300      	movs	r3, #0
 80061e4:	4640      	mov	r0, r8
 80061e6:	4649      	mov	r1, r9
 80061e8:	f7fa fc90 	bl	8000b0c <__aeabi_dcmplt>
 80061ec:	b110      	cbz	r0, 80061f4 <_printf_float+0x8c>
 80061ee:	232d      	movs	r3, #45	; 0x2d
 80061f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061f4:	4a93      	ldr	r2, [pc, #588]	; (8006444 <_printf_float+0x2dc>)
 80061f6:	4b94      	ldr	r3, [pc, #592]	; (8006448 <_printf_float+0x2e0>)
 80061f8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80061fc:	bf94      	ite	ls
 80061fe:	4690      	movls	r8, r2
 8006200:	4698      	movhi	r8, r3
 8006202:	2303      	movs	r3, #3
 8006204:	6123      	str	r3, [r4, #16]
 8006206:	9b05      	ldr	r3, [sp, #20]
 8006208:	f023 0304 	bic.w	r3, r3, #4
 800620c:	6023      	str	r3, [r4, #0]
 800620e:	f04f 0900 	mov.w	r9, #0
 8006212:	9700      	str	r7, [sp, #0]
 8006214:	4633      	mov	r3, r6
 8006216:	aa0b      	add	r2, sp, #44	; 0x2c
 8006218:	4621      	mov	r1, r4
 800621a:	4628      	mov	r0, r5
 800621c:	f000 f9da 	bl	80065d4 <_printf_common>
 8006220:	3001      	adds	r0, #1
 8006222:	f040 8090 	bne.w	8006346 <_printf_float+0x1de>
 8006226:	f04f 30ff 	mov.w	r0, #4294967295
 800622a:	b00d      	add	sp, #52	; 0x34
 800622c:	ecbd 8b02 	vpop	{d8}
 8006230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006234:	4642      	mov	r2, r8
 8006236:	464b      	mov	r3, r9
 8006238:	4640      	mov	r0, r8
 800623a:	4649      	mov	r1, r9
 800623c:	f7fa fc8e 	bl	8000b5c <__aeabi_dcmpun>
 8006240:	b140      	cbz	r0, 8006254 <_printf_float+0xec>
 8006242:	464b      	mov	r3, r9
 8006244:	2b00      	cmp	r3, #0
 8006246:	bfbc      	itt	lt
 8006248:	232d      	movlt	r3, #45	; 0x2d
 800624a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800624e:	4a7f      	ldr	r2, [pc, #508]	; (800644c <_printf_float+0x2e4>)
 8006250:	4b7f      	ldr	r3, [pc, #508]	; (8006450 <_printf_float+0x2e8>)
 8006252:	e7d1      	b.n	80061f8 <_printf_float+0x90>
 8006254:	6863      	ldr	r3, [r4, #4]
 8006256:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800625a:	9206      	str	r2, [sp, #24]
 800625c:	1c5a      	adds	r2, r3, #1
 800625e:	d13f      	bne.n	80062e0 <_printf_float+0x178>
 8006260:	2306      	movs	r3, #6
 8006262:	6063      	str	r3, [r4, #4]
 8006264:	9b05      	ldr	r3, [sp, #20]
 8006266:	6861      	ldr	r1, [r4, #4]
 8006268:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800626c:	2300      	movs	r3, #0
 800626e:	9303      	str	r3, [sp, #12]
 8006270:	ab0a      	add	r3, sp, #40	; 0x28
 8006272:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006276:	ab09      	add	r3, sp, #36	; 0x24
 8006278:	ec49 8b10 	vmov	d0, r8, r9
 800627c:	9300      	str	r3, [sp, #0]
 800627e:	6022      	str	r2, [r4, #0]
 8006280:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006284:	4628      	mov	r0, r5
 8006286:	f7ff fecf 	bl	8006028 <__cvt>
 800628a:	9b06      	ldr	r3, [sp, #24]
 800628c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800628e:	2b47      	cmp	r3, #71	; 0x47
 8006290:	4680      	mov	r8, r0
 8006292:	d108      	bne.n	80062a6 <_printf_float+0x13e>
 8006294:	1cc8      	adds	r0, r1, #3
 8006296:	db02      	blt.n	800629e <_printf_float+0x136>
 8006298:	6863      	ldr	r3, [r4, #4]
 800629a:	4299      	cmp	r1, r3
 800629c:	dd41      	ble.n	8006322 <_printf_float+0x1ba>
 800629e:	f1ab 0302 	sub.w	r3, fp, #2
 80062a2:	fa5f fb83 	uxtb.w	fp, r3
 80062a6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80062aa:	d820      	bhi.n	80062ee <_printf_float+0x186>
 80062ac:	3901      	subs	r1, #1
 80062ae:	465a      	mov	r2, fp
 80062b0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80062b4:	9109      	str	r1, [sp, #36]	; 0x24
 80062b6:	f7ff ff19 	bl	80060ec <__exponent>
 80062ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062bc:	1813      	adds	r3, r2, r0
 80062be:	2a01      	cmp	r2, #1
 80062c0:	4681      	mov	r9, r0
 80062c2:	6123      	str	r3, [r4, #16]
 80062c4:	dc02      	bgt.n	80062cc <_printf_float+0x164>
 80062c6:	6822      	ldr	r2, [r4, #0]
 80062c8:	07d2      	lsls	r2, r2, #31
 80062ca:	d501      	bpl.n	80062d0 <_printf_float+0x168>
 80062cc:	3301      	adds	r3, #1
 80062ce:	6123      	str	r3, [r4, #16]
 80062d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d09c      	beq.n	8006212 <_printf_float+0xaa>
 80062d8:	232d      	movs	r3, #45	; 0x2d
 80062da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062de:	e798      	b.n	8006212 <_printf_float+0xaa>
 80062e0:	9a06      	ldr	r2, [sp, #24]
 80062e2:	2a47      	cmp	r2, #71	; 0x47
 80062e4:	d1be      	bne.n	8006264 <_printf_float+0xfc>
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1bc      	bne.n	8006264 <_printf_float+0xfc>
 80062ea:	2301      	movs	r3, #1
 80062ec:	e7b9      	b.n	8006262 <_printf_float+0xfa>
 80062ee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80062f2:	d118      	bne.n	8006326 <_printf_float+0x1be>
 80062f4:	2900      	cmp	r1, #0
 80062f6:	6863      	ldr	r3, [r4, #4]
 80062f8:	dd0b      	ble.n	8006312 <_printf_float+0x1aa>
 80062fa:	6121      	str	r1, [r4, #16]
 80062fc:	b913      	cbnz	r3, 8006304 <_printf_float+0x19c>
 80062fe:	6822      	ldr	r2, [r4, #0]
 8006300:	07d0      	lsls	r0, r2, #31
 8006302:	d502      	bpl.n	800630a <_printf_float+0x1a2>
 8006304:	3301      	adds	r3, #1
 8006306:	440b      	add	r3, r1
 8006308:	6123      	str	r3, [r4, #16]
 800630a:	65a1      	str	r1, [r4, #88]	; 0x58
 800630c:	f04f 0900 	mov.w	r9, #0
 8006310:	e7de      	b.n	80062d0 <_printf_float+0x168>
 8006312:	b913      	cbnz	r3, 800631a <_printf_float+0x1b2>
 8006314:	6822      	ldr	r2, [r4, #0]
 8006316:	07d2      	lsls	r2, r2, #31
 8006318:	d501      	bpl.n	800631e <_printf_float+0x1b6>
 800631a:	3302      	adds	r3, #2
 800631c:	e7f4      	b.n	8006308 <_printf_float+0x1a0>
 800631e:	2301      	movs	r3, #1
 8006320:	e7f2      	b.n	8006308 <_printf_float+0x1a0>
 8006322:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006328:	4299      	cmp	r1, r3
 800632a:	db05      	blt.n	8006338 <_printf_float+0x1d0>
 800632c:	6823      	ldr	r3, [r4, #0]
 800632e:	6121      	str	r1, [r4, #16]
 8006330:	07d8      	lsls	r0, r3, #31
 8006332:	d5ea      	bpl.n	800630a <_printf_float+0x1a2>
 8006334:	1c4b      	adds	r3, r1, #1
 8006336:	e7e7      	b.n	8006308 <_printf_float+0x1a0>
 8006338:	2900      	cmp	r1, #0
 800633a:	bfd4      	ite	le
 800633c:	f1c1 0202 	rsble	r2, r1, #2
 8006340:	2201      	movgt	r2, #1
 8006342:	4413      	add	r3, r2
 8006344:	e7e0      	b.n	8006308 <_printf_float+0x1a0>
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	055a      	lsls	r2, r3, #21
 800634a:	d407      	bmi.n	800635c <_printf_float+0x1f4>
 800634c:	6923      	ldr	r3, [r4, #16]
 800634e:	4642      	mov	r2, r8
 8006350:	4631      	mov	r1, r6
 8006352:	4628      	mov	r0, r5
 8006354:	47b8      	blx	r7
 8006356:	3001      	adds	r0, #1
 8006358:	d12c      	bne.n	80063b4 <_printf_float+0x24c>
 800635a:	e764      	b.n	8006226 <_printf_float+0xbe>
 800635c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006360:	f240 80e0 	bls.w	8006524 <_printf_float+0x3bc>
 8006364:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006368:	2200      	movs	r2, #0
 800636a:	2300      	movs	r3, #0
 800636c:	f7fa fbc4 	bl	8000af8 <__aeabi_dcmpeq>
 8006370:	2800      	cmp	r0, #0
 8006372:	d034      	beq.n	80063de <_printf_float+0x276>
 8006374:	4a37      	ldr	r2, [pc, #220]	; (8006454 <_printf_float+0x2ec>)
 8006376:	2301      	movs	r3, #1
 8006378:	4631      	mov	r1, r6
 800637a:	4628      	mov	r0, r5
 800637c:	47b8      	blx	r7
 800637e:	3001      	adds	r0, #1
 8006380:	f43f af51 	beq.w	8006226 <_printf_float+0xbe>
 8006384:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006388:	429a      	cmp	r2, r3
 800638a:	db02      	blt.n	8006392 <_printf_float+0x22a>
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	07d8      	lsls	r0, r3, #31
 8006390:	d510      	bpl.n	80063b4 <_printf_float+0x24c>
 8006392:	ee18 3a10 	vmov	r3, s16
 8006396:	4652      	mov	r2, sl
 8006398:	4631      	mov	r1, r6
 800639a:	4628      	mov	r0, r5
 800639c:	47b8      	blx	r7
 800639e:	3001      	adds	r0, #1
 80063a0:	f43f af41 	beq.w	8006226 <_printf_float+0xbe>
 80063a4:	f04f 0800 	mov.w	r8, #0
 80063a8:	f104 091a 	add.w	r9, r4, #26
 80063ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ae:	3b01      	subs	r3, #1
 80063b0:	4543      	cmp	r3, r8
 80063b2:	dc09      	bgt.n	80063c8 <_printf_float+0x260>
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	079b      	lsls	r3, r3, #30
 80063b8:	f100 8107 	bmi.w	80065ca <_printf_float+0x462>
 80063bc:	68e0      	ldr	r0, [r4, #12]
 80063be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063c0:	4298      	cmp	r0, r3
 80063c2:	bfb8      	it	lt
 80063c4:	4618      	movlt	r0, r3
 80063c6:	e730      	b.n	800622a <_printf_float+0xc2>
 80063c8:	2301      	movs	r3, #1
 80063ca:	464a      	mov	r2, r9
 80063cc:	4631      	mov	r1, r6
 80063ce:	4628      	mov	r0, r5
 80063d0:	47b8      	blx	r7
 80063d2:	3001      	adds	r0, #1
 80063d4:	f43f af27 	beq.w	8006226 <_printf_float+0xbe>
 80063d8:	f108 0801 	add.w	r8, r8, #1
 80063dc:	e7e6      	b.n	80063ac <_printf_float+0x244>
 80063de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	dc39      	bgt.n	8006458 <_printf_float+0x2f0>
 80063e4:	4a1b      	ldr	r2, [pc, #108]	; (8006454 <_printf_float+0x2ec>)
 80063e6:	2301      	movs	r3, #1
 80063e8:	4631      	mov	r1, r6
 80063ea:	4628      	mov	r0, r5
 80063ec:	47b8      	blx	r7
 80063ee:	3001      	adds	r0, #1
 80063f0:	f43f af19 	beq.w	8006226 <_printf_float+0xbe>
 80063f4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80063f8:	4313      	orrs	r3, r2
 80063fa:	d102      	bne.n	8006402 <_printf_float+0x29a>
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	07d9      	lsls	r1, r3, #31
 8006400:	d5d8      	bpl.n	80063b4 <_printf_float+0x24c>
 8006402:	ee18 3a10 	vmov	r3, s16
 8006406:	4652      	mov	r2, sl
 8006408:	4631      	mov	r1, r6
 800640a:	4628      	mov	r0, r5
 800640c:	47b8      	blx	r7
 800640e:	3001      	adds	r0, #1
 8006410:	f43f af09 	beq.w	8006226 <_printf_float+0xbe>
 8006414:	f04f 0900 	mov.w	r9, #0
 8006418:	f104 0a1a 	add.w	sl, r4, #26
 800641c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800641e:	425b      	negs	r3, r3
 8006420:	454b      	cmp	r3, r9
 8006422:	dc01      	bgt.n	8006428 <_printf_float+0x2c0>
 8006424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006426:	e792      	b.n	800634e <_printf_float+0x1e6>
 8006428:	2301      	movs	r3, #1
 800642a:	4652      	mov	r2, sl
 800642c:	4631      	mov	r1, r6
 800642e:	4628      	mov	r0, r5
 8006430:	47b8      	blx	r7
 8006432:	3001      	adds	r0, #1
 8006434:	f43f aef7 	beq.w	8006226 <_printf_float+0xbe>
 8006438:	f109 0901 	add.w	r9, r9, #1
 800643c:	e7ee      	b.n	800641c <_printf_float+0x2b4>
 800643e:	bf00      	nop
 8006440:	7fefffff 	.word	0x7fefffff
 8006444:	0800ac50 	.word	0x0800ac50
 8006448:	0800ac54 	.word	0x0800ac54
 800644c:	0800ac58 	.word	0x0800ac58
 8006450:	0800ac5c 	.word	0x0800ac5c
 8006454:	0800ac60 	.word	0x0800ac60
 8006458:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800645a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800645c:	429a      	cmp	r2, r3
 800645e:	bfa8      	it	ge
 8006460:	461a      	movge	r2, r3
 8006462:	2a00      	cmp	r2, #0
 8006464:	4691      	mov	r9, r2
 8006466:	dc37      	bgt.n	80064d8 <_printf_float+0x370>
 8006468:	f04f 0b00 	mov.w	fp, #0
 800646c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006470:	f104 021a 	add.w	r2, r4, #26
 8006474:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006476:	9305      	str	r3, [sp, #20]
 8006478:	eba3 0309 	sub.w	r3, r3, r9
 800647c:	455b      	cmp	r3, fp
 800647e:	dc33      	bgt.n	80064e8 <_printf_float+0x380>
 8006480:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006484:	429a      	cmp	r2, r3
 8006486:	db3b      	blt.n	8006500 <_printf_float+0x398>
 8006488:	6823      	ldr	r3, [r4, #0]
 800648a:	07da      	lsls	r2, r3, #31
 800648c:	d438      	bmi.n	8006500 <_printf_float+0x398>
 800648e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006492:	eba2 0903 	sub.w	r9, r2, r3
 8006496:	9b05      	ldr	r3, [sp, #20]
 8006498:	1ad2      	subs	r2, r2, r3
 800649a:	4591      	cmp	r9, r2
 800649c:	bfa8      	it	ge
 800649e:	4691      	movge	r9, r2
 80064a0:	f1b9 0f00 	cmp.w	r9, #0
 80064a4:	dc35      	bgt.n	8006512 <_printf_float+0x3aa>
 80064a6:	f04f 0800 	mov.w	r8, #0
 80064aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064ae:	f104 0a1a 	add.w	sl, r4, #26
 80064b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064b6:	1a9b      	subs	r3, r3, r2
 80064b8:	eba3 0309 	sub.w	r3, r3, r9
 80064bc:	4543      	cmp	r3, r8
 80064be:	f77f af79 	ble.w	80063b4 <_printf_float+0x24c>
 80064c2:	2301      	movs	r3, #1
 80064c4:	4652      	mov	r2, sl
 80064c6:	4631      	mov	r1, r6
 80064c8:	4628      	mov	r0, r5
 80064ca:	47b8      	blx	r7
 80064cc:	3001      	adds	r0, #1
 80064ce:	f43f aeaa 	beq.w	8006226 <_printf_float+0xbe>
 80064d2:	f108 0801 	add.w	r8, r8, #1
 80064d6:	e7ec      	b.n	80064b2 <_printf_float+0x34a>
 80064d8:	4613      	mov	r3, r2
 80064da:	4631      	mov	r1, r6
 80064dc:	4642      	mov	r2, r8
 80064de:	4628      	mov	r0, r5
 80064e0:	47b8      	blx	r7
 80064e2:	3001      	adds	r0, #1
 80064e4:	d1c0      	bne.n	8006468 <_printf_float+0x300>
 80064e6:	e69e      	b.n	8006226 <_printf_float+0xbe>
 80064e8:	2301      	movs	r3, #1
 80064ea:	4631      	mov	r1, r6
 80064ec:	4628      	mov	r0, r5
 80064ee:	9205      	str	r2, [sp, #20]
 80064f0:	47b8      	blx	r7
 80064f2:	3001      	adds	r0, #1
 80064f4:	f43f ae97 	beq.w	8006226 <_printf_float+0xbe>
 80064f8:	9a05      	ldr	r2, [sp, #20]
 80064fa:	f10b 0b01 	add.w	fp, fp, #1
 80064fe:	e7b9      	b.n	8006474 <_printf_float+0x30c>
 8006500:	ee18 3a10 	vmov	r3, s16
 8006504:	4652      	mov	r2, sl
 8006506:	4631      	mov	r1, r6
 8006508:	4628      	mov	r0, r5
 800650a:	47b8      	blx	r7
 800650c:	3001      	adds	r0, #1
 800650e:	d1be      	bne.n	800648e <_printf_float+0x326>
 8006510:	e689      	b.n	8006226 <_printf_float+0xbe>
 8006512:	9a05      	ldr	r2, [sp, #20]
 8006514:	464b      	mov	r3, r9
 8006516:	4442      	add	r2, r8
 8006518:	4631      	mov	r1, r6
 800651a:	4628      	mov	r0, r5
 800651c:	47b8      	blx	r7
 800651e:	3001      	adds	r0, #1
 8006520:	d1c1      	bne.n	80064a6 <_printf_float+0x33e>
 8006522:	e680      	b.n	8006226 <_printf_float+0xbe>
 8006524:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006526:	2a01      	cmp	r2, #1
 8006528:	dc01      	bgt.n	800652e <_printf_float+0x3c6>
 800652a:	07db      	lsls	r3, r3, #31
 800652c:	d53a      	bpl.n	80065a4 <_printf_float+0x43c>
 800652e:	2301      	movs	r3, #1
 8006530:	4642      	mov	r2, r8
 8006532:	4631      	mov	r1, r6
 8006534:	4628      	mov	r0, r5
 8006536:	47b8      	blx	r7
 8006538:	3001      	adds	r0, #1
 800653a:	f43f ae74 	beq.w	8006226 <_printf_float+0xbe>
 800653e:	ee18 3a10 	vmov	r3, s16
 8006542:	4652      	mov	r2, sl
 8006544:	4631      	mov	r1, r6
 8006546:	4628      	mov	r0, r5
 8006548:	47b8      	blx	r7
 800654a:	3001      	adds	r0, #1
 800654c:	f43f ae6b 	beq.w	8006226 <_printf_float+0xbe>
 8006550:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006554:	2200      	movs	r2, #0
 8006556:	2300      	movs	r3, #0
 8006558:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800655c:	f7fa facc 	bl	8000af8 <__aeabi_dcmpeq>
 8006560:	b9d8      	cbnz	r0, 800659a <_printf_float+0x432>
 8006562:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006566:	f108 0201 	add.w	r2, r8, #1
 800656a:	4631      	mov	r1, r6
 800656c:	4628      	mov	r0, r5
 800656e:	47b8      	blx	r7
 8006570:	3001      	adds	r0, #1
 8006572:	d10e      	bne.n	8006592 <_printf_float+0x42a>
 8006574:	e657      	b.n	8006226 <_printf_float+0xbe>
 8006576:	2301      	movs	r3, #1
 8006578:	4652      	mov	r2, sl
 800657a:	4631      	mov	r1, r6
 800657c:	4628      	mov	r0, r5
 800657e:	47b8      	blx	r7
 8006580:	3001      	adds	r0, #1
 8006582:	f43f ae50 	beq.w	8006226 <_printf_float+0xbe>
 8006586:	f108 0801 	add.w	r8, r8, #1
 800658a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800658c:	3b01      	subs	r3, #1
 800658e:	4543      	cmp	r3, r8
 8006590:	dcf1      	bgt.n	8006576 <_printf_float+0x40e>
 8006592:	464b      	mov	r3, r9
 8006594:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006598:	e6da      	b.n	8006350 <_printf_float+0x1e8>
 800659a:	f04f 0800 	mov.w	r8, #0
 800659e:	f104 0a1a 	add.w	sl, r4, #26
 80065a2:	e7f2      	b.n	800658a <_printf_float+0x422>
 80065a4:	2301      	movs	r3, #1
 80065a6:	4642      	mov	r2, r8
 80065a8:	e7df      	b.n	800656a <_printf_float+0x402>
 80065aa:	2301      	movs	r3, #1
 80065ac:	464a      	mov	r2, r9
 80065ae:	4631      	mov	r1, r6
 80065b0:	4628      	mov	r0, r5
 80065b2:	47b8      	blx	r7
 80065b4:	3001      	adds	r0, #1
 80065b6:	f43f ae36 	beq.w	8006226 <_printf_float+0xbe>
 80065ba:	f108 0801 	add.w	r8, r8, #1
 80065be:	68e3      	ldr	r3, [r4, #12]
 80065c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065c2:	1a5b      	subs	r3, r3, r1
 80065c4:	4543      	cmp	r3, r8
 80065c6:	dcf0      	bgt.n	80065aa <_printf_float+0x442>
 80065c8:	e6f8      	b.n	80063bc <_printf_float+0x254>
 80065ca:	f04f 0800 	mov.w	r8, #0
 80065ce:	f104 0919 	add.w	r9, r4, #25
 80065d2:	e7f4      	b.n	80065be <_printf_float+0x456>

080065d4 <_printf_common>:
 80065d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065d8:	4616      	mov	r6, r2
 80065da:	4699      	mov	r9, r3
 80065dc:	688a      	ldr	r2, [r1, #8]
 80065de:	690b      	ldr	r3, [r1, #16]
 80065e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065e4:	4293      	cmp	r3, r2
 80065e6:	bfb8      	it	lt
 80065e8:	4613      	movlt	r3, r2
 80065ea:	6033      	str	r3, [r6, #0]
 80065ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80065f0:	4607      	mov	r7, r0
 80065f2:	460c      	mov	r4, r1
 80065f4:	b10a      	cbz	r2, 80065fa <_printf_common+0x26>
 80065f6:	3301      	adds	r3, #1
 80065f8:	6033      	str	r3, [r6, #0]
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	0699      	lsls	r1, r3, #26
 80065fe:	bf42      	ittt	mi
 8006600:	6833      	ldrmi	r3, [r6, #0]
 8006602:	3302      	addmi	r3, #2
 8006604:	6033      	strmi	r3, [r6, #0]
 8006606:	6825      	ldr	r5, [r4, #0]
 8006608:	f015 0506 	ands.w	r5, r5, #6
 800660c:	d106      	bne.n	800661c <_printf_common+0x48>
 800660e:	f104 0a19 	add.w	sl, r4, #25
 8006612:	68e3      	ldr	r3, [r4, #12]
 8006614:	6832      	ldr	r2, [r6, #0]
 8006616:	1a9b      	subs	r3, r3, r2
 8006618:	42ab      	cmp	r3, r5
 800661a:	dc26      	bgt.n	800666a <_printf_common+0x96>
 800661c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006620:	1e13      	subs	r3, r2, #0
 8006622:	6822      	ldr	r2, [r4, #0]
 8006624:	bf18      	it	ne
 8006626:	2301      	movne	r3, #1
 8006628:	0692      	lsls	r2, r2, #26
 800662a:	d42b      	bmi.n	8006684 <_printf_common+0xb0>
 800662c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006630:	4649      	mov	r1, r9
 8006632:	4638      	mov	r0, r7
 8006634:	47c0      	blx	r8
 8006636:	3001      	adds	r0, #1
 8006638:	d01e      	beq.n	8006678 <_printf_common+0xa4>
 800663a:	6823      	ldr	r3, [r4, #0]
 800663c:	6922      	ldr	r2, [r4, #16]
 800663e:	f003 0306 	and.w	r3, r3, #6
 8006642:	2b04      	cmp	r3, #4
 8006644:	bf02      	ittt	eq
 8006646:	68e5      	ldreq	r5, [r4, #12]
 8006648:	6833      	ldreq	r3, [r6, #0]
 800664a:	1aed      	subeq	r5, r5, r3
 800664c:	68a3      	ldr	r3, [r4, #8]
 800664e:	bf0c      	ite	eq
 8006650:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006654:	2500      	movne	r5, #0
 8006656:	4293      	cmp	r3, r2
 8006658:	bfc4      	itt	gt
 800665a:	1a9b      	subgt	r3, r3, r2
 800665c:	18ed      	addgt	r5, r5, r3
 800665e:	2600      	movs	r6, #0
 8006660:	341a      	adds	r4, #26
 8006662:	42b5      	cmp	r5, r6
 8006664:	d11a      	bne.n	800669c <_printf_common+0xc8>
 8006666:	2000      	movs	r0, #0
 8006668:	e008      	b.n	800667c <_printf_common+0xa8>
 800666a:	2301      	movs	r3, #1
 800666c:	4652      	mov	r2, sl
 800666e:	4649      	mov	r1, r9
 8006670:	4638      	mov	r0, r7
 8006672:	47c0      	blx	r8
 8006674:	3001      	adds	r0, #1
 8006676:	d103      	bne.n	8006680 <_printf_common+0xac>
 8006678:	f04f 30ff 	mov.w	r0, #4294967295
 800667c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006680:	3501      	adds	r5, #1
 8006682:	e7c6      	b.n	8006612 <_printf_common+0x3e>
 8006684:	18e1      	adds	r1, r4, r3
 8006686:	1c5a      	adds	r2, r3, #1
 8006688:	2030      	movs	r0, #48	; 0x30
 800668a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800668e:	4422      	add	r2, r4
 8006690:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006694:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006698:	3302      	adds	r3, #2
 800669a:	e7c7      	b.n	800662c <_printf_common+0x58>
 800669c:	2301      	movs	r3, #1
 800669e:	4622      	mov	r2, r4
 80066a0:	4649      	mov	r1, r9
 80066a2:	4638      	mov	r0, r7
 80066a4:	47c0      	blx	r8
 80066a6:	3001      	adds	r0, #1
 80066a8:	d0e6      	beq.n	8006678 <_printf_common+0xa4>
 80066aa:	3601      	adds	r6, #1
 80066ac:	e7d9      	b.n	8006662 <_printf_common+0x8e>
	...

080066b0 <_printf_i>:
 80066b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066b4:	7e0f      	ldrb	r7, [r1, #24]
 80066b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80066b8:	2f78      	cmp	r7, #120	; 0x78
 80066ba:	4691      	mov	r9, r2
 80066bc:	4680      	mov	r8, r0
 80066be:	460c      	mov	r4, r1
 80066c0:	469a      	mov	sl, r3
 80066c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80066c6:	d807      	bhi.n	80066d8 <_printf_i+0x28>
 80066c8:	2f62      	cmp	r7, #98	; 0x62
 80066ca:	d80a      	bhi.n	80066e2 <_printf_i+0x32>
 80066cc:	2f00      	cmp	r7, #0
 80066ce:	f000 80d4 	beq.w	800687a <_printf_i+0x1ca>
 80066d2:	2f58      	cmp	r7, #88	; 0x58
 80066d4:	f000 80c0 	beq.w	8006858 <_printf_i+0x1a8>
 80066d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80066e0:	e03a      	b.n	8006758 <_printf_i+0xa8>
 80066e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80066e6:	2b15      	cmp	r3, #21
 80066e8:	d8f6      	bhi.n	80066d8 <_printf_i+0x28>
 80066ea:	a101      	add	r1, pc, #4	; (adr r1, 80066f0 <_printf_i+0x40>)
 80066ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066f0:	08006749 	.word	0x08006749
 80066f4:	0800675d 	.word	0x0800675d
 80066f8:	080066d9 	.word	0x080066d9
 80066fc:	080066d9 	.word	0x080066d9
 8006700:	080066d9 	.word	0x080066d9
 8006704:	080066d9 	.word	0x080066d9
 8006708:	0800675d 	.word	0x0800675d
 800670c:	080066d9 	.word	0x080066d9
 8006710:	080066d9 	.word	0x080066d9
 8006714:	080066d9 	.word	0x080066d9
 8006718:	080066d9 	.word	0x080066d9
 800671c:	08006861 	.word	0x08006861
 8006720:	08006789 	.word	0x08006789
 8006724:	0800681b 	.word	0x0800681b
 8006728:	080066d9 	.word	0x080066d9
 800672c:	080066d9 	.word	0x080066d9
 8006730:	08006883 	.word	0x08006883
 8006734:	080066d9 	.word	0x080066d9
 8006738:	08006789 	.word	0x08006789
 800673c:	080066d9 	.word	0x080066d9
 8006740:	080066d9 	.word	0x080066d9
 8006744:	08006823 	.word	0x08006823
 8006748:	682b      	ldr	r3, [r5, #0]
 800674a:	1d1a      	adds	r2, r3, #4
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	602a      	str	r2, [r5, #0]
 8006750:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006754:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006758:	2301      	movs	r3, #1
 800675a:	e09f      	b.n	800689c <_printf_i+0x1ec>
 800675c:	6820      	ldr	r0, [r4, #0]
 800675e:	682b      	ldr	r3, [r5, #0]
 8006760:	0607      	lsls	r7, r0, #24
 8006762:	f103 0104 	add.w	r1, r3, #4
 8006766:	6029      	str	r1, [r5, #0]
 8006768:	d501      	bpl.n	800676e <_printf_i+0xbe>
 800676a:	681e      	ldr	r6, [r3, #0]
 800676c:	e003      	b.n	8006776 <_printf_i+0xc6>
 800676e:	0646      	lsls	r6, r0, #25
 8006770:	d5fb      	bpl.n	800676a <_printf_i+0xba>
 8006772:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006776:	2e00      	cmp	r6, #0
 8006778:	da03      	bge.n	8006782 <_printf_i+0xd2>
 800677a:	232d      	movs	r3, #45	; 0x2d
 800677c:	4276      	negs	r6, r6
 800677e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006782:	485a      	ldr	r0, [pc, #360]	; (80068ec <_printf_i+0x23c>)
 8006784:	230a      	movs	r3, #10
 8006786:	e012      	b.n	80067ae <_printf_i+0xfe>
 8006788:	682b      	ldr	r3, [r5, #0]
 800678a:	6820      	ldr	r0, [r4, #0]
 800678c:	1d19      	adds	r1, r3, #4
 800678e:	6029      	str	r1, [r5, #0]
 8006790:	0605      	lsls	r5, r0, #24
 8006792:	d501      	bpl.n	8006798 <_printf_i+0xe8>
 8006794:	681e      	ldr	r6, [r3, #0]
 8006796:	e002      	b.n	800679e <_printf_i+0xee>
 8006798:	0641      	lsls	r1, r0, #25
 800679a:	d5fb      	bpl.n	8006794 <_printf_i+0xe4>
 800679c:	881e      	ldrh	r6, [r3, #0]
 800679e:	4853      	ldr	r0, [pc, #332]	; (80068ec <_printf_i+0x23c>)
 80067a0:	2f6f      	cmp	r7, #111	; 0x6f
 80067a2:	bf0c      	ite	eq
 80067a4:	2308      	moveq	r3, #8
 80067a6:	230a      	movne	r3, #10
 80067a8:	2100      	movs	r1, #0
 80067aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067ae:	6865      	ldr	r5, [r4, #4]
 80067b0:	60a5      	str	r5, [r4, #8]
 80067b2:	2d00      	cmp	r5, #0
 80067b4:	bfa2      	ittt	ge
 80067b6:	6821      	ldrge	r1, [r4, #0]
 80067b8:	f021 0104 	bicge.w	r1, r1, #4
 80067bc:	6021      	strge	r1, [r4, #0]
 80067be:	b90e      	cbnz	r6, 80067c4 <_printf_i+0x114>
 80067c0:	2d00      	cmp	r5, #0
 80067c2:	d04b      	beq.n	800685c <_printf_i+0x1ac>
 80067c4:	4615      	mov	r5, r2
 80067c6:	fbb6 f1f3 	udiv	r1, r6, r3
 80067ca:	fb03 6711 	mls	r7, r3, r1, r6
 80067ce:	5dc7      	ldrb	r7, [r0, r7]
 80067d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80067d4:	4637      	mov	r7, r6
 80067d6:	42bb      	cmp	r3, r7
 80067d8:	460e      	mov	r6, r1
 80067da:	d9f4      	bls.n	80067c6 <_printf_i+0x116>
 80067dc:	2b08      	cmp	r3, #8
 80067de:	d10b      	bne.n	80067f8 <_printf_i+0x148>
 80067e0:	6823      	ldr	r3, [r4, #0]
 80067e2:	07de      	lsls	r6, r3, #31
 80067e4:	d508      	bpl.n	80067f8 <_printf_i+0x148>
 80067e6:	6923      	ldr	r3, [r4, #16]
 80067e8:	6861      	ldr	r1, [r4, #4]
 80067ea:	4299      	cmp	r1, r3
 80067ec:	bfde      	ittt	le
 80067ee:	2330      	movle	r3, #48	; 0x30
 80067f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80067f8:	1b52      	subs	r2, r2, r5
 80067fa:	6122      	str	r2, [r4, #16]
 80067fc:	f8cd a000 	str.w	sl, [sp]
 8006800:	464b      	mov	r3, r9
 8006802:	aa03      	add	r2, sp, #12
 8006804:	4621      	mov	r1, r4
 8006806:	4640      	mov	r0, r8
 8006808:	f7ff fee4 	bl	80065d4 <_printf_common>
 800680c:	3001      	adds	r0, #1
 800680e:	d14a      	bne.n	80068a6 <_printf_i+0x1f6>
 8006810:	f04f 30ff 	mov.w	r0, #4294967295
 8006814:	b004      	add	sp, #16
 8006816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800681a:	6823      	ldr	r3, [r4, #0]
 800681c:	f043 0320 	orr.w	r3, r3, #32
 8006820:	6023      	str	r3, [r4, #0]
 8006822:	4833      	ldr	r0, [pc, #204]	; (80068f0 <_printf_i+0x240>)
 8006824:	2778      	movs	r7, #120	; 0x78
 8006826:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	6829      	ldr	r1, [r5, #0]
 800682e:	061f      	lsls	r7, r3, #24
 8006830:	f851 6b04 	ldr.w	r6, [r1], #4
 8006834:	d402      	bmi.n	800683c <_printf_i+0x18c>
 8006836:	065f      	lsls	r7, r3, #25
 8006838:	bf48      	it	mi
 800683a:	b2b6      	uxthmi	r6, r6
 800683c:	07df      	lsls	r7, r3, #31
 800683e:	bf48      	it	mi
 8006840:	f043 0320 	orrmi.w	r3, r3, #32
 8006844:	6029      	str	r1, [r5, #0]
 8006846:	bf48      	it	mi
 8006848:	6023      	strmi	r3, [r4, #0]
 800684a:	b91e      	cbnz	r6, 8006854 <_printf_i+0x1a4>
 800684c:	6823      	ldr	r3, [r4, #0]
 800684e:	f023 0320 	bic.w	r3, r3, #32
 8006852:	6023      	str	r3, [r4, #0]
 8006854:	2310      	movs	r3, #16
 8006856:	e7a7      	b.n	80067a8 <_printf_i+0xf8>
 8006858:	4824      	ldr	r0, [pc, #144]	; (80068ec <_printf_i+0x23c>)
 800685a:	e7e4      	b.n	8006826 <_printf_i+0x176>
 800685c:	4615      	mov	r5, r2
 800685e:	e7bd      	b.n	80067dc <_printf_i+0x12c>
 8006860:	682b      	ldr	r3, [r5, #0]
 8006862:	6826      	ldr	r6, [r4, #0]
 8006864:	6961      	ldr	r1, [r4, #20]
 8006866:	1d18      	adds	r0, r3, #4
 8006868:	6028      	str	r0, [r5, #0]
 800686a:	0635      	lsls	r5, r6, #24
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	d501      	bpl.n	8006874 <_printf_i+0x1c4>
 8006870:	6019      	str	r1, [r3, #0]
 8006872:	e002      	b.n	800687a <_printf_i+0x1ca>
 8006874:	0670      	lsls	r0, r6, #25
 8006876:	d5fb      	bpl.n	8006870 <_printf_i+0x1c0>
 8006878:	8019      	strh	r1, [r3, #0]
 800687a:	2300      	movs	r3, #0
 800687c:	6123      	str	r3, [r4, #16]
 800687e:	4615      	mov	r5, r2
 8006880:	e7bc      	b.n	80067fc <_printf_i+0x14c>
 8006882:	682b      	ldr	r3, [r5, #0]
 8006884:	1d1a      	adds	r2, r3, #4
 8006886:	602a      	str	r2, [r5, #0]
 8006888:	681d      	ldr	r5, [r3, #0]
 800688a:	6862      	ldr	r2, [r4, #4]
 800688c:	2100      	movs	r1, #0
 800688e:	4628      	mov	r0, r5
 8006890:	f7f9 fcb6 	bl	8000200 <memchr>
 8006894:	b108      	cbz	r0, 800689a <_printf_i+0x1ea>
 8006896:	1b40      	subs	r0, r0, r5
 8006898:	6060      	str	r0, [r4, #4]
 800689a:	6863      	ldr	r3, [r4, #4]
 800689c:	6123      	str	r3, [r4, #16]
 800689e:	2300      	movs	r3, #0
 80068a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068a4:	e7aa      	b.n	80067fc <_printf_i+0x14c>
 80068a6:	6923      	ldr	r3, [r4, #16]
 80068a8:	462a      	mov	r2, r5
 80068aa:	4649      	mov	r1, r9
 80068ac:	4640      	mov	r0, r8
 80068ae:	47d0      	blx	sl
 80068b0:	3001      	adds	r0, #1
 80068b2:	d0ad      	beq.n	8006810 <_printf_i+0x160>
 80068b4:	6823      	ldr	r3, [r4, #0]
 80068b6:	079b      	lsls	r3, r3, #30
 80068b8:	d413      	bmi.n	80068e2 <_printf_i+0x232>
 80068ba:	68e0      	ldr	r0, [r4, #12]
 80068bc:	9b03      	ldr	r3, [sp, #12]
 80068be:	4298      	cmp	r0, r3
 80068c0:	bfb8      	it	lt
 80068c2:	4618      	movlt	r0, r3
 80068c4:	e7a6      	b.n	8006814 <_printf_i+0x164>
 80068c6:	2301      	movs	r3, #1
 80068c8:	4632      	mov	r2, r6
 80068ca:	4649      	mov	r1, r9
 80068cc:	4640      	mov	r0, r8
 80068ce:	47d0      	blx	sl
 80068d0:	3001      	adds	r0, #1
 80068d2:	d09d      	beq.n	8006810 <_printf_i+0x160>
 80068d4:	3501      	adds	r5, #1
 80068d6:	68e3      	ldr	r3, [r4, #12]
 80068d8:	9903      	ldr	r1, [sp, #12]
 80068da:	1a5b      	subs	r3, r3, r1
 80068dc:	42ab      	cmp	r3, r5
 80068de:	dcf2      	bgt.n	80068c6 <_printf_i+0x216>
 80068e0:	e7eb      	b.n	80068ba <_printf_i+0x20a>
 80068e2:	2500      	movs	r5, #0
 80068e4:	f104 0619 	add.w	r6, r4, #25
 80068e8:	e7f5      	b.n	80068d6 <_printf_i+0x226>
 80068ea:	bf00      	nop
 80068ec:	0800ac62 	.word	0x0800ac62
 80068f0:	0800ac73 	.word	0x0800ac73

080068f4 <_scanf_float>:
 80068f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f8:	b087      	sub	sp, #28
 80068fa:	4617      	mov	r7, r2
 80068fc:	9303      	str	r3, [sp, #12]
 80068fe:	688b      	ldr	r3, [r1, #8]
 8006900:	1e5a      	subs	r2, r3, #1
 8006902:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006906:	bf83      	ittte	hi
 8006908:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800690c:	195b      	addhi	r3, r3, r5
 800690e:	9302      	strhi	r3, [sp, #8]
 8006910:	2300      	movls	r3, #0
 8006912:	bf86      	itte	hi
 8006914:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006918:	608b      	strhi	r3, [r1, #8]
 800691a:	9302      	strls	r3, [sp, #8]
 800691c:	680b      	ldr	r3, [r1, #0]
 800691e:	468b      	mov	fp, r1
 8006920:	2500      	movs	r5, #0
 8006922:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006926:	f84b 3b1c 	str.w	r3, [fp], #28
 800692a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800692e:	4680      	mov	r8, r0
 8006930:	460c      	mov	r4, r1
 8006932:	465e      	mov	r6, fp
 8006934:	46aa      	mov	sl, r5
 8006936:	46a9      	mov	r9, r5
 8006938:	9501      	str	r5, [sp, #4]
 800693a:	68a2      	ldr	r2, [r4, #8]
 800693c:	b152      	cbz	r2, 8006954 <_scanf_float+0x60>
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	2b4e      	cmp	r3, #78	; 0x4e
 8006944:	d864      	bhi.n	8006a10 <_scanf_float+0x11c>
 8006946:	2b40      	cmp	r3, #64	; 0x40
 8006948:	d83c      	bhi.n	80069c4 <_scanf_float+0xd0>
 800694a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800694e:	b2c8      	uxtb	r0, r1
 8006950:	280e      	cmp	r0, #14
 8006952:	d93a      	bls.n	80069ca <_scanf_float+0xd6>
 8006954:	f1b9 0f00 	cmp.w	r9, #0
 8006958:	d003      	beq.n	8006962 <_scanf_float+0x6e>
 800695a:	6823      	ldr	r3, [r4, #0]
 800695c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006966:	f1ba 0f01 	cmp.w	sl, #1
 800696a:	f200 8113 	bhi.w	8006b94 <_scanf_float+0x2a0>
 800696e:	455e      	cmp	r6, fp
 8006970:	f200 8105 	bhi.w	8006b7e <_scanf_float+0x28a>
 8006974:	2501      	movs	r5, #1
 8006976:	4628      	mov	r0, r5
 8006978:	b007      	add	sp, #28
 800697a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006982:	2a0d      	cmp	r2, #13
 8006984:	d8e6      	bhi.n	8006954 <_scanf_float+0x60>
 8006986:	a101      	add	r1, pc, #4	; (adr r1, 800698c <_scanf_float+0x98>)
 8006988:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800698c:	08006acb 	.word	0x08006acb
 8006990:	08006955 	.word	0x08006955
 8006994:	08006955 	.word	0x08006955
 8006998:	08006955 	.word	0x08006955
 800699c:	08006b2b 	.word	0x08006b2b
 80069a0:	08006b03 	.word	0x08006b03
 80069a4:	08006955 	.word	0x08006955
 80069a8:	08006955 	.word	0x08006955
 80069ac:	08006ad9 	.word	0x08006ad9
 80069b0:	08006955 	.word	0x08006955
 80069b4:	08006955 	.word	0x08006955
 80069b8:	08006955 	.word	0x08006955
 80069bc:	08006955 	.word	0x08006955
 80069c0:	08006a91 	.word	0x08006a91
 80069c4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80069c8:	e7db      	b.n	8006982 <_scanf_float+0x8e>
 80069ca:	290e      	cmp	r1, #14
 80069cc:	d8c2      	bhi.n	8006954 <_scanf_float+0x60>
 80069ce:	a001      	add	r0, pc, #4	; (adr r0, 80069d4 <_scanf_float+0xe0>)
 80069d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80069d4:	08006a83 	.word	0x08006a83
 80069d8:	08006955 	.word	0x08006955
 80069dc:	08006a83 	.word	0x08006a83
 80069e0:	08006b17 	.word	0x08006b17
 80069e4:	08006955 	.word	0x08006955
 80069e8:	08006a31 	.word	0x08006a31
 80069ec:	08006a6d 	.word	0x08006a6d
 80069f0:	08006a6d 	.word	0x08006a6d
 80069f4:	08006a6d 	.word	0x08006a6d
 80069f8:	08006a6d 	.word	0x08006a6d
 80069fc:	08006a6d 	.word	0x08006a6d
 8006a00:	08006a6d 	.word	0x08006a6d
 8006a04:	08006a6d 	.word	0x08006a6d
 8006a08:	08006a6d 	.word	0x08006a6d
 8006a0c:	08006a6d 	.word	0x08006a6d
 8006a10:	2b6e      	cmp	r3, #110	; 0x6e
 8006a12:	d809      	bhi.n	8006a28 <_scanf_float+0x134>
 8006a14:	2b60      	cmp	r3, #96	; 0x60
 8006a16:	d8b2      	bhi.n	800697e <_scanf_float+0x8a>
 8006a18:	2b54      	cmp	r3, #84	; 0x54
 8006a1a:	d077      	beq.n	8006b0c <_scanf_float+0x218>
 8006a1c:	2b59      	cmp	r3, #89	; 0x59
 8006a1e:	d199      	bne.n	8006954 <_scanf_float+0x60>
 8006a20:	2d07      	cmp	r5, #7
 8006a22:	d197      	bne.n	8006954 <_scanf_float+0x60>
 8006a24:	2508      	movs	r5, #8
 8006a26:	e029      	b.n	8006a7c <_scanf_float+0x188>
 8006a28:	2b74      	cmp	r3, #116	; 0x74
 8006a2a:	d06f      	beq.n	8006b0c <_scanf_float+0x218>
 8006a2c:	2b79      	cmp	r3, #121	; 0x79
 8006a2e:	e7f6      	b.n	8006a1e <_scanf_float+0x12a>
 8006a30:	6821      	ldr	r1, [r4, #0]
 8006a32:	05c8      	lsls	r0, r1, #23
 8006a34:	d51a      	bpl.n	8006a6c <_scanf_float+0x178>
 8006a36:	9b02      	ldr	r3, [sp, #8]
 8006a38:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006a3c:	6021      	str	r1, [r4, #0]
 8006a3e:	f109 0901 	add.w	r9, r9, #1
 8006a42:	b11b      	cbz	r3, 8006a4c <_scanf_float+0x158>
 8006a44:	3b01      	subs	r3, #1
 8006a46:	3201      	adds	r2, #1
 8006a48:	9302      	str	r3, [sp, #8]
 8006a4a:	60a2      	str	r2, [r4, #8]
 8006a4c:	68a3      	ldr	r3, [r4, #8]
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	60a3      	str	r3, [r4, #8]
 8006a52:	6923      	ldr	r3, [r4, #16]
 8006a54:	3301      	adds	r3, #1
 8006a56:	6123      	str	r3, [r4, #16]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	607b      	str	r3, [r7, #4]
 8006a60:	f340 8084 	ble.w	8006b6c <_scanf_float+0x278>
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	3301      	adds	r3, #1
 8006a68:	603b      	str	r3, [r7, #0]
 8006a6a:	e766      	b.n	800693a <_scanf_float+0x46>
 8006a6c:	eb1a 0f05 	cmn.w	sl, r5
 8006a70:	f47f af70 	bne.w	8006954 <_scanf_float+0x60>
 8006a74:	6822      	ldr	r2, [r4, #0]
 8006a76:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006a7a:	6022      	str	r2, [r4, #0]
 8006a7c:	f806 3b01 	strb.w	r3, [r6], #1
 8006a80:	e7e4      	b.n	8006a4c <_scanf_float+0x158>
 8006a82:	6822      	ldr	r2, [r4, #0]
 8006a84:	0610      	lsls	r0, r2, #24
 8006a86:	f57f af65 	bpl.w	8006954 <_scanf_float+0x60>
 8006a8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a8e:	e7f4      	b.n	8006a7a <_scanf_float+0x186>
 8006a90:	f1ba 0f00 	cmp.w	sl, #0
 8006a94:	d10e      	bne.n	8006ab4 <_scanf_float+0x1c0>
 8006a96:	f1b9 0f00 	cmp.w	r9, #0
 8006a9a:	d10e      	bne.n	8006aba <_scanf_float+0x1c6>
 8006a9c:	6822      	ldr	r2, [r4, #0]
 8006a9e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006aa2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006aa6:	d108      	bne.n	8006aba <_scanf_float+0x1c6>
 8006aa8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006aac:	6022      	str	r2, [r4, #0]
 8006aae:	f04f 0a01 	mov.w	sl, #1
 8006ab2:	e7e3      	b.n	8006a7c <_scanf_float+0x188>
 8006ab4:	f1ba 0f02 	cmp.w	sl, #2
 8006ab8:	d055      	beq.n	8006b66 <_scanf_float+0x272>
 8006aba:	2d01      	cmp	r5, #1
 8006abc:	d002      	beq.n	8006ac4 <_scanf_float+0x1d0>
 8006abe:	2d04      	cmp	r5, #4
 8006ac0:	f47f af48 	bne.w	8006954 <_scanf_float+0x60>
 8006ac4:	3501      	adds	r5, #1
 8006ac6:	b2ed      	uxtb	r5, r5
 8006ac8:	e7d8      	b.n	8006a7c <_scanf_float+0x188>
 8006aca:	f1ba 0f01 	cmp.w	sl, #1
 8006ace:	f47f af41 	bne.w	8006954 <_scanf_float+0x60>
 8006ad2:	f04f 0a02 	mov.w	sl, #2
 8006ad6:	e7d1      	b.n	8006a7c <_scanf_float+0x188>
 8006ad8:	b97d      	cbnz	r5, 8006afa <_scanf_float+0x206>
 8006ada:	f1b9 0f00 	cmp.w	r9, #0
 8006ade:	f47f af3c 	bne.w	800695a <_scanf_float+0x66>
 8006ae2:	6822      	ldr	r2, [r4, #0]
 8006ae4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006ae8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006aec:	f47f af39 	bne.w	8006962 <_scanf_float+0x6e>
 8006af0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006af4:	6022      	str	r2, [r4, #0]
 8006af6:	2501      	movs	r5, #1
 8006af8:	e7c0      	b.n	8006a7c <_scanf_float+0x188>
 8006afa:	2d03      	cmp	r5, #3
 8006afc:	d0e2      	beq.n	8006ac4 <_scanf_float+0x1d0>
 8006afe:	2d05      	cmp	r5, #5
 8006b00:	e7de      	b.n	8006ac0 <_scanf_float+0x1cc>
 8006b02:	2d02      	cmp	r5, #2
 8006b04:	f47f af26 	bne.w	8006954 <_scanf_float+0x60>
 8006b08:	2503      	movs	r5, #3
 8006b0a:	e7b7      	b.n	8006a7c <_scanf_float+0x188>
 8006b0c:	2d06      	cmp	r5, #6
 8006b0e:	f47f af21 	bne.w	8006954 <_scanf_float+0x60>
 8006b12:	2507      	movs	r5, #7
 8006b14:	e7b2      	b.n	8006a7c <_scanf_float+0x188>
 8006b16:	6822      	ldr	r2, [r4, #0]
 8006b18:	0591      	lsls	r1, r2, #22
 8006b1a:	f57f af1b 	bpl.w	8006954 <_scanf_float+0x60>
 8006b1e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006b22:	6022      	str	r2, [r4, #0]
 8006b24:	f8cd 9004 	str.w	r9, [sp, #4]
 8006b28:	e7a8      	b.n	8006a7c <_scanf_float+0x188>
 8006b2a:	6822      	ldr	r2, [r4, #0]
 8006b2c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006b30:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006b34:	d006      	beq.n	8006b44 <_scanf_float+0x250>
 8006b36:	0550      	lsls	r0, r2, #21
 8006b38:	f57f af0c 	bpl.w	8006954 <_scanf_float+0x60>
 8006b3c:	f1b9 0f00 	cmp.w	r9, #0
 8006b40:	f43f af0f 	beq.w	8006962 <_scanf_float+0x6e>
 8006b44:	0591      	lsls	r1, r2, #22
 8006b46:	bf58      	it	pl
 8006b48:	9901      	ldrpl	r1, [sp, #4]
 8006b4a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b4e:	bf58      	it	pl
 8006b50:	eba9 0101 	subpl.w	r1, r9, r1
 8006b54:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006b58:	bf58      	it	pl
 8006b5a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b5e:	6022      	str	r2, [r4, #0]
 8006b60:	f04f 0900 	mov.w	r9, #0
 8006b64:	e78a      	b.n	8006a7c <_scanf_float+0x188>
 8006b66:	f04f 0a03 	mov.w	sl, #3
 8006b6a:	e787      	b.n	8006a7c <_scanf_float+0x188>
 8006b6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b70:	4639      	mov	r1, r7
 8006b72:	4640      	mov	r0, r8
 8006b74:	4798      	blx	r3
 8006b76:	2800      	cmp	r0, #0
 8006b78:	f43f aedf 	beq.w	800693a <_scanf_float+0x46>
 8006b7c:	e6ea      	b.n	8006954 <_scanf_float+0x60>
 8006b7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b86:	463a      	mov	r2, r7
 8006b88:	4640      	mov	r0, r8
 8006b8a:	4798      	blx	r3
 8006b8c:	6923      	ldr	r3, [r4, #16]
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	6123      	str	r3, [r4, #16]
 8006b92:	e6ec      	b.n	800696e <_scanf_float+0x7a>
 8006b94:	1e6b      	subs	r3, r5, #1
 8006b96:	2b06      	cmp	r3, #6
 8006b98:	d825      	bhi.n	8006be6 <_scanf_float+0x2f2>
 8006b9a:	2d02      	cmp	r5, #2
 8006b9c:	d836      	bhi.n	8006c0c <_scanf_float+0x318>
 8006b9e:	455e      	cmp	r6, fp
 8006ba0:	f67f aee8 	bls.w	8006974 <_scanf_float+0x80>
 8006ba4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ba8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bac:	463a      	mov	r2, r7
 8006bae:	4640      	mov	r0, r8
 8006bb0:	4798      	blx	r3
 8006bb2:	6923      	ldr	r3, [r4, #16]
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	6123      	str	r3, [r4, #16]
 8006bb8:	e7f1      	b.n	8006b9e <_scanf_float+0x2aa>
 8006bba:	9802      	ldr	r0, [sp, #8]
 8006bbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bc0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006bc4:	9002      	str	r0, [sp, #8]
 8006bc6:	463a      	mov	r2, r7
 8006bc8:	4640      	mov	r0, r8
 8006bca:	4798      	blx	r3
 8006bcc:	6923      	ldr	r3, [r4, #16]
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	6123      	str	r3, [r4, #16]
 8006bd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bd6:	fa5f fa8a 	uxtb.w	sl, sl
 8006bda:	f1ba 0f02 	cmp.w	sl, #2
 8006bde:	d1ec      	bne.n	8006bba <_scanf_float+0x2c6>
 8006be0:	3d03      	subs	r5, #3
 8006be2:	b2ed      	uxtb	r5, r5
 8006be4:	1b76      	subs	r6, r6, r5
 8006be6:	6823      	ldr	r3, [r4, #0]
 8006be8:	05da      	lsls	r2, r3, #23
 8006bea:	d52f      	bpl.n	8006c4c <_scanf_float+0x358>
 8006bec:	055b      	lsls	r3, r3, #21
 8006bee:	d510      	bpl.n	8006c12 <_scanf_float+0x31e>
 8006bf0:	455e      	cmp	r6, fp
 8006bf2:	f67f aebf 	bls.w	8006974 <_scanf_float+0x80>
 8006bf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bfa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bfe:	463a      	mov	r2, r7
 8006c00:	4640      	mov	r0, r8
 8006c02:	4798      	blx	r3
 8006c04:	6923      	ldr	r3, [r4, #16]
 8006c06:	3b01      	subs	r3, #1
 8006c08:	6123      	str	r3, [r4, #16]
 8006c0a:	e7f1      	b.n	8006bf0 <_scanf_float+0x2fc>
 8006c0c:	46aa      	mov	sl, r5
 8006c0e:	9602      	str	r6, [sp, #8]
 8006c10:	e7df      	b.n	8006bd2 <_scanf_float+0x2de>
 8006c12:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006c16:	6923      	ldr	r3, [r4, #16]
 8006c18:	2965      	cmp	r1, #101	; 0x65
 8006c1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c1e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006c22:	6123      	str	r3, [r4, #16]
 8006c24:	d00c      	beq.n	8006c40 <_scanf_float+0x34c>
 8006c26:	2945      	cmp	r1, #69	; 0x45
 8006c28:	d00a      	beq.n	8006c40 <_scanf_float+0x34c>
 8006c2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c2e:	463a      	mov	r2, r7
 8006c30:	4640      	mov	r0, r8
 8006c32:	4798      	blx	r3
 8006c34:	6923      	ldr	r3, [r4, #16]
 8006c36:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	1eb5      	subs	r5, r6, #2
 8006c3e:	6123      	str	r3, [r4, #16]
 8006c40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c44:	463a      	mov	r2, r7
 8006c46:	4640      	mov	r0, r8
 8006c48:	4798      	blx	r3
 8006c4a:	462e      	mov	r6, r5
 8006c4c:	6825      	ldr	r5, [r4, #0]
 8006c4e:	f015 0510 	ands.w	r5, r5, #16
 8006c52:	d158      	bne.n	8006d06 <_scanf_float+0x412>
 8006c54:	7035      	strb	r5, [r6, #0]
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c60:	d11c      	bne.n	8006c9c <_scanf_float+0x3a8>
 8006c62:	9b01      	ldr	r3, [sp, #4]
 8006c64:	454b      	cmp	r3, r9
 8006c66:	eba3 0209 	sub.w	r2, r3, r9
 8006c6a:	d124      	bne.n	8006cb6 <_scanf_float+0x3c2>
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	4659      	mov	r1, fp
 8006c70:	4640      	mov	r0, r8
 8006c72:	f002 fc31 	bl	80094d8 <_strtod_r>
 8006c76:	9b03      	ldr	r3, [sp, #12]
 8006c78:	6821      	ldr	r1, [r4, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f011 0f02 	tst.w	r1, #2
 8006c80:	ec57 6b10 	vmov	r6, r7, d0
 8006c84:	f103 0204 	add.w	r2, r3, #4
 8006c88:	d020      	beq.n	8006ccc <_scanf_float+0x3d8>
 8006c8a:	9903      	ldr	r1, [sp, #12]
 8006c8c:	600a      	str	r2, [r1, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	e9c3 6700 	strd	r6, r7, [r3]
 8006c94:	68e3      	ldr	r3, [r4, #12]
 8006c96:	3301      	adds	r3, #1
 8006c98:	60e3      	str	r3, [r4, #12]
 8006c9a:	e66c      	b.n	8006976 <_scanf_float+0x82>
 8006c9c:	9b04      	ldr	r3, [sp, #16]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d0e4      	beq.n	8006c6c <_scanf_float+0x378>
 8006ca2:	9905      	ldr	r1, [sp, #20]
 8006ca4:	230a      	movs	r3, #10
 8006ca6:	462a      	mov	r2, r5
 8006ca8:	3101      	adds	r1, #1
 8006caa:	4640      	mov	r0, r8
 8006cac:	f002 fc9c 	bl	80095e8 <_strtol_r>
 8006cb0:	9b04      	ldr	r3, [sp, #16]
 8006cb2:	9e05      	ldr	r6, [sp, #20]
 8006cb4:	1ac2      	subs	r2, r0, r3
 8006cb6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006cba:	429e      	cmp	r6, r3
 8006cbc:	bf28      	it	cs
 8006cbe:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006cc2:	4912      	ldr	r1, [pc, #72]	; (8006d0c <_scanf_float+0x418>)
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f000 f8e7 	bl	8006e98 <siprintf>
 8006cca:	e7cf      	b.n	8006c6c <_scanf_float+0x378>
 8006ccc:	f011 0f04 	tst.w	r1, #4
 8006cd0:	9903      	ldr	r1, [sp, #12]
 8006cd2:	600a      	str	r2, [r1, #0]
 8006cd4:	d1db      	bne.n	8006c8e <_scanf_float+0x39a>
 8006cd6:	f8d3 8000 	ldr.w	r8, [r3]
 8006cda:	ee10 2a10 	vmov	r2, s0
 8006cde:	ee10 0a10 	vmov	r0, s0
 8006ce2:	463b      	mov	r3, r7
 8006ce4:	4639      	mov	r1, r7
 8006ce6:	f7f9 ff39 	bl	8000b5c <__aeabi_dcmpun>
 8006cea:	b128      	cbz	r0, 8006cf8 <_scanf_float+0x404>
 8006cec:	4808      	ldr	r0, [pc, #32]	; (8006d10 <_scanf_float+0x41c>)
 8006cee:	f000 f9b7 	bl	8007060 <nanf>
 8006cf2:	ed88 0a00 	vstr	s0, [r8]
 8006cf6:	e7cd      	b.n	8006c94 <_scanf_float+0x3a0>
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	4639      	mov	r1, r7
 8006cfc:	f7f9 ff8c 	bl	8000c18 <__aeabi_d2f>
 8006d00:	f8c8 0000 	str.w	r0, [r8]
 8006d04:	e7c6      	b.n	8006c94 <_scanf_float+0x3a0>
 8006d06:	2500      	movs	r5, #0
 8006d08:	e635      	b.n	8006976 <_scanf_float+0x82>
 8006d0a:	bf00      	nop
 8006d0c:	0800ac84 	.word	0x0800ac84
 8006d10:	0800b015 	.word	0x0800b015

08006d14 <std>:
 8006d14:	2300      	movs	r3, #0
 8006d16:	b510      	push	{r4, lr}
 8006d18:	4604      	mov	r4, r0
 8006d1a:	e9c0 3300 	strd	r3, r3, [r0]
 8006d1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d22:	6083      	str	r3, [r0, #8]
 8006d24:	8181      	strh	r1, [r0, #12]
 8006d26:	6643      	str	r3, [r0, #100]	; 0x64
 8006d28:	81c2      	strh	r2, [r0, #14]
 8006d2a:	6183      	str	r3, [r0, #24]
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	2208      	movs	r2, #8
 8006d30:	305c      	adds	r0, #92	; 0x5c
 8006d32:	f000 f914 	bl	8006f5e <memset>
 8006d36:	4b0d      	ldr	r3, [pc, #52]	; (8006d6c <std+0x58>)
 8006d38:	6263      	str	r3, [r4, #36]	; 0x24
 8006d3a:	4b0d      	ldr	r3, [pc, #52]	; (8006d70 <std+0x5c>)
 8006d3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d3e:	4b0d      	ldr	r3, [pc, #52]	; (8006d74 <std+0x60>)
 8006d40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d42:	4b0d      	ldr	r3, [pc, #52]	; (8006d78 <std+0x64>)
 8006d44:	6323      	str	r3, [r4, #48]	; 0x30
 8006d46:	4b0d      	ldr	r3, [pc, #52]	; (8006d7c <std+0x68>)
 8006d48:	6224      	str	r4, [r4, #32]
 8006d4a:	429c      	cmp	r4, r3
 8006d4c:	d006      	beq.n	8006d5c <std+0x48>
 8006d4e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006d52:	4294      	cmp	r4, r2
 8006d54:	d002      	beq.n	8006d5c <std+0x48>
 8006d56:	33d0      	adds	r3, #208	; 0xd0
 8006d58:	429c      	cmp	r4, r3
 8006d5a:	d105      	bne.n	8006d68 <std+0x54>
 8006d5c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d64:	f000 b978 	b.w	8007058 <__retarget_lock_init_recursive>
 8006d68:	bd10      	pop	{r4, pc}
 8006d6a:	bf00      	nop
 8006d6c:	08006ed9 	.word	0x08006ed9
 8006d70:	08006efb 	.word	0x08006efb
 8006d74:	08006f33 	.word	0x08006f33
 8006d78:	08006f57 	.word	0x08006f57
 8006d7c:	200006ac 	.word	0x200006ac

08006d80 <stdio_exit_handler>:
 8006d80:	4a02      	ldr	r2, [pc, #8]	; (8006d8c <stdio_exit_handler+0xc>)
 8006d82:	4903      	ldr	r1, [pc, #12]	; (8006d90 <stdio_exit_handler+0x10>)
 8006d84:	4803      	ldr	r0, [pc, #12]	; (8006d94 <stdio_exit_handler+0x14>)
 8006d86:	f000 b869 	b.w	8006e5c <_fwalk_sglue>
 8006d8a:	bf00      	nop
 8006d8c:	2000001c 	.word	0x2000001c
 8006d90:	080099a9 	.word	0x080099a9
 8006d94:	20000028 	.word	0x20000028

08006d98 <cleanup_stdio>:
 8006d98:	6841      	ldr	r1, [r0, #4]
 8006d9a:	4b0c      	ldr	r3, [pc, #48]	; (8006dcc <cleanup_stdio+0x34>)
 8006d9c:	4299      	cmp	r1, r3
 8006d9e:	b510      	push	{r4, lr}
 8006da0:	4604      	mov	r4, r0
 8006da2:	d001      	beq.n	8006da8 <cleanup_stdio+0x10>
 8006da4:	f002 fe00 	bl	80099a8 <_fflush_r>
 8006da8:	68a1      	ldr	r1, [r4, #8]
 8006daa:	4b09      	ldr	r3, [pc, #36]	; (8006dd0 <cleanup_stdio+0x38>)
 8006dac:	4299      	cmp	r1, r3
 8006dae:	d002      	beq.n	8006db6 <cleanup_stdio+0x1e>
 8006db0:	4620      	mov	r0, r4
 8006db2:	f002 fdf9 	bl	80099a8 <_fflush_r>
 8006db6:	68e1      	ldr	r1, [r4, #12]
 8006db8:	4b06      	ldr	r3, [pc, #24]	; (8006dd4 <cleanup_stdio+0x3c>)
 8006dba:	4299      	cmp	r1, r3
 8006dbc:	d004      	beq.n	8006dc8 <cleanup_stdio+0x30>
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dc4:	f002 bdf0 	b.w	80099a8 <_fflush_r>
 8006dc8:	bd10      	pop	{r4, pc}
 8006dca:	bf00      	nop
 8006dcc:	200006ac 	.word	0x200006ac
 8006dd0:	20000714 	.word	0x20000714
 8006dd4:	2000077c 	.word	0x2000077c

08006dd8 <global_stdio_init.part.0>:
 8006dd8:	b510      	push	{r4, lr}
 8006dda:	4b0b      	ldr	r3, [pc, #44]	; (8006e08 <global_stdio_init.part.0+0x30>)
 8006ddc:	4c0b      	ldr	r4, [pc, #44]	; (8006e0c <global_stdio_init.part.0+0x34>)
 8006dde:	4a0c      	ldr	r2, [pc, #48]	; (8006e10 <global_stdio_init.part.0+0x38>)
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	4620      	mov	r0, r4
 8006de4:	2200      	movs	r2, #0
 8006de6:	2104      	movs	r1, #4
 8006de8:	f7ff ff94 	bl	8006d14 <std>
 8006dec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006df0:	2201      	movs	r2, #1
 8006df2:	2109      	movs	r1, #9
 8006df4:	f7ff ff8e 	bl	8006d14 <std>
 8006df8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006dfc:	2202      	movs	r2, #2
 8006dfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e02:	2112      	movs	r1, #18
 8006e04:	f7ff bf86 	b.w	8006d14 <std>
 8006e08:	200007e4 	.word	0x200007e4
 8006e0c:	200006ac 	.word	0x200006ac
 8006e10:	08006d81 	.word	0x08006d81

08006e14 <__sfp_lock_acquire>:
 8006e14:	4801      	ldr	r0, [pc, #4]	; (8006e1c <__sfp_lock_acquire+0x8>)
 8006e16:	f000 b920 	b.w	800705a <__retarget_lock_acquire_recursive>
 8006e1a:	bf00      	nop
 8006e1c:	200007ed 	.word	0x200007ed

08006e20 <__sfp_lock_release>:
 8006e20:	4801      	ldr	r0, [pc, #4]	; (8006e28 <__sfp_lock_release+0x8>)
 8006e22:	f000 b91b 	b.w	800705c <__retarget_lock_release_recursive>
 8006e26:	bf00      	nop
 8006e28:	200007ed 	.word	0x200007ed

08006e2c <__sinit>:
 8006e2c:	b510      	push	{r4, lr}
 8006e2e:	4604      	mov	r4, r0
 8006e30:	f7ff fff0 	bl	8006e14 <__sfp_lock_acquire>
 8006e34:	6a23      	ldr	r3, [r4, #32]
 8006e36:	b11b      	cbz	r3, 8006e40 <__sinit+0x14>
 8006e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e3c:	f7ff bff0 	b.w	8006e20 <__sfp_lock_release>
 8006e40:	4b04      	ldr	r3, [pc, #16]	; (8006e54 <__sinit+0x28>)
 8006e42:	6223      	str	r3, [r4, #32]
 8006e44:	4b04      	ldr	r3, [pc, #16]	; (8006e58 <__sinit+0x2c>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d1f5      	bne.n	8006e38 <__sinit+0xc>
 8006e4c:	f7ff ffc4 	bl	8006dd8 <global_stdio_init.part.0>
 8006e50:	e7f2      	b.n	8006e38 <__sinit+0xc>
 8006e52:	bf00      	nop
 8006e54:	08006d99 	.word	0x08006d99
 8006e58:	200007e4 	.word	0x200007e4

08006e5c <_fwalk_sglue>:
 8006e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e60:	4607      	mov	r7, r0
 8006e62:	4688      	mov	r8, r1
 8006e64:	4614      	mov	r4, r2
 8006e66:	2600      	movs	r6, #0
 8006e68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e6c:	f1b9 0901 	subs.w	r9, r9, #1
 8006e70:	d505      	bpl.n	8006e7e <_fwalk_sglue+0x22>
 8006e72:	6824      	ldr	r4, [r4, #0]
 8006e74:	2c00      	cmp	r4, #0
 8006e76:	d1f7      	bne.n	8006e68 <_fwalk_sglue+0xc>
 8006e78:	4630      	mov	r0, r6
 8006e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e7e:	89ab      	ldrh	r3, [r5, #12]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d907      	bls.n	8006e94 <_fwalk_sglue+0x38>
 8006e84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e88:	3301      	adds	r3, #1
 8006e8a:	d003      	beq.n	8006e94 <_fwalk_sglue+0x38>
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	4638      	mov	r0, r7
 8006e90:	47c0      	blx	r8
 8006e92:	4306      	orrs	r6, r0
 8006e94:	3568      	adds	r5, #104	; 0x68
 8006e96:	e7e9      	b.n	8006e6c <_fwalk_sglue+0x10>

08006e98 <siprintf>:
 8006e98:	b40e      	push	{r1, r2, r3}
 8006e9a:	b500      	push	{lr}
 8006e9c:	b09c      	sub	sp, #112	; 0x70
 8006e9e:	ab1d      	add	r3, sp, #116	; 0x74
 8006ea0:	9002      	str	r0, [sp, #8]
 8006ea2:	9006      	str	r0, [sp, #24]
 8006ea4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ea8:	4809      	ldr	r0, [pc, #36]	; (8006ed0 <siprintf+0x38>)
 8006eaa:	9107      	str	r1, [sp, #28]
 8006eac:	9104      	str	r1, [sp, #16]
 8006eae:	4909      	ldr	r1, [pc, #36]	; (8006ed4 <siprintf+0x3c>)
 8006eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eb4:	9105      	str	r1, [sp, #20]
 8006eb6:	6800      	ldr	r0, [r0, #0]
 8006eb8:	9301      	str	r3, [sp, #4]
 8006eba:	a902      	add	r1, sp, #8
 8006ebc:	f002 fbf0 	bl	80096a0 <_svfiprintf_r>
 8006ec0:	9b02      	ldr	r3, [sp, #8]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	701a      	strb	r2, [r3, #0]
 8006ec6:	b01c      	add	sp, #112	; 0x70
 8006ec8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ecc:	b003      	add	sp, #12
 8006ece:	4770      	bx	lr
 8006ed0:	20000074 	.word	0x20000074
 8006ed4:	ffff0208 	.word	0xffff0208

08006ed8 <__sread>:
 8006ed8:	b510      	push	{r4, lr}
 8006eda:	460c      	mov	r4, r1
 8006edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee0:	f000 f86c 	bl	8006fbc <_read_r>
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	bfab      	itete	ge
 8006ee8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006eea:	89a3      	ldrhlt	r3, [r4, #12]
 8006eec:	181b      	addge	r3, r3, r0
 8006eee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006ef2:	bfac      	ite	ge
 8006ef4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ef6:	81a3      	strhlt	r3, [r4, #12]
 8006ef8:	bd10      	pop	{r4, pc}

08006efa <__swrite>:
 8006efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006efe:	461f      	mov	r7, r3
 8006f00:	898b      	ldrh	r3, [r1, #12]
 8006f02:	05db      	lsls	r3, r3, #23
 8006f04:	4605      	mov	r5, r0
 8006f06:	460c      	mov	r4, r1
 8006f08:	4616      	mov	r6, r2
 8006f0a:	d505      	bpl.n	8006f18 <__swrite+0x1e>
 8006f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f10:	2302      	movs	r3, #2
 8006f12:	2200      	movs	r2, #0
 8006f14:	f000 f840 	bl	8006f98 <_lseek_r>
 8006f18:	89a3      	ldrh	r3, [r4, #12]
 8006f1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f22:	81a3      	strh	r3, [r4, #12]
 8006f24:	4632      	mov	r2, r6
 8006f26:	463b      	mov	r3, r7
 8006f28:	4628      	mov	r0, r5
 8006f2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f2e:	f000 b857 	b.w	8006fe0 <_write_r>

08006f32 <__sseek>:
 8006f32:	b510      	push	{r4, lr}
 8006f34:	460c      	mov	r4, r1
 8006f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f3a:	f000 f82d 	bl	8006f98 <_lseek_r>
 8006f3e:	1c43      	adds	r3, r0, #1
 8006f40:	89a3      	ldrh	r3, [r4, #12]
 8006f42:	bf15      	itete	ne
 8006f44:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f4e:	81a3      	strheq	r3, [r4, #12]
 8006f50:	bf18      	it	ne
 8006f52:	81a3      	strhne	r3, [r4, #12]
 8006f54:	bd10      	pop	{r4, pc}

08006f56 <__sclose>:
 8006f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f5a:	f000 b80d 	b.w	8006f78 <_close_r>

08006f5e <memset>:
 8006f5e:	4402      	add	r2, r0
 8006f60:	4603      	mov	r3, r0
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d100      	bne.n	8006f68 <memset+0xa>
 8006f66:	4770      	bx	lr
 8006f68:	f803 1b01 	strb.w	r1, [r3], #1
 8006f6c:	e7f9      	b.n	8006f62 <memset+0x4>
	...

08006f70 <_localeconv_r>:
 8006f70:	4800      	ldr	r0, [pc, #0]	; (8006f74 <_localeconv_r+0x4>)
 8006f72:	4770      	bx	lr
 8006f74:	20000168 	.word	0x20000168

08006f78 <_close_r>:
 8006f78:	b538      	push	{r3, r4, r5, lr}
 8006f7a:	4d06      	ldr	r5, [pc, #24]	; (8006f94 <_close_r+0x1c>)
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	4604      	mov	r4, r0
 8006f80:	4608      	mov	r0, r1
 8006f82:	602b      	str	r3, [r5, #0]
 8006f84:	f7fb f9cf 	bl	8002326 <_close>
 8006f88:	1c43      	adds	r3, r0, #1
 8006f8a:	d102      	bne.n	8006f92 <_close_r+0x1a>
 8006f8c:	682b      	ldr	r3, [r5, #0]
 8006f8e:	b103      	cbz	r3, 8006f92 <_close_r+0x1a>
 8006f90:	6023      	str	r3, [r4, #0]
 8006f92:	bd38      	pop	{r3, r4, r5, pc}
 8006f94:	200007e8 	.word	0x200007e8

08006f98 <_lseek_r>:
 8006f98:	b538      	push	{r3, r4, r5, lr}
 8006f9a:	4d07      	ldr	r5, [pc, #28]	; (8006fb8 <_lseek_r+0x20>)
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	4608      	mov	r0, r1
 8006fa0:	4611      	mov	r1, r2
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	602a      	str	r2, [r5, #0]
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	f7fb f9e4 	bl	8002374 <_lseek>
 8006fac:	1c43      	adds	r3, r0, #1
 8006fae:	d102      	bne.n	8006fb6 <_lseek_r+0x1e>
 8006fb0:	682b      	ldr	r3, [r5, #0]
 8006fb2:	b103      	cbz	r3, 8006fb6 <_lseek_r+0x1e>
 8006fb4:	6023      	str	r3, [r4, #0]
 8006fb6:	bd38      	pop	{r3, r4, r5, pc}
 8006fb8:	200007e8 	.word	0x200007e8

08006fbc <_read_r>:
 8006fbc:	b538      	push	{r3, r4, r5, lr}
 8006fbe:	4d07      	ldr	r5, [pc, #28]	; (8006fdc <_read_r+0x20>)
 8006fc0:	4604      	mov	r4, r0
 8006fc2:	4608      	mov	r0, r1
 8006fc4:	4611      	mov	r1, r2
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	602a      	str	r2, [r5, #0]
 8006fca:	461a      	mov	r2, r3
 8006fcc:	f7fb f972 	bl	80022b4 <_read>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	d102      	bne.n	8006fda <_read_r+0x1e>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	b103      	cbz	r3, 8006fda <_read_r+0x1e>
 8006fd8:	6023      	str	r3, [r4, #0]
 8006fda:	bd38      	pop	{r3, r4, r5, pc}
 8006fdc:	200007e8 	.word	0x200007e8

08006fe0 <_write_r>:
 8006fe0:	b538      	push	{r3, r4, r5, lr}
 8006fe2:	4d07      	ldr	r5, [pc, #28]	; (8007000 <_write_r+0x20>)
 8006fe4:	4604      	mov	r4, r0
 8006fe6:	4608      	mov	r0, r1
 8006fe8:	4611      	mov	r1, r2
 8006fea:	2200      	movs	r2, #0
 8006fec:	602a      	str	r2, [r5, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	f7fb f97d 	bl	80022ee <_write>
 8006ff4:	1c43      	adds	r3, r0, #1
 8006ff6:	d102      	bne.n	8006ffe <_write_r+0x1e>
 8006ff8:	682b      	ldr	r3, [r5, #0]
 8006ffa:	b103      	cbz	r3, 8006ffe <_write_r+0x1e>
 8006ffc:	6023      	str	r3, [r4, #0]
 8006ffe:	bd38      	pop	{r3, r4, r5, pc}
 8007000:	200007e8 	.word	0x200007e8

08007004 <__errno>:
 8007004:	4b01      	ldr	r3, [pc, #4]	; (800700c <__errno+0x8>)
 8007006:	6818      	ldr	r0, [r3, #0]
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	20000074 	.word	0x20000074

08007010 <__libc_init_array>:
 8007010:	b570      	push	{r4, r5, r6, lr}
 8007012:	4d0d      	ldr	r5, [pc, #52]	; (8007048 <__libc_init_array+0x38>)
 8007014:	4c0d      	ldr	r4, [pc, #52]	; (800704c <__libc_init_array+0x3c>)
 8007016:	1b64      	subs	r4, r4, r5
 8007018:	10a4      	asrs	r4, r4, #2
 800701a:	2600      	movs	r6, #0
 800701c:	42a6      	cmp	r6, r4
 800701e:	d109      	bne.n	8007034 <__libc_init_array+0x24>
 8007020:	4d0b      	ldr	r5, [pc, #44]	; (8007050 <__libc_init_array+0x40>)
 8007022:	4c0c      	ldr	r4, [pc, #48]	; (8007054 <__libc_init_array+0x44>)
 8007024:	f003 fdd2 	bl	800abcc <_init>
 8007028:	1b64      	subs	r4, r4, r5
 800702a:	10a4      	asrs	r4, r4, #2
 800702c:	2600      	movs	r6, #0
 800702e:	42a6      	cmp	r6, r4
 8007030:	d105      	bne.n	800703e <__libc_init_array+0x2e>
 8007032:	bd70      	pop	{r4, r5, r6, pc}
 8007034:	f855 3b04 	ldr.w	r3, [r5], #4
 8007038:	4798      	blx	r3
 800703a:	3601      	adds	r6, #1
 800703c:	e7ee      	b.n	800701c <__libc_init_array+0xc>
 800703e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007042:	4798      	blx	r3
 8007044:	3601      	adds	r6, #1
 8007046:	e7f2      	b.n	800702e <__libc_init_array+0x1e>
 8007048:	0800b080 	.word	0x0800b080
 800704c:	0800b080 	.word	0x0800b080
 8007050:	0800b080 	.word	0x0800b080
 8007054:	0800b084 	.word	0x0800b084

08007058 <__retarget_lock_init_recursive>:
 8007058:	4770      	bx	lr

0800705a <__retarget_lock_acquire_recursive>:
 800705a:	4770      	bx	lr

0800705c <__retarget_lock_release_recursive>:
 800705c:	4770      	bx	lr
	...

08007060 <nanf>:
 8007060:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007068 <nanf+0x8>
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop
 8007068:	7fc00000 	.word	0x7fc00000

0800706c <quorem>:
 800706c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007070:	6903      	ldr	r3, [r0, #16]
 8007072:	690c      	ldr	r4, [r1, #16]
 8007074:	42a3      	cmp	r3, r4
 8007076:	4607      	mov	r7, r0
 8007078:	db7e      	blt.n	8007178 <quorem+0x10c>
 800707a:	3c01      	subs	r4, #1
 800707c:	f101 0814 	add.w	r8, r1, #20
 8007080:	f100 0514 	add.w	r5, r0, #20
 8007084:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007088:	9301      	str	r3, [sp, #4]
 800708a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800708e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007092:	3301      	adds	r3, #1
 8007094:	429a      	cmp	r2, r3
 8007096:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800709a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800709e:	fbb2 f6f3 	udiv	r6, r2, r3
 80070a2:	d331      	bcc.n	8007108 <quorem+0x9c>
 80070a4:	f04f 0e00 	mov.w	lr, #0
 80070a8:	4640      	mov	r0, r8
 80070aa:	46ac      	mov	ip, r5
 80070ac:	46f2      	mov	sl, lr
 80070ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80070b2:	b293      	uxth	r3, r2
 80070b4:	fb06 e303 	mla	r3, r6, r3, lr
 80070b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070bc:	0c1a      	lsrs	r2, r3, #16
 80070be:	b29b      	uxth	r3, r3
 80070c0:	ebaa 0303 	sub.w	r3, sl, r3
 80070c4:	f8dc a000 	ldr.w	sl, [ip]
 80070c8:	fa13 f38a 	uxtah	r3, r3, sl
 80070cc:	fb06 220e 	mla	r2, r6, lr, r2
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	9b00      	ldr	r3, [sp, #0]
 80070d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070d8:	b292      	uxth	r2, r2
 80070da:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80070de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070e2:	f8bd 3000 	ldrh.w	r3, [sp]
 80070e6:	4581      	cmp	r9, r0
 80070e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070ec:	f84c 3b04 	str.w	r3, [ip], #4
 80070f0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80070f4:	d2db      	bcs.n	80070ae <quorem+0x42>
 80070f6:	f855 300b 	ldr.w	r3, [r5, fp]
 80070fa:	b92b      	cbnz	r3, 8007108 <quorem+0x9c>
 80070fc:	9b01      	ldr	r3, [sp, #4]
 80070fe:	3b04      	subs	r3, #4
 8007100:	429d      	cmp	r5, r3
 8007102:	461a      	mov	r2, r3
 8007104:	d32c      	bcc.n	8007160 <quorem+0xf4>
 8007106:	613c      	str	r4, [r7, #16]
 8007108:	4638      	mov	r0, r7
 800710a:	f001 f9f1 	bl	80084f0 <__mcmp>
 800710e:	2800      	cmp	r0, #0
 8007110:	db22      	blt.n	8007158 <quorem+0xec>
 8007112:	3601      	adds	r6, #1
 8007114:	4629      	mov	r1, r5
 8007116:	2000      	movs	r0, #0
 8007118:	f858 2b04 	ldr.w	r2, [r8], #4
 800711c:	f8d1 c000 	ldr.w	ip, [r1]
 8007120:	b293      	uxth	r3, r2
 8007122:	1ac3      	subs	r3, r0, r3
 8007124:	0c12      	lsrs	r2, r2, #16
 8007126:	fa13 f38c 	uxtah	r3, r3, ip
 800712a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800712e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007132:	b29b      	uxth	r3, r3
 8007134:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007138:	45c1      	cmp	r9, r8
 800713a:	f841 3b04 	str.w	r3, [r1], #4
 800713e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007142:	d2e9      	bcs.n	8007118 <quorem+0xac>
 8007144:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007148:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800714c:	b922      	cbnz	r2, 8007158 <quorem+0xec>
 800714e:	3b04      	subs	r3, #4
 8007150:	429d      	cmp	r5, r3
 8007152:	461a      	mov	r2, r3
 8007154:	d30a      	bcc.n	800716c <quorem+0x100>
 8007156:	613c      	str	r4, [r7, #16]
 8007158:	4630      	mov	r0, r6
 800715a:	b003      	add	sp, #12
 800715c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007160:	6812      	ldr	r2, [r2, #0]
 8007162:	3b04      	subs	r3, #4
 8007164:	2a00      	cmp	r2, #0
 8007166:	d1ce      	bne.n	8007106 <quorem+0x9a>
 8007168:	3c01      	subs	r4, #1
 800716a:	e7c9      	b.n	8007100 <quorem+0x94>
 800716c:	6812      	ldr	r2, [r2, #0]
 800716e:	3b04      	subs	r3, #4
 8007170:	2a00      	cmp	r2, #0
 8007172:	d1f0      	bne.n	8007156 <quorem+0xea>
 8007174:	3c01      	subs	r4, #1
 8007176:	e7eb      	b.n	8007150 <quorem+0xe4>
 8007178:	2000      	movs	r0, #0
 800717a:	e7ee      	b.n	800715a <quorem+0xee>
 800717c:	0000      	movs	r0, r0
	...

08007180 <_dtoa_r>:
 8007180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007184:	ed2d 8b04 	vpush	{d8-d9}
 8007188:	69c5      	ldr	r5, [r0, #28]
 800718a:	b093      	sub	sp, #76	; 0x4c
 800718c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007190:	ec57 6b10 	vmov	r6, r7, d0
 8007194:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007198:	9107      	str	r1, [sp, #28]
 800719a:	4604      	mov	r4, r0
 800719c:	920a      	str	r2, [sp, #40]	; 0x28
 800719e:	930d      	str	r3, [sp, #52]	; 0x34
 80071a0:	b975      	cbnz	r5, 80071c0 <_dtoa_r+0x40>
 80071a2:	2010      	movs	r0, #16
 80071a4:	f000 fe2a 	bl	8007dfc <malloc>
 80071a8:	4602      	mov	r2, r0
 80071aa:	61e0      	str	r0, [r4, #28]
 80071ac:	b920      	cbnz	r0, 80071b8 <_dtoa_r+0x38>
 80071ae:	4bae      	ldr	r3, [pc, #696]	; (8007468 <_dtoa_r+0x2e8>)
 80071b0:	21ef      	movs	r1, #239	; 0xef
 80071b2:	48ae      	ldr	r0, [pc, #696]	; (800746c <_dtoa_r+0x2ec>)
 80071b4:	f002 fc74 	bl	8009aa0 <__assert_func>
 80071b8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071bc:	6005      	str	r5, [r0, #0]
 80071be:	60c5      	str	r5, [r0, #12]
 80071c0:	69e3      	ldr	r3, [r4, #28]
 80071c2:	6819      	ldr	r1, [r3, #0]
 80071c4:	b151      	cbz	r1, 80071dc <_dtoa_r+0x5c>
 80071c6:	685a      	ldr	r2, [r3, #4]
 80071c8:	604a      	str	r2, [r1, #4]
 80071ca:	2301      	movs	r3, #1
 80071cc:	4093      	lsls	r3, r2
 80071ce:	608b      	str	r3, [r1, #8]
 80071d0:	4620      	mov	r0, r4
 80071d2:	f000 ff07 	bl	8007fe4 <_Bfree>
 80071d6:	69e3      	ldr	r3, [r4, #28]
 80071d8:	2200      	movs	r2, #0
 80071da:	601a      	str	r2, [r3, #0]
 80071dc:	1e3b      	subs	r3, r7, #0
 80071de:	bfbb      	ittet	lt
 80071e0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80071e4:	9303      	strlt	r3, [sp, #12]
 80071e6:	2300      	movge	r3, #0
 80071e8:	2201      	movlt	r2, #1
 80071ea:	bfac      	ite	ge
 80071ec:	f8c8 3000 	strge.w	r3, [r8]
 80071f0:	f8c8 2000 	strlt.w	r2, [r8]
 80071f4:	4b9e      	ldr	r3, [pc, #632]	; (8007470 <_dtoa_r+0x2f0>)
 80071f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80071fa:	ea33 0308 	bics.w	r3, r3, r8
 80071fe:	d11b      	bne.n	8007238 <_dtoa_r+0xb8>
 8007200:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007202:	f242 730f 	movw	r3, #9999	; 0x270f
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800720c:	4333      	orrs	r3, r6
 800720e:	f000 8593 	beq.w	8007d38 <_dtoa_r+0xbb8>
 8007212:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007214:	b963      	cbnz	r3, 8007230 <_dtoa_r+0xb0>
 8007216:	4b97      	ldr	r3, [pc, #604]	; (8007474 <_dtoa_r+0x2f4>)
 8007218:	e027      	b.n	800726a <_dtoa_r+0xea>
 800721a:	4b97      	ldr	r3, [pc, #604]	; (8007478 <_dtoa_r+0x2f8>)
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	3308      	adds	r3, #8
 8007220:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007222:	6013      	str	r3, [r2, #0]
 8007224:	9800      	ldr	r0, [sp, #0]
 8007226:	b013      	add	sp, #76	; 0x4c
 8007228:	ecbd 8b04 	vpop	{d8-d9}
 800722c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007230:	4b90      	ldr	r3, [pc, #576]	; (8007474 <_dtoa_r+0x2f4>)
 8007232:	9300      	str	r3, [sp, #0]
 8007234:	3303      	adds	r3, #3
 8007236:	e7f3      	b.n	8007220 <_dtoa_r+0xa0>
 8007238:	ed9d 7b02 	vldr	d7, [sp, #8]
 800723c:	2200      	movs	r2, #0
 800723e:	ec51 0b17 	vmov	r0, r1, d7
 8007242:	eeb0 8a47 	vmov.f32	s16, s14
 8007246:	eef0 8a67 	vmov.f32	s17, s15
 800724a:	2300      	movs	r3, #0
 800724c:	f7f9 fc54 	bl	8000af8 <__aeabi_dcmpeq>
 8007250:	4681      	mov	r9, r0
 8007252:	b160      	cbz	r0, 800726e <_dtoa_r+0xee>
 8007254:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007256:	2301      	movs	r3, #1
 8007258:	6013      	str	r3, [r2, #0]
 800725a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800725c:	2b00      	cmp	r3, #0
 800725e:	f000 8568 	beq.w	8007d32 <_dtoa_r+0xbb2>
 8007262:	4b86      	ldr	r3, [pc, #536]	; (800747c <_dtoa_r+0x2fc>)
 8007264:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007266:	6013      	str	r3, [r2, #0]
 8007268:	3b01      	subs	r3, #1
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	e7da      	b.n	8007224 <_dtoa_r+0xa4>
 800726e:	aa10      	add	r2, sp, #64	; 0x40
 8007270:	a911      	add	r1, sp, #68	; 0x44
 8007272:	4620      	mov	r0, r4
 8007274:	eeb0 0a48 	vmov.f32	s0, s16
 8007278:	eef0 0a68 	vmov.f32	s1, s17
 800727c:	f001 fa4e 	bl	800871c <__d2b>
 8007280:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007284:	4682      	mov	sl, r0
 8007286:	2d00      	cmp	r5, #0
 8007288:	d07f      	beq.n	800738a <_dtoa_r+0x20a>
 800728a:	ee18 3a90 	vmov	r3, s17
 800728e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007292:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007296:	ec51 0b18 	vmov	r0, r1, d8
 800729a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800729e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80072a2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80072a6:	4619      	mov	r1, r3
 80072a8:	2200      	movs	r2, #0
 80072aa:	4b75      	ldr	r3, [pc, #468]	; (8007480 <_dtoa_r+0x300>)
 80072ac:	f7f9 f804 	bl	80002b8 <__aeabi_dsub>
 80072b0:	a367      	add	r3, pc, #412	; (adr r3, 8007450 <_dtoa_r+0x2d0>)
 80072b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b6:	f7f9 f9b7 	bl	8000628 <__aeabi_dmul>
 80072ba:	a367      	add	r3, pc, #412	; (adr r3, 8007458 <_dtoa_r+0x2d8>)
 80072bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c0:	f7f8 fffc 	bl	80002bc <__adddf3>
 80072c4:	4606      	mov	r6, r0
 80072c6:	4628      	mov	r0, r5
 80072c8:	460f      	mov	r7, r1
 80072ca:	f7f9 f943 	bl	8000554 <__aeabi_i2d>
 80072ce:	a364      	add	r3, pc, #400	; (adr r3, 8007460 <_dtoa_r+0x2e0>)
 80072d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d4:	f7f9 f9a8 	bl	8000628 <__aeabi_dmul>
 80072d8:	4602      	mov	r2, r0
 80072da:	460b      	mov	r3, r1
 80072dc:	4630      	mov	r0, r6
 80072de:	4639      	mov	r1, r7
 80072e0:	f7f8 ffec 	bl	80002bc <__adddf3>
 80072e4:	4606      	mov	r6, r0
 80072e6:	460f      	mov	r7, r1
 80072e8:	f7f9 fc4e 	bl	8000b88 <__aeabi_d2iz>
 80072ec:	2200      	movs	r2, #0
 80072ee:	4683      	mov	fp, r0
 80072f0:	2300      	movs	r3, #0
 80072f2:	4630      	mov	r0, r6
 80072f4:	4639      	mov	r1, r7
 80072f6:	f7f9 fc09 	bl	8000b0c <__aeabi_dcmplt>
 80072fa:	b148      	cbz	r0, 8007310 <_dtoa_r+0x190>
 80072fc:	4658      	mov	r0, fp
 80072fe:	f7f9 f929 	bl	8000554 <__aeabi_i2d>
 8007302:	4632      	mov	r2, r6
 8007304:	463b      	mov	r3, r7
 8007306:	f7f9 fbf7 	bl	8000af8 <__aeabi_dcmpeq>
 800730a:	b908      	cbnz	r0, 8007310 <_dtoa_r+0x190>
 800730c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007310:	f1bb 0f16 	cmp.w	fp, #22
 8007314:	d857      	bhi.n	80073c6 <_dtoa_r+0x246>
 8007316:	4b5b      	ldr	r3, [pc, #364]	; (8007484 <_dtoa_r+0x304>)
 8007318:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800731c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007320:	ec51 0b18 	vmov	r0, r1, d8
 8007324:	f7f9 fbf2 	bl	8000b0c <__aeabi_dcmplt>
 8007328:	2800      	cmp	r0, #0
 800732a:	d04e      	beq.n	80073ca <_dtoa_r+0x24a>
 800732c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007330:	2300      	movs	r3, #0
 8007332:	930c      	str	r3, [sp, #48]	; 0x30
 8007334:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007336:	1b5b      	subs	r3, r3, r5
 8007338:	1e5a      	subs	r2, r3, #1
 800733a:	bf45      	ittet	mi
 800733c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007340:	9305      	strmi	r3, [sp, #20]
 8007342:	2300      	movpl	r3, #0
 8007344:	2300      	movmi	r3, #0
 8007346:	9206      	str	r2, [sp, #24]
 8007348:	bf54      	ite	pl
 800734a:	9305      	strpl	r3, [sp, #20]
 800734c:	9306      	strmi	r3, [sp, #24]
 800734e:	f1bb 0f00 	cmp.w	fp, #0
 8007352:	db3c      	blt.n	80073ce <_dtoa_r+0x24e>
 8007354:	9b06      	ldr	r3, [sp, #24]
 8007356:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800735a:	445b      	add	r3, fp
 800735c:	9306      	str	r3, [sp, #24]
 800735e:	2300      	movs	r3, #0
 8007360:	9308      	str	r3, [sp, #32]
 8007362:	9b07      	ldr	r3, [sp, #28]
 8007364:	2b09      	cmp	r3, #9
 8007366:	d868      	bhi.n	800743a <_dtoa_r+0x2ba>
 8007368:	2b05      	cmp	r3, #5
 800736a:	bfc4      	itt	gt
 800736c:	3b04      	subgt	r3, #4
 800736e:	9307      	strgt	r3, [sp, #28]
 8007370:	9b07      	ldr	r3, [sp, #28]
 8007372:	f1a3 0302 	sub.w	r3, r3, #2
 8007376:	bfcc      	ite	gt
 8007378:	2500      	movgt	r5, #0
 800737a:	2501      	movle	r5, #1
 800737c:	2b03      	cmp	r3, #3
 800737e:	f200 8085 	bhi.w	800748c <_dtoa_r+0x30c>
 8007382:	e8df f003 	tbb	[pc, r3]
 8007386:	3b2e      	.short	0x3b2e
 8007388:	5839      	.short	0x5839
 800738a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800738e:	441d      	add	r5, r3
 8007390:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007394:	2b20      	cmp	r3, #32
 8007396:	bfc1      	itttt	gt
 8007398:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800739c:	fa08 f803 	lslgt.w	r8, r8, r3
 80073a0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80073a4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80073a8:	bfd6      	itet	le
 80073aa:	f1c3 0320 	rsble	r3, r3, #32
 80073ae:	ea48 0003 	orrgt.w	r0, r8, r3
 80073b2:	fa06 f003 	lslle.w	r0, r6, r3
 80073b6:	f7f9 f8bd 	bl	8000534 <__aeabi_ui2d>
 80073ba:	2201      	movs	r2, #1
 80073bc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80073c0:	3d01      	subs	r5, #1
 80073c2:	920e      	str	r2, [sp, #56]	; 0x38
 80073c4:	e76f      	b.n	80072a6 <_dtoa_r+0x126>
 80073c6:	2301      	movs	r3, #1
 80073c8:	e7b3      	b.n	8007332 <_dtoa_r+0x1b2>
 80073ca:	900c      	str	r0, [sp, #48]	; 0x30
 80073cc:	e7b2      	b.n	8007334 <_dtoa_r+0x1b4>
 80073ce:	9b05      	ldr	r3, [sp, #20]
 80073d0:	eba3 030b 	sub.w	r3, r3, fp
 80073d4:	9305      	str	r3, [sp, #20]
 80073d6:	f1cb 0300 	rsb	r3, fp, #0
 80073da:	9308      	str	r3, [sp, #32]
 80073dc:	2300      	movs	r3, #0
 80073de:	930b      	str	r3, [sp, #44]	; 0x2c
 80073e0:	e7bf      	b.n	8007362 <_dtoa_r+0x1e2>
 80073e2:	2300      	movs	r3, #0
 80073e4:	9309      	str	r3, [sp, #36]	; 0x24
 80073e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	dc52      	bgt.n	8007492 <_dtoa_r+0x312>
 80073ec:	2301      	movs	r3, #1
 80073ee:	9301      	str	r3, [sp, #4]
 80073f0:	9304      	str	r3, [sp, #16]
 80073f2:	461a      	mov	r2, r3
 80073f4:	920a      	str	r2, [sp, #40]	; 0x28
 80073f6:	e00b      	b.n	8007410 <_dtoa_r+0x290>
 80073f8:	2301      	movs	r3, #1
 80073fa:	e7f3      	b.n	80073e4 <_dtoa_r+0x264>
 80073fc:	2300      	movs	r3, #0
 80073fe:	9309      	str	r3, [sp, #36]	; 0x24
 8007400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007402:	445b      	add	r3, fp
 8007404:	9301      	str	r3, [sp, #4]
 8007406:	3301      	adds	r3, #1
 8007408:	2b01      	cmp	r3, #1
 800740a:	9304      	str	r3, [sp, #16]
 800740c:	bfb8      	it	lt
 800740e:	2301      	movlt	r3, #1
 8007410:	69e0      	ldr	r0, [r4, #28]
 8007412:	2100      	movs	r1, #0
 8007414:	2204      	movs	r2, #4
 8007416:	f102 0614 	add.w	r6, r2, #20
 800741a:	429e      	cmp	r6, r3
 800741c:	d93d      	bls.n	800749a <_dtoa_r+0x31a>
 800741e:	6041      	str	r1, [r0, #4]
 8007420:	4620      	mov	r0, r4
 8007422:	f000 fd9f 	bl	8007f64 <_Balloc>
 8007426:	9000      	str	r0, [sp, #0]
 8007428:	2800      	cmp	r0, #0
 800742a:	d139      	bne.n	80074a0 <_dtoa_r+0x320>
 800742c:	4b16      	ldr	r3, [pc, #88]	; (8007488 <_dtoa_r+0x308>)
 800742e:	4602      	mov	r2, r0
 8007430:	f240 11af 	movw	r1, #431	; 0x1af
 8007434:	e6bd      	b.n	80071b2 <_dtoa_r+0x32>
 8007436:	2301      	movs	r3, #1
 8007438:	e7e1      	b.n	80073fe <_dtoa_r+0x27e>
 800743a:	2501      	movs	r5, #1
 800743c:	2300      	movs	r3, #0
 800743e:	9307      	str	r3, [sp, #28]
 8007440:	9509      	str	r5, [sp, #36]	; 0x24
 8007442:	f04f 33ff 	mov.w	r3, #4294967295
 8007446:	9301      	str	r3, [sp, #4]
 8007448:	9304      	str	r3, [sp, #16]
 800744a:	2200      	movs	r2, #0
 800744c:	2312      	movs	r3, #18
 800744e:	e7d1      	b.n	80073f4 <_dtoa_r+0x274>
 8007450:	636f4361 	.word	0x636f4361
 8007454:	3fd287a7 	.word	0x3fd287a7
 8007458:	8b60c8b3 	.word	0x8b60c8b3
 800745c:	3fc68a28 	.word	0x3fc68a28
 8007460:	509f79fb 	.word	0x509f79fb
 8007464:	3fd34413 	.word	0x3fd34413
 8007468:	0800ac96 	.word	0x0800ac96
 800746c:	0800acad 	.word	0x0800acad
 8007470:	7ff00000 	.word	0x7ff00000
 8007474:	0800ac92 	.word	0x0800ac92
 8007478:	0800ac89 	.word	0x0800ac89
 800747c:	0800ac61 	.word	0x0800ac61
 8007480:	3ff80000 	.word	0x3ff80000
 8007484:	0800ad98 	.word	0x0800ad98
 8007488:	0800ad05 	.word	0x0800ad05
 800748c:	2301      	movs	r3, #1
 800748e:	9309      	str	r3, [sp, #36]	; 0x24
 8007490:	e7d7      	b.n	8007442 <_dtoa_r+0x2c2>
 8007492:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007494:	9301      	str	r3, [sp, #4]
 8007496:	9304      	str	r3, [sp, #16]
 8007498:	e7ba      	b.n	8007410 <_dtoa_r+0x290>
 800749a:	3101      	adds	r1, #1
 800749c:	0052      	lsls	r2, r2, #1
 800749e:	e7ba      	b.n	8007416 <_dtoa_r+0x296>
 80074a0:	69e3      	ldr	r3, [r4, #28]
 80074a2:	9a00      	ldr	r2, [sp, #0]
 80074a4:	601a      	str	r2, [r3, #0]
 80074a6:	9b04      	ldr	r3, [sp, #16]
 80074a8:	2b0e      	cmp	r3, #14
 80074aa:	f200 80a8 	bhi.w	80075fe <_dtoa_r+0x47e>
 80074ae:	2d00      	cmp	r5, #0
 80074b0:	f000 80a5 	beq.w	80075fe <_dtoa_r+0x47e>
 80074b4:	f1bb 0f00 	cmp.w	fp, #0
 80074b8:	dd38      	ble.n	800752c <_dtoa_r+0x3ac>
 80074ba:	4bc0      	ldr	r3, [pc, #768]	; (80077bc <_dtoa_r+0x63c>)
 80074bc:	f00b 020f 	and.w	r2, fp, #15
 80074c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074c4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80074c8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80074cc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80074d0:	d019      	beq.n	8007506 <_dtoa_r+0x386>
 80074d2:	4bbb      	ldr	r3, [pc, #748]	; (80077c0 <_dtoa_r+0x640>)
 80074d4:	ec51 0b18 	vmov	r0, r1, d8
 80074d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074dc:	f7f9 f9ce 	bl	800087c <__aeabi_ddiv>
 80074e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074e4:	f008 080f 	and.w	r8, r8, #15
 80074e8:	2503      	movs	r5, #3
 80074ea:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80077c0 <_dtoa_r+0x640>
 80074ee:	f1b8 0f00 	cmp.w	r8, #0
 80074f2:	d10a      	bne.n	800750a <_dtoa_r+0x38a>
 80074f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074f8:	4632      	mov	r2, r6
 80074fa:	463b      	mov	r3, r7
 80074fc:	f7f9 f9be 	bl	800087c <__aeabi_ddiv>
 8007500:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007504:	e02b      	b.n	800755e <_dtoa_r+0x3de>
 8007506:	2502      	movs	r5, #2
 8007508:	e7ef      	b.n	80074ea <_dtoa_r+0x36a>
 800750a:	f018 0f01 	tst.w	r8, #1
 800750e:	d008      	beq.n	8007522 <_dtoa_r+0x3a2>
 8007510:	4630      	mov	r0, r6
 8007512:	4639      	mov	r1, r7
 8007514:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007518:	f7f9 f886 	bl	8000628 <__aeabi_dmul>
 800751c:	3501      	adds	r5, #1
 800751e:	4606      	mov	r6, r0
 8007520:	460f      	mov	r7, r1
 8007522:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007526:	f109 0908 	add.w	r9, r9, #8
 800752a:	e7e0      	b.n	80074ee <_dtoa_r+0x36e>
 800752c:	f000 809f 	beq.w	800766e <_dtoa_r+0x4ee>
 8007530:	f1cb 0600 	rsb	r6, fp, #0
 8007534:	4ba1      	ldr	r3, [pc, #644]	; (80077bc <_dtoa_r+0x63c>)
 8007536:	4fa2      	ldr	r7, [pc, #648]	; (80077c0 <_dtoa_r+0x640>)
 8007538:	f006 020f 	and.w	r2, r6, #15
 800753c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007544:	ec51 0b18 	vmov	r0, r1, d8
 8007548:	f7f9 f86e 	bl	8000628 <__aeabi_dmul>
 800754c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007550:	1136      	asrs	r6, r6, #4
 8007552:	2300      	movs	r3, #0
 8007554:	2502      	movs	r5, #2
 8007556:	2e00      	cmp	r6, #0
 8007558:	d17e      	bne.n	8007658 <_dtoa_r+0x4d8>
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1d0      	bne.n	8007500 <_dtoa_r+0x380>
 800755e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007560:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007564:	2b00      	cmp	r3, #0
 8007566:	f000 8084 	beq.w	8007672 <_dtoa_r+0x4f2>
 800756a:	4b96      	ldr	r3, [pc, #600]	; (80077c4 <_dtoa_r+0x644>)
 800756c:	2200      	movs	r2, #0
 800756e:	4640      	mov	r0, r8
 8007570:	4649      	mov	r1, r9
 8007572:	f7f9 facb 	bl	8000b0c <__aeabi_dcmplt>
 8007576:	2800      	cmp	r0, #0
 8007578:	d07b      	beq.n	8007672 <_dtoa_r+0x4f2>
 800757a:	9b04      	ldr	r3, [sp, #16]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d078      	beq.n	8007672 <_dtoa_r+0x4f2>
 8007580:	9b01      	ldr	r3, [sp, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	dd39      	ble.n	80075fa <_dtoa_r+0x47a>
 8007586:	4b90      	ldr	r3, [pc, #576]	; (80077c8 <_dtoa_r+0x648>)
 8007588:	2200      	movs	r2, #0
 800758a:	4640      	mov	r0, r8
 800758c:	4649      	mov	r1, r9
 800758e:	f7f9 f84b 	bl	8000628 <__aeabi_dmul>
 8007592:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007596:	9e01      	ldr	r6, [sp, #4]
 8007598:	f10b 37ff 	add.w	r7, fp, #4294967295
 800759c:	3501      	adds	r5, #1
 800759e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80075a2:	4628      	mov	r0, r5
 80075a4:	f7f8 ffd6 	bl	8000554 <__aeabi_i2d>
 80075a8:	4642      	mov	r2, r8
 80075aa:	464b      	mov	r3, r9
 80075ac:	f7f9 f83c 	bl	8000628 <__aeabi_dmul>
 80075b0:	4b86      	ldr	r3, [pc, #536]	; (80077cc <_dtoa_r+0x64c>)
 80075b2:	2200      	movs	r2, #0
 80075b4:	f7f8 fe82 	bl	80002bc <__adddf3>
 80075b8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80075bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075c0:	9303      	str	r3, [sp, #12]
 80075c2:	2e00      	cmp	r6, #0
 80075c4:	d158      	bne.n	8007678 <_dtoa_r+0x4f8>
 80075c6:	4b82      	ldr	r3, [pc, #520]	; (80077d0 <_dtoa_r+0x650>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	4640      	mov	r0, r8
 80075cc:	4649      	mov	r1, r9
 80075ce:	f7f8 fe73 	bl	80002b8 <__aeabi_dsub>
 80075d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075d6:	4680      	mov	r8, r0
 80075d8:	4689      	mov	r9, r1
 80075da:	f7f9 fab5 	bl	8000b48 <__aeabi_dcmpgt>
 80075de:	2800      	cmp	r0, #0
 80075e0:	f040 8296 	bne.w	8007b10 <_dtoa_r+0x990>
 80075e4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80075e8:	4640      	mov	r0, r8
 80075ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075ee:	4649      	mov	r1, r9
 80075f0:	f7f9 fa8c 	bl	8000b0c <__aeabi_dcmplt>
 80075f4:	2800      	cmp	r0, #0
 80075f6:	f040 8289 	bne.w	8007b0c <_dtoa_r+0x98c>
 80075fa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80075fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007600:	2b00      	cmp	r3, #0
 8007602:	f2c0 814e 	blt.w	80078a2 <_dtoa_r+0x722>
 8007606:	f1bb 0f0e 	cmp.w	fp, #14
 800760a:	f300 814a 	bgt.w	80078a2 <_dtoa_r+0x722>
 800760e:	4b6b      	ldr	r3, [pc, #428]	; (80077bc <_dtoa_r+0x63c>)
 8007610:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007614:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800761a:	2b00      	cmp	r3, #0
 800761c:	f280 80dc 	bge.w	80077d8 <_dtoa_r+0x658>
 8007620:	9b04      	ldr	r3, [sp, #16]
 8007622:	2b00      	cmp	r3, #0
 8007624:	f300 80d8 	bgt.w	80077d8 <_dtoa_r+0x658>
 8007628:	f040 826f 	bne.w	8007b0a <_dtoa_r+0x98a>
 800762c:	4b68      	ldr	r3, [pc, #416]	; (80077d0 <_dtoa_r+0x650>)
 800762e:	2200      	movs	r2, #0
 8007630:	4640      	mov	r0, r8
 8007632:	4649      	mov	r1, r9
 8007634:	f7f8 fff8 	bl	8000628 <__aeabi_dmul>
 8007638:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800763c:	f7f9 fa7a 	bl	8000b34 <__aeabi_dcmpge>
 8007640:	9e04      	ldr	r6, [sp, #16]
 8007642:	4637      	mov	r7, r6
 8007644:	2800      	cmp	r0, #0
 8007646:	f040 8245 	bne.w	8007ad4 <_dtoa_r+0x954>
 800764a:	9d00      	ldr	r5, [sp, #0]
 800764c:	2331      	movs	r3, #49	; 0x31
 800764e:	f805 3b01 	strb.w	r3, [r5], #1
 8007652:	f10b 0b01 	add.w	fp, fp, #1
 8007656:	e241      	b.n	8007adc <_dtoa_r+0x95c>
 8007658:	07f2      	lsls	r2, r6, #31
 800765a:	d505      	bpl.n	8007668 <_dtoa_r+0x4e8>
 800765c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007660:	f7f8 ffe2 	bl	8000628 <__aeabi_dmul>
 8007664:	3501      	adds	r5, #1
 8007666:	2301      	movs	r3, #1
 8007668:	1076      	asrs	r6, r6, #1
 800766a:	3708      	adds	r7, #8
 800766c:	e773      	b.n	8007556 <_dtoa_r+0x3d6>
 800766e:	2502      	movs	r5, #2
 8007670:	e775      	b.n	800755e <_dtoa_r+0x3de>
 8007672:	9e04      	ldr	r6, [sp, #16]
 8007674:	465f      	mov	r7, fp
 8007676:	e792      	b.n	800759e <_dtoa_r+0x41e>
 8007678:	9900      	ldr	r1, [sp, #0]
 800767a:	4b50      	ldr	r3, [pc, #320]	; (80077bc <_dtoa_r+0x63c>)
 800767c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007680:	4431      	add	r1, r6
 8007682:	9102      	str	r1, [sp, #8]
 8007684:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007686:	eeb0 9a47 	vmov.f32	s18, s14
 800768a:	eef0 9a67 	vmov.f32	s19, s15
 800768e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007692:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007696:	2900      	cmp	r1, #0
 8007698:	d044      	beq.n	8007724 <_dtoa_r+0x5a4>
 800769a:	494e      	ldr	r1, [pc, #312]	; (80077d4 <_dtoa_r+0x654>)
 800769c:	2000      	movs	r0, #0
 800769e:	f7f9 f8ed 	bl	800087c <__aeabi_ddiv>
 80076a2:	ec53 2b19 	vmov	r2, r3, d9
 80076a6:	f7f8 fe07 	bl	80002b8 <__aeabi_dsub>
 80076aa:	9d00      	ldr	r5, [sp, #0]
 80076ac:	ec41 0b19 	vmov	d9, r0, r1
 80076b0:	4649      	mov	r1, r9
 80076b2:	4640      	mov	r0, r8
 80076b4:	f7f9 fa68 	bl	8000b88 <__aeabi_d2iz>
 80076b8:	4606      	mov	r6, r0
 80076ba:	f7f8 ff4b 	bl	8000554 <__aeabi_i2d>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	4640      	mov	r0, r8
 80076c4:	4649      	mov	r1, r9
 80076c6:	f7f8 fdf7 	bl	80002b8 <__aeabi_dsub>
 80076ca:	3630      	adds	r6, #48	; 0x30
 80076cc:	f805 6b01 	strb.w	r6, [r5], #1
 80076d0:	ec53 2b19 	vmov	r2, r3, d9
 80076d4:	4680      	mov	r8, r0
 80076d6:	4689      	mov	r9, r1
 80076d8:	f7f9 fa18 	bl	8000b0c <__aeabi_dcmplt>
 80076dc:	2800      	cmp	r0, #0
 80076de:	d164      	bne.n	80077aa <_dtoa_r+0x62a>
 80076e0:	4642      	mov	r2, r8
 80076e2:	464b      	mov	r3, r9
 80076e4:	4937      	ldr	r1, [pc, #220]	; (80077c4 <_dtoa_r+0x644>)
 80076e6:	2000      	movs	r0, #0
 80076e8:	f7f8 fde6 	bl	80002b8 <__aeabi_dsub>
 80076ec:	ec53 2b19 	vmov	r2, r3, d9
 80076f0:	f7f9 fa0c 	bl	8000b0c <__aeabi_dcmplt>
 80076f4:	2800      	cmp	r0, #0
 80076f6:	f040 80b6 	bne.w	8007866 <_dtoa_r+0x6e6>
 80076fa:	9b02      	ldr	r3, [sp, #8]
 80076fc:	429d      	cmp	r5, r3
 80076fe:	f43f af7c 	beq.w	80075fa <_dtoa_r+0x47a>
 8007702:	4b31      	ldr	r3, [pc, #196]	; (80077c8 <_dtoa_r+0x648>)
 8007704:	ec51 0b19 	vmov	r0, r1, d9
 8007708:	2200      	movs	r2, #0
 800770a:	f7f8 ff8d 	bl	8000628 <__aeabi_dmul>
 800770e:	4b2e      	ldr	r3, [pc, #184]	; (80077c8 <_dtoa_r+0x648>)
 8007710:	ec41 0b19 	vmov	d9, r0, r1
 8007714:	2200      	movs	r2, #0
 8007716:	4640      	mov	r0, r8
 8007718:	4649      	mov	r1, r9
 800771a:	f7f8 ff85 	bl	8000628 <__aeabi_dmul>
 800771e:	4680      	mov	r8, r0
 8007720:	4689      	mov	r9, r1
 8007722:	e7c5      	b.n	80076b0 <_dtoa_r+0x530>
 8007724:	ec51 0b17 	vmov	r0, r1, d7
 8007728:	f7f8 ff7e 	bl	8000628 <__aeabi_dmul>
 800772c:	9b02      	ldr	r3, [sp, #8]
 800772e:	9d00      	ldr	r5, [sp, #0]
 8007730:	930f      	str	r3, [sp, #60]	; 0x3c
 8007732:	ec41 0b19 	vmov	d9, r0, r1
 8007736:	4649      	mov	r1, r9
 8007738:	4640      	mov	r0, r8
 800773a:	f7f9 fa25 	bl	8000b88 <__aeabi_d2iz>
 800773e:	4606      	mov	r6, r0
 8007740:	f7f8 ff08 	bl	8000554 <__aeabi_i2d>
 8007744:	3630      	adds	r6, #48	; 0x30
 8007746:	4602      	mov	r2, r0
 8007748:	460b      	mov	r3, r1
 800774a:	4640      	mov	r0, r8
 800774c:	4649      	mov	r1, r9
 800774e:	f7f8 fdb3 	bl	80002b8 <__aeabi_dsub>
 8007752:	f805 6b01 	strb.w	r6, [r5], #1
 8007756:	9b02      	ldr	r3, [sp, #8]
 8007758:	429d      	cmp	r5, r3
 800775a:	4680      	mov	r8, r0
 800775c:	4689      	mov	r9, r1
 800775e:	f04f 0200 	mov.w	r2, #0
 8007762:	d124      	bne.n	80077ae <_dtoa_r+0x62e>
 8007764:	4b1b      	ldr	r3, [pc, #108]	; (80077d4 <_dtoa_r+0x654>)
 8007766:	ec51 0b19 	vmov	r0, r1, d9
 800776a:	f7f8 fda7 	bl	80002bc <__adddf3>
 800776e:	4602      	mov	r2, r0
 8007770:	460b      	mov	r3, r1
 8007772:	4640      	mov	r0, r8
 8007774:	4649      	mov	r1, r9
 8007776:	f7f9 f9e7 	bl	8000b48 <__aeabi_dcmpgt>
 800777a:	2800      	cmp	r0, #0
 800777c:	d173      	bne.n	8007866 <_dtoa_r+0x6e6>
 800777e:	ec53 2b19 	vmov	r2, r3, d9
 8007782:	4914      	ldr	r1, [pc, #80]	; (80077d4 <_dtoa_r+0x654>)
 8007784:	2000      	movs	r0, #0
 8007786:	f7f8 fd97 	bl	80002b8 <__aeabi_dsub>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	4640      	mov	r0, r8
 8007790:	4649      	mov	r1, r9
 8007792:	f7f9 f9bb 	bl	8000b0c <__aeabi_dcmplt>
 8007796:	2800      	cmp	r0, #0
 8007798:	f43f af2f 	beq.w	80075fa <_dtoa_r+0x47a>
 800779c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800779e:	1e6b      	subs	r3, r5, #1
 80077a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80077a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077a6:	2b30      	cmp	r3, #48	; 0x30
 80077a8:	d0f8      	beq.n	800779c <_dtoa_r+0x61c>
 80077aa:	46bb      	mov	fp, r7
 80077ac:	e04a      	b.n	8007844 <_dtoa_r+0x6c4>
 80077ae:	4b06      	ldr	r3, [pc, #24]	; (80077c8 <_dtoa_r+0x648>)
 80077b0:	f7f8 ff3a 	bl	8000628 <__aeabi_dmul>
 80077b4:	4680      	mov	r8, r0
 80077b6:	4689      	mov	r9, r1
 80077b8:	e7bd      	b.n	8007736 <_dtoa_r+0x5b6>
 80077ba:	bf00      	nop
 80077bc:	0800ad98 	.word	0x0800ad98
 80077c0:	0800ad70 	.word	0x0800ad70
 80077c4:	3ff00000 	.word	0x3ff00000
 80077c8:	40240000 	.word	0x40240000
 80077cc:	401c0000 	.word	0x401c0000
 80077d0:	40140000 	.word	0x40140000
 80077d4:	3fe00000 	.word	0x3fe00000
 80077d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80077dc:	9d00      	ldr	r5, [sp, #0]
 80077de:	4642      	mov	r2, r8
 80077e0:	464b      	mov	r3, r9
 80077e2:	4630      	mov	r0, r6
 80077e4:	4639      	mov	r1, r7
 80077e6:	f7f9 f849 	bl	800087c <__aeabi_ddiv>
 80077ea:	f7f9 f9cd 	bl	8000b88 <__aeabi_d2iz>
 80077ee:	9001      	str	r0, [sp, #4]
 80077f0:	f7f8 feb0 	bl	8000554 <__aeabi_i2d>
 80077f4:	4642      	mov	r2, r8
 80077f6:	464b      	mov	r3, r9
 80077f8:	f7f8 ff16 	bl	8000628 <__aeabi_dmul>
 80077fc:	4602      	mov	r2, r0
 80077fe:	460b      	mov	r3, r1
 8007800:	4630      	mov	r0, r6
 8007802:	4639      	mov	r1, r7
 8007804:	f7f8 fd58 	bl	80002b8 <__aeabi_dsub>
 8007808:	9e01      	ldr	r6, [sp, #4]
 800780a:	9f04      	ldr	r7, [sp, #16]
 800780c:	3630      	adds	r6, #48	; 0x30
 800780e:	f805 6b01 	strb.w	r6, [r5], #1
 8007812:	9e00      	ldr	r6, [sp, #0]
 8007814:	1bae      	subs	r6, r5, r6
 8007816:	42b7      	cmp	r7, r6
 8007818:	4602      	mov	r2, r0
 800781a:	460b      	mov	r3, r1
 800781c:	d134      	bne.n	8007888 <_dtoa_r+0x708>
 800781e:	f7f8 fd4d 	bl	80002bc <__adddf3>
 8007822:	4642      	mov	r2, r8
 8007824:	464b      	mov	r3, r9
 8007826:	4606      	mov	r6, r0
 8007828:	460f      	mov	r7, r1
 800782a:	f7f9 f98d 	bl	8000b48 <__aeabi_dcmpgt>
 800782e:	b9c8      	cbnz	r0, 8007864 <_dtoa_r+0x6e4>
 8007830:	4642      	mov	r2, r8
 8007832:	464b      	mov	r3, r9
 8007834:	4630      	mov	r0, r6
 8007836:	4639      	mov	r1, r7
 8007838:	f7f9 f95e 	bl	8000af8 <__aeabi_dcmpeq>
 800783c:	b110      	cbz	r0, 8007844 <_dtoa_r+0x6c4>
 800783e:	9b01      	ldr	r3, [sp, #4]
 8007840:	07db      	lsls	r3, r3, #31
 8007842:	d40f      	bmi.n	8007864 <_dtoa_r+0x6e4>
 8007844:	4651      	mov	r1, sl
 8007846:	4620      	mov	r0, r4
 8007848:	f000 fbcc 	bl	8007fe4 <_Bfree>
 800784c:	2300      	movs	r3, #0
 800784e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007850:	702b      	strb	r3, [r5, #0]
 8007852:	f10b 0301 	add.w	r3, fp, #1
 8007856:	6013      	str	r3, [r2, #0]
 8007858:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800785a:	2b00      	cmp	r3, #0
 800785c:	f43f ace2 	beq.w	8007224 <_dtoa_r+0xa4>
 8007860:	601d      	str	r5, [r3, #0]
 8007862:	e4df      	b.n	8007224 <_dtoa_r+0xa4>
 8007864:	465f      	mov	r7, fp
 8007866:	462b      	mov	r3, r5
 8007868:	461d      	mov	r5, r3
 800786a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800786e:	2a39      	cmp	r2, #57	; 0x39
 8007870:	d106      	bne.n	8007880 <_dtoa_r+0x700>
 8007872:	9a00      	ldr	r2, [sp, #0]
 8007874:	429a      	cmp	r2, r3
 8007876:	d1f7      	bne.n	8007868 <_dtoa_r+0x6e8>
 8007878:	9900      	ldr	r1, [sp, #0]
 800787a:	2230      	movs	r2, #48	; 0x30
 800787c:	3701      	adds	r7, #1
 800787e:	700a      	strb	r2, [r1, #0]
 8007880:	781a      	ldrb	r2, [r3, #0]
 8007882:	3201      	adds	r2, #1
 8007884:	701a      	strb	r2, [r3, #0]
 8007886:	e790      	b.n	80077aa <_dtoa_r+0x62a>
 8007888:	4ba3      	ldr	r3, [pc, #652]	; (8007b18 <_dtoa_r+0x998>)
 800788a:	2200      	movs	r2, #0
 800788c:	f7f8 fecc 	bl	8000628 <__aeabi_dmul>
 8007890:	2200      	movs	r2, #0
 8007892:	2300      	movs	r3, #0
 8007894:	4606      	mov	r6, r0
 8007896:	460f      	mov	r7, r1
 8007898:	f7f9 f92e 	bl	8000af8 <__aeabi_dcmpeq>
 800789c:	2800      	cmp	r0, #0
 800789e:	d09e      	beq.n	80077de <_dtoa_r+0x65e>
 80078a0:	e7d0      	b.n	8007844 <_dtoa_r+0x6c4>
 80078a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078a4:	2a00      	cmp	r2, #0
 80078a6:	f000 80ca 	beq.w	8007a3e <_dtoa_r+0x8be>
 80078aa:	9a07      	ldr	r2, [sp, #28]
 80078ac:	2a01      	cmp	r2, #1
 80078ae:	f300 80ad 	bgt.w	8007a0c <_dtoa_r+0x88c>
 80078b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078b4:	2a00      	cmp	r2, #0
 80078b6:	f000 80a5 	beq.w	8007a04 <_dtoa_r+0x884>
 80078ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80078be:	9e08      	ldr	r6, [sp, #32]
 80078c0:	9d05      	ldr	r5, [sp, #20]
 80078c2:	9a05      	ldr	r2, [sp, #20]
 80078c4:	441a      	add	r2, r3
 80078c6:	9205      	str	r2, [sp, #20]
 80078c8:	9a06      	ldr	r2, [sp, #24]
 80078ca:	2101      	movs	r1, #1
 80078cc:	441a      	add	r2, r3
 80078ce:	4620      	mov	r0, r4
 80078d0:	9206      	str	r2, [sp, #24]
 80078d2:	f000 fc87 	bl	80081e4 <__i2b>
 80078d6:	4607      	mov	r7, r0
 80078d8:	b165      	cbz	r5, 80078f4 <_dtoa_r+0x774>
 80078da:	9b06      	ldr	r3, [sp, #24]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	dd09      	ble.n	80078f4 <_dtoa_r+0x774>
 80078e0:	42ab      	cmp	r3, r5
 80078e2:	9a05      	ldr	r2, [sp, #20]
 80078e4:	bfa8      	it	ge
 80078e6:	462b      	movge	r3, r5
 80078e8:	1ad2      	subs	r2, r2, r3
 80078ea:	9205      	str	r2, [sp, #20]
 80078ec:	9a06      	ldr	r2, [sp, #24]
 80078ee:	1aed      	subs	r5, r5, r3
 80078f0:	1ad3      	subs	r3, r2, r3
 80078f2:	9306      	str	r3, [sp, #24]
 80078f4:	9b08      	ldr	r3, [sp, #32]
 80078f6:	b1f3      	cbz	r3, 8007936 <_dtoa_r+0x7b6>
 80078f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	f000 80a3 	beq.w	8007a46 <_dtoa_r+0x8c6>
 8007900:	2e00      	cmp	r6, #0
 8007902:	dd10      	ble.n	8007926 <_dtoa_r+0x7a6>
 8007904:	4639      	mov	r1, r7
 8007906:	4632      	mov	r2, r6
 8007908:	4620      	mov	r0, r4
 800790a:	f000 fd2b 	bl	8008364 <__pow5mult>
 800790e:	4652      	mov	r2, sl
 8007910:	4601      	mov	r1, r0
 8007912:	4607      	mov	r7, r0
 8007914:	4620      	mov	r0, r4
 8007916:	f000 fc7b 	bl	8008210 <__multiply>
 800791a:	4651      	mov	r1, sl
 800791c:	4680      	mov	r8, r0
 800791e:	4620      	mov	r0, r4
 8007920:	f000 fb60 	bl	8007fe4 <_Bfree>
 8007924:	46c2      	mov	sl, r8
 8007926:	9b08      	ldr	r3, [sp, #32]
 8007928:	1b9a      	subs	r2, r3, r6
 800792a:	d004      	beq.n	8007936 <_dtoa_r+0x7b6>
 800792c:	4651      	mov	r1, sl
 800792e:	4620      	mov	r0, r4
 8007930:	f000 fd18 	bl	8008364 <__pow5mult>
 8007934:	4682      	mov	sl, r0
 8007936:	2101      	movs	r1, #1
 8007938:	4620      	mov	r0, r4
 800793a:	f000 fc53 	bl	80081e4 <__i2b>
 800793e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007940:	2b00      	cmp	r3, #0
 8007942:	4606      	mov	r6, r0
 8007944:	f340 8081 	ble.w	8007a4a <_dtoa_r+0x8ca>
 8007948:	461a      	mov	r2, r3
 800794a:	4601      	mov	r1, r0
 800794c:	4620      	mov	r0, r4
 800794e:	f000 fd09 	bl	8008364 <__pow5mult>
 8007952:	9b07      	ldr	r3, [sp, #28]
 8007954:	2b01      	cmp	r3, #1
 8007956:	4606      	mov	r6, r0
 8007958:	dd7a      	ble.n	8007a50 <_dtoa_r+0x8d0>
 800795a:	f04f 0800 	mov.w	r8, #0
 800795e:	6933      	ldr	r3, [r6, #16]
 8007960:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007964:	6918      	ldr	r0, [r3, #16]
 8007966:	f000 fbef 	bl	8008148 <__hi0bits>
 800796a:	f1c0 0020 	rsb	r0, r0, #32
 800796e:	9b06      	ldr	r3, [sp, #24]
 8007970:	4418      	add	r0, r3
 8007972:	f010 001f 	ands.w	r0, r0, #31
 8007976:	f000 8094 	beq.w	8007aa2 <_dtoa_r+0x922>
 800797a:	f1c0 0320 	rsb	r3, r0, #32
 800797e:	2b04      	cmp	r3, #4
 8007980:	f340 8085 	ble.w	8007a8e <_dtoa_r+0x90e>
 8007984:	9b05      	ldr	r3, [sp, #20]
 8007986:	f1c0 001c 	rsb	r0, r0, #28
 800798a:	4403      	add	r3, r0
 800798c:	9305      	str	r3, [sp, #20]
 800798e:	9b06      	ldr	r3, [sp, #24]
 8007990:	4403      	add	r3, r0
 8007992:	4405      	add	r5, r0
 8007994:	9306      	str	r3, [sp, #24]
 8007996:	9b05      	ldr	r3, [sp, #20]
 8007998:	2b00      	cmp	r3, #0
 800799a:	dd05      	ble.n	80079a8 <_dtoa_r+0x828>
 800799c:	4651      	mov	r1, sl
 800799e:	461a      	mov	r2, r3
 80079a0:	4620      	mov	r0, r4
 80079a2:	f000 fd39 	bl	8008418 <__lshift>
 80079a6:	4682      	mov	sl, r0
 80079a8:	9b06      	ldr	r3, [sp, #24]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	dd05      	ble.n	80079ba <_dtoa_r+0x83a>
 80079ae:	4631      	mov	r1, r6
 80079b0:	461a      	mov	r2, r3
 80079b2:	4620      	mov	r0, r4
 80079b4:	f000 fd30 	bl	8008418 <__lshift>
 80079b8:	4606      	mov	r6, r0
 80079ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d072      	beq.n	8007aa6 <_dtoa_r+0x926>
 80079c0:	4631      	mov	r1, r6
 80079c2:	4650      	mov	r0, sl
 80079c4:	f000 fd94 	bl	80084f0 <__mcmp>
 80079c8:	2800      	cmp	r0, #0
 80079ca:	da6c      	bge.n	8007aa6 <_dtoa_r+0x926>
 80079cc:	2300      	movs	r3, #0
 80079ce:	4651      	mov	r1, sl
 80079d0:	220a      	movs	r2, #10
 80079d2:	4620      	mov	r0, r4
 80079d4:	f000 fb28 	bl	8008028 <__multadd>
 80079d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079de:	4682      	mov	sl, r0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	f000 81b0 	beq.w	8007d46 <_dtoa_r+0xbc6>
 80079e6:	2300      	movs	r3, #0
 80079e8:	4639      	mov	r1, r7
 80079ea:	220a      	movs	r2, #10
 80079ec:	4620      	mov	r0, r4
 80079ee:	f000 fb1b 	bl	8008028 <__multadd>
 80079f2:	9b01      	ldr	r3, [sp, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	4607      	mov	r7, r0
 80079f8:	f300 8096 	bgt.w	8007b28 <_dtoa_r+0x9a8>
 80079fc:	9b07      	ldr	r3, [sp, #28]
 80079fe:	2b02      	cmp	r3, #2
 8007a00:	dc59      	bgt.n	8007ab6 <_dtoa_r+0x936>
 8007a02:	e091      	b.n	8007b28 <_dtoa_r+0x9a8>
 8007a04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a0a:	e758      	b.n	80078be <_dtoa_r+0x73e>
 8007a0c:	9b04      	ldr	r3, [sp, #16]
 8007a0e:	1e5e      	subs	r6, r3, #1
 8007a10:	9b08      	ldr	r3, [sp, #32]
 8007a12:	42b3      	cmp	r3, r6
 8007a14:	bfbf      	itttt	lt
 8007a16:	9b08      	ldrlt	r3, [sp, #32]
 8007a18:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007a1a:	9608      	strlt	r6, [sp, #32]
 8007a1c:	1af3      	sublt	r3, r6, r3
 8007a1e:	bfb4      	ite	lt
 8007a20:	18d2      	addlt	r2, r2, r3
 8007a22:	1b9e      	subge	r6, r3, r6
 8007a24:	9b04      	ldr	r3, [sp, #16]
 8007a26:	bfbc      	itt	lt
 8007a28:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007a2a:	2600      	movlt	r6, #0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	bfb7      	itett	lt
 8007a30:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007a34:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007a38:	1a9d      	sublt	r5, r3, r2
 8007a3a:	2300      	movlt	r3, #0
 8007a3c:	e741      	b.n	80078c2 <_dtoa_r+0x742>
 8007a3e:	9e08      	ldr	r6, [sp, #32]
 8007a40:	9d05      	ldr	r5, [sp, #20]
 8007a42:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007a44:	e748      	b.n	80078d8 <_dtoa_r+0x758>
 8007a46:	9a08      	ldr	r2, [sp, #32]
 8007a48:	e770      	b.n	800792c <_dtoa_r+0x7ac>
 8007a4a:	9b07      	ldr	r3, [sp, #28]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	dc19      	bgt.n	8007a84 <_dtoa_r+0x904>
 8007a50:	9b02      	ldr	r3, [sp, #8]
 8007a52:	b9bb      	cbnz	r3, 8007a84 <_dtoa_r+0x904>
 8007a54:	9b03      	ldr	r3, [sp, #12]
 8007a56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a5a:	b99b      	cbnz	r3, 8007a84 <_dtoa_r+0x904>
 8007a5c:	9b03      	ldr	r3, [sp, #12]
 8007a5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a62:	0d1b      	lsrs	r3, r3, #20
 8007a64:	051b      	lsls	r3, r3, #20
 8007a66:	b183      	cbz	r3, 8007a8a <_dtoa_r+0x90a>
 8007a68:	9b05      	ldr	r3, [sp, #20]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	9305      	str	r3, [sp, #20]
 8007a6e:	9b06      	ldr	r3, [sp, #24]
 8007a70:	3301      	adds	r3, #1
 8007a72:	9306      	str	r3, [sp, #24]
 8007a74:	f04f 0801 	mov.w	r8, #1
 8007a78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f47f af6f 	bne.w	800795e <_dtoa_r+0x7de>
 8007a80:	2001      	movs	r0, #1
 8007a82:	e774      	b.n	800796e <_dtoa_r+0x7ee>
 8007a84:	f04f 0800 	mov.w	r8, #0
 8007a88:	e7f6      	b.n	8007a78 <_dtoa_r+0x8f8>
 8007a8a:	4698      	mov	r8, r3
 8007a8c:	e7f4      	b.n	8007a78 <_dtoa_r+0x8f8>
 8007a8e:	d082      	beq.n	8007996 <_dtoa_r+0x816>
 8007a90:	9a05      	ldr	r2, [sp, #20]
 8007a92:	331c      	adds	r3, #28
 8007a94:	441a      	add	r2, r3
 8007a96:	9205      	str	r2, [sp, #20]
 8007a98:	9a06      	ldr	r2, [sp, #24]
 8007a9a:	441a      	add	r2, r3
 8007a9c:	441d      	add	r5, r3
 8007a9e:	9206      	str	r2, [sp, #24]
 8007aa0:	e779      	b.n	8007996 <_dtoa_r+0x816>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	e7f4      	b.n	8007a90 <_dtoa_r+0x910>
 8007aa6:	9b04      	ldr	r3, [sp, #16]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	dc37      	bgt.n	8007b1c <_dtoa_r+0x99c>
 8007aac:	9b07      	ldr	r3, [sp, #28]
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	dd34      	ble.n	8007b1c <_dtoa_r+0x99c>
 8007ab2:	9b04      	ldr	r3, [sp, #16]
 8007ab4:	9301      	str	r3, [sp, #4]
 8007ab6:	9b01      	ldr	r3, [sp, #4]
 8007ab8:	b963      	cbnz	r3, 8007ad4 <_dtoa_r+0x954>
 8007aba:	4631      	mov	r1, r6
 8007abc:	2205      	movs	r2, #5
 8007abe:	4620      	mov	r0, r4
 8007ac0:	f000 fab2 	bl	8008028 <__multadd>
 8007ac4:	4601      	mov	r1, r0
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	4650      	mov	r0, sl
 8007aca:	f000 fd11 	bl	80084f0 <__mcmp>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	f73f adbb 	bgt.w	800764a <_dtoa_r+0x4ca>
 8007ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ad6:	9d00      	ldr	r5, [sp, #0]
 8007ad8:	ea6f 0b03 	mvn.w	fp, r3
 8007adc:	f04f 0800 	mov.w	r8, #0
 8007ae0:	4631      	mov	r1, r6
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	f000 fa7e 	bl	8007fe4 <_Bfree>
 8007ae8:	2f00      	cmp	r7, #0
 8007aea:	f43f aeab 	beq.w	8007844 <_dtoa_r+0x6c4>
 8007aee:	f1b8 0f00 	cmp.w	r8, #0
 8007af2:	d005      	beq.n	8007b00 <_dtoa_r+0x980>
 8007af4:	45b8      	cmp	r8, r7
 8007af6:	d003      	beq.n	8007b00 <_dtoa_r+0x980>
 8007af8:	4641      	mov	r1, r8
 8007afa:	4620      	mov	r0, r4
 8007afc:	f000 fa72 	bl	8007fe4 <_Bfree>
 8007b00:	4639      	mov	r1, r7
 8007b02:	4620      	mov	r0, r4
 8007b04:	f000 fa6e 	bl	8007fe4 <_Bfree>
 8007b08:	e69c      	b.n	8007844 <_dtoa_r+0x6c4>
 8007b0a:	2600      	movs	r6, #0
 8007b0c:	4637      	mov	r7, r6
 8007b0e:	e7e1      	b.n	8007ad4 <_dtoa_r+0x954>
 8007b10:	46bb      	mov	fp, r7
 8007b12:	4637      	mov	r7, r6
 8007b14:	e599      	b.n	800764a <_dtoa_r+0x4ca>
 8007b16:	bf00      	nop
 8007b18:	40240000 	.word	0x40240000
 8007b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f000 80c8 	beq.w	8007cb4 <_dtoa_r+0xb34>
 8007b24:	9b04      	ldr	r3, [sp, #16]
 8007b26:	9301      	str	r3, [sp, #4]
 8007b28:	2d00      	cmp	r5, #0
 8007b2a:	dd05      	ble.n	8007b38 <_dtoa_r+0x9b8>
 8007b2c:	4639      	mov	r1, r7
 8007b2e:	462a      	mov	r2, r5
 8007b30:	4620      	mov	r0, r4
 8007b32:	f000 fc71 	bl	8008418 <__lshift>
 8007b36:	4607      	mov	r7, r0
 8007b38:	f1b8 0f00 	cmp.w	r8, #0
 8007b3c:	d05b      	beq.n	8007bf6 <_dtoa_r+0xa76>
 8007b3e:	6879      	ldr	r1, [r7, #4]
 8007b40:	4620      	mov	r0, r4
 8007b42:	f000 fa0f 	bl	8007f64 <_Balloc>
 8007b46:	4605      	mov	r5, r0
 8007b48:	b928      	cbnz	r0, 8007b56 <_dtoa_r+0x9d6>
 8007b4a:	4b83      	ldr	r3, [pc, #524]	; (8007d58 <_dtoa_r+0xbd8>)
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007b52:	f7ff bb2e 	b.w	80071b2 <_dtoa_r+0x32>
 8007b56:	693a      	ldr	r2, [r7, #16]
 8007b58:	3202      	adds	r2, #2
 8007b5a:	0092      	lsls	r2, r2, #2
 8007b5c:	f107 010c 	add.w	r1, r7, #12
 8007b60:	300c      	adds	r0, #12
 8007b62:	f001 ff85 	bl	8009a70 <memcpy>
 8007b66:	2201      	movs	r2, #1
 8007b68:	4629      	mov	r1, r5
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f000 fc54 	bl	8008418 <__lshift>
 8007b70:	9b00      	ldr	r3, [sp, #0]
 8007b72:	3301      	adds	r3, #1
 8007b74:	9304      	str	r3, [sp, #16]
 8007b76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b7a:	4413      	add	r3, r2
 8007b7c:	9308      	str	r3, [sp, #32]
 8007b7e:	9b02      	ldr	r3, [sp, #8]
 8007b80:	f003 0301 	and.w	r3, r3, #1
 8007b84:	46b8      	mov	r8, r7
 8007b86:	9306      	str	r3, [sp, #24]
 8007b88:	4607      	mov	r7, r0
 8007b8a:	9b04      	ldr	r3, [sp, #16]
 8007b8c:	4631      	mov	r1, r6
 8007b8e:	3b01      	subs	r3, #1
 8007b90:	4650      	mov	r0, sl
 8007b92:	9301      	str	r3, [sp, #4]
 8007b94:	f7ff fa6a 	bl	800706c <quorem>
 8007b98:	4641      	mov	r1, r8
 8007b9a:	9002      	str	r0, [sp, #8]
 8007b9c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007ba0:	4650      	mov	r0, sl
 8007ba2:	f000 fca5 	bl	80084f0 <__mcmp>
 8007ba6:	463a      	mov	r2, r7
 8007ba8:	9005      	str	r0, [sp, #20]
 8007baa:	4631      	mov	r1, r6
 8007bac:	4620      	mov	r0, r4
 8007bae:	f000 fcbb 	bl	8008528 <__mdiff>
 8007bb2:	68c2      	ldr	r2, [r0, #12]
 8007bb4:	4605      	mov	r5, r0
 8007bb6:	bb02      	cbnz	r2, 8007bfa <_dtoa_r+0xa7a>
 8007bb8:	4601      	mov	r1, r0
 8007bba:	4650      	mov	r0, sl
 8007bbc:	f000 fc98 	bl	80084f0 <__mcmp>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	4629      	mov	r1, r5
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	9209      	str	r2, [sp, #36]	; 0x24
 8007bc8:	f000 fa0c 	bl	8007fe4 <_Bfree>
 8007bcc:	9b07      	ldr	r3, [sp, #28]
 8007bce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bd0:	9d04      	ldr	r5, [sp, #16]
 8007bd2:	ea43 0102 	orr.w	r1, r3, r2
 8007bd6:	9b06      	ldr	r3, [sp, #24]
 8007bd8:	4319      	orrs	r1, r3
 8007bda:	d110      	bne.n	8007bfe <_dtoa_r+0xa7e>
 8007bdc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007be0:	d029      	beq.n	8007c36 <_dtoa_r+0xab6>
 8007be2:	9b05      	ldr	r3, [sp, #20]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	dd02      	ble.n	8007bee <_dtoa_r+0xa6e>
 8007be8:	9b02      	ldr	r3, [sp, #8]
 8007bea:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007bee:	9b01      	ldr	r3, [sp, #4]
 8007bf0:	f883 9000 	strb.w	r9, [r3]
 8007bf4:	e774      	b.n	8007ae0 <_dtoa_r+0x960>
 8007bf6:	4638      	mov	r0, r7
 8007bf8:	e7ba      	b.n	8007b70 <_dtoa_r+0x9f0>
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	e7e1      	b.n	8007bc2 <_dtoa_r+0xa42>
 8007bfe:	9b05      	ldr	r3, [sp, #20]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	db04      	blt.n	8007c0e <_dtoa_r+0xa8e>
 8007c04:	9907      	ldr	r1, [sp, #28]
 8007c06:	430b      	orrs	r3, r1
 8007c08:	9906      	ldr	r1, [sp, #24]
 8007c0a:	430b      	orrs	r3, r1
 8007c0c:	d120      	bne.n	8007c50 <_dtoa_r+0xad0>
 8007c0e:	2a00      	cmp	r2, #0
 8007c10:	dded      	ble.n	8007bee <_dtoa_r+0xa6e>
 8007c12:	4651      	mov	r1, sl
 8007c14:	2201      	movs	r2, #1
 8007c16:	4620      	mov	r0, r4
 8007c18:	f000 fbfe 	bl	8008418 <__lshift>
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	4682      	mov	sl, r0
 8007c20:	f000 fc66 	bl	80084f0 <__mcmp>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	dc03      	bgt.n	8007c30 <_dtoa_r+0xab0>
 8007c28:	d1e1      	bne.n	8007bee <_dtoa_r+0xa6e>
 8007c2a:	f019 0f01 	tst.w	r9, #1
 8007c2e:	d0de      	beq.n	8007bee <_dtoa_r+0xa6e>
 8007c30:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c34:	d1d8      	bne.n	8007be8 <_dtoa_r+0xa68>
 8007c36:	9a01      	ldr	r2, [sp, #4]
 8007c38:	2339      	movs	r3, #57	; 0x39
 8007c3a:	7013      	strb	r3, [r2, #0]
 8007c3c:	462b      	mov	r3, r5
 8007c3e:	461d      	mov	r5, r3
 8007c40:	3b01      	subs	r3, #1
 8007c42:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c46:	2a39      	cmp	r2, #57	; 0x39
 8007c48:	d06c      	beq.n	8007d24 <_dtoa_r+0xba4>
 8007c4a:	3201      	adds	r2, #1
 8007c4c:	701a      	strb	r2, [r3, #0]
 8007c4e:	e747      	b.n	8007ae0 <_dtoa_r+0x960>
 8007c50:	2a00      	cmp	r2, #0
 8007c52:	dd07      	ble.n	8007c64 <_dtoa_r+0xae4>
 8007c54:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c58:	d0ed      	beq.n	8007c36 <_dtoa_r+0xab6>
 8007c5a:	9a01      	ldr	r2, [sp, #4]
 8007c5c:	f109 0301 	add.w	r3, r9, #1
 8007c60:	7013      	strb	r3, [r2, #0]
 8007c62:	e73d      	b.n	8007ae0 <_dtoa_r+0x960>
 8007c64:	9b04      	ldr	r3, [sp, #16]
 8007c66:	9a08      	ldr	r2, [sp, #32]
 8007c68:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d043      	beq.n	8007cf8 <_dtoa_r+0xb78>
 8007c70:	4651      	mov	r1, sl
 8007c72:	2300      	movs	r3, #0
 8007c74:	220a      	movs	r2, #10
 8007c76:	4620      	mov	r0, r4
 8007c78:	f000 f9d6 	bl	8008028 <__multadd>
 8007c7c:	45b8      	cmp	r8, r7
 8007c7e:	4682      	mov	sl, r0
 8007c80:	f04f 0300 	mov.w	r3, #0
 8007c84:	f04f 020a 	mov.w	r2, #10
 8007c88:	4641      	mov	r1, r8
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	d107      	bne.n	8007c9e <_dtoa_r+0xb1e>
 8007c8e:	f000 f9cb 	bl	8008028 <__multadd>
 8007c92:	4680      	mov	r8, r0
 8007c94:	4607      	mov	r7, r0
 8007c96:	9b04      	ldr	r3, [sp, #16]
 8007c98:	3301      	adds	r3, #1
 8007c9a:	9304      	str	r3, [sp, #16]
 8007c9c:	e775      	b.n	8007b8a <_dtoa_r+0xa0a>
 8007c9e:	f000 f9c3 	bl	8008028 <__multadd>
 8007ca2:	4639      	mov	r1, r7
 8007ca4:	4680      	mov	r8, r0
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	220a      	movs	r2, #10
 8007caa:	4620      	mov	r0, r4
 8007cac:	f000 f9bc 	bl	8008028 <__multadd>
 8007cb0:	4607      	mov	r7, r0
 8007cb2:	e7f0      	b.n	8007c96 <_dtoa_r+0xb16>
 8007cb4:	9b04      	ldr	r3, [sp, #16]
 8007cb6:	9301      	str	r3, [sp, #4]
 8007cb8:	9d00      	ldr	r5, [sp, #0]
 8007cba:	4631      	mov	r1, r6
 8007cbc:	4650      	mov	r0, sl
 8007cbe:	f7ff f9d5 	bl	800706c <quorem>
 8007cc2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007cc6:	9b00      	ldr	r3, [sp, #0]
 8007cc8:	f805 9b01 	strb.w	r9, [r5], #1
 8007ccc:	1aea      	subs	r2, r5, r3
 8007cce:	9b01      	ldr	r3, [sp, #4]
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	dd07      	ble.n	8007ce4 <_dtoa_r+0xb64>
 8007cd4:	4651      	mov	r1, sl
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	220a      	movs	r2, #10
 8007cda:	4620      	mov	r0, r4
 8007cdc:	f000 f9a4 	bl	8008028 <__multadd>
 8007ce0:	4682      	mov	sl, r0
 8007ce2:	e7ea      	b.n	8007cba <_dtoa_r+0xb3a>
 8007ce4:	9b01      	ldr	r3, [sp, #4]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	bfc8      	it	gt
 8007cea:	461d      	movgt	r5, r3
 8007cec:	9b00      	ldr	r3, [sp, #0]
 8007cee:	bfd8      	it	le
 8007cf0:	2501      	movle	r5, #1
 8007cf2:	441d      	add	r5, r3
 8007cf4:	f04f 0800 	mov.w	r8, #0
 8007cf8:	4651      	mov	r1, sl
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f000 fb8b 	bl	8008418 <__lshift>
 8007d02:	4631      	mov	r1, r6
 8007d04:	4682      	mov	sl, r0
 8007d06:	f000 fbf3 	bl	80084f0 <__mcmp>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	dc96      	bgt.n	8007c3c <_dtoa_r+0xabc>
 8007d0e:	d102      	bne.n	8007d16 <_dtoa_r+0xb96>
 8007d10:	f019 0f01 	tst.w	r9, #1
 8007d14:	d192      	bne.n	8007c3c <_dtoa_r+0xabc>
 8007d16:	462b      	mov	r3, r5
 8007d18:	461d      	mov	r5, r3
 8007d1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d1e:	2a30      	cmp	r2, #48	; 0x30
 8007d20:	d0fa      	beq.n	8007d18 <_dtoa_r+0xb98>
 8007d22:	e6dd      	b.n	8007ae0 <_dtoa_r+0x960>
 8007d24:	9a00      	ldr	r2, [sp, #0]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d189      	bne.n	8007c3e <_dtoa_r+0xabe>
 8007d2a:	f10b 0b01 	add.w	fp, fp, #1
 8007d2e:	2331      	movs	r3, #49	; 0x31
 8007d30:	e796      	b.n	8007c60 <_dtoa_r+0xae0>
 8007d32:	4b0a      	ldr	r3, [pc, #40]	; (8007d5c <_dtoa_r+0xbdc>)
 8007d34:	f7ff ba99 	b.w	800726a <_dtoa_r+0xea>
 8007d38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f47f aa6d 	bne.w	800721a <_dtoa_r+0x9a>
 8007d40:	4b07      	ldr	r3, [pc, #28]	; (8007d60 <_dtoa_r+0xbe0>)
 8007d42:	f7ff ba92 	b.w	800726a <_dtoa_r+0xea>
 8007d46:	9b01      	ldr	r3, [sp, #4]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	dcb5      	bgt.n	8007cb8 <_dtoa_r+0xb38>
 8007d4c:	9b07      	ldr	r3, [sp, #28]
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	f73f aeb1 	bgt.w	8007ab6 <_dtoa_r+0x936>
 8007d54:	e7b0      	b.n	8007cb8 <_dtoa_r+0xb38>
 8007d56:	bf00      	nop
 8007d58:	0800ad05 	.word	0x0800ad05
 8007d5c:	0800ac60 	.word	0x0800ac60
 8007d60:	0800ac89 	.word	0x0800ac89

08007d64 <_free_r>:
 8007d64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d66:	2900      	cmp	r1, #0
 8007d68:	d044      	beq.n	8007df4 <_free_r+0x90>
 8007d6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d6e:	9001      	str	r0, [sp, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f1a1 0404 	sub.w	r4, r1, #4
 8007d76:	bfb8      	it	lt
 8007d78:	18e4      	addlt	r4, r4, r3
 8007d7a:	f000 f8e7 	bl	8007f4c <__malloc_lock>
 8007d7e:	4a1e      	ldr	r2, [pc, #120]	; (8007df8 <_free_r+0x94>)
 8007d80:	9801      	ldr	r0, [sp, #4]
 8007d82:	6813      	ldr	r3, [r2, #0]
 8007d84:	b933      	cbnz	r3, 8007d94 <_free_r+0x30>
 8007d86:	6063      	str	r3, [r4, #4]
 8007d88:	6014      	str	r4, [r2, #0]
 8007d8a:	b003      	add	sp, #12
 8007d8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d90:	f000 b8e2 	b.w	8007f58 <__malloc_unlock>
 8007d94:	42a3      	cmp	r3, r4
 8007d96:	d908      	bls.n	8007daa <_free_r+0x46>
 8007d98:	6825      	ldr	r5, [r4, #0]
 8007d9a:	1961      	adds	r1, r4, r5
 8007d9c:	428b      	cmp	r3, r1
 8007d9e:	bf01      	itttt	eq
 8007da0:	6819      	ldreq	r1, [r3, #0]
 8007da2:	685b      	ldreq	r3, [r3, #4]
 8007da4:	1949      	addeq	r1, r1, r5
 8007da6:	6021      	streq	r1, [r4, #0]
 8007da8:	e7ed      	b.n	8007d86 <_free_r+0x22>
 8007daa:	461a      	mov	r2, r3
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	b10b      	cbz	r3, 8007db4 <_free_r+0x50>
 8007db0:	42a3      	cmp	r3, r4
 8007db2:	d9fa      	bls.n	8007daa <_free_r+0x46>
 8007db4:	6811      	ldr	r1, [r2, #0]
 8007db6:	1855      	adds	r5, r2, r1
 8007db8:	42a5      	cmp	r5, r4
 8007dba:	d10b      	bne.n	8007dd4 <_free_r+0x70>
 8007dbc:	6824      	ldr	r4, [r4, #0]
 8007dbe:	4421      	add	r1, r4
 8007dc0:	1854      	adds	r4, r2, r1
 8007dc2:	42a3      	cmp	r3, r4
 8007dc4:	6011      	str	r1, [r2, #0]
 8007dc6:	d1e0      	bne.n	8007d8a <_free_r+0x26>
 8007dc8:	681c      	ldr	r4, [r3, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	6053      	str	r3, [r2, #4]
 8007dce:	440c      	add	r4, r1
 8007dd0:	6014      	str	r4, [r2, #0]
 8007dd2:	e7da      	b.n	8007d8a <_free_r+0x26>
 8007dd4:	d902      	bls.n	8007ddc <_free_r+0x78>
 8007dd6:	230c      	movs	r3, #12
 8007dd8:	6003      	str	r3, [r0, #0]
 8007dda:	e7d6      	b.n	8007d8a <_free_r+0x26>
 8007ddc:	6825      	ldr	r5, [r4, #0]
 8007dde:	1961      	adds	r1, r4, r5
 8007de0:	428b      	cmp	r3, r1
 8007de2:	bf04      	itt	eq
 8007de4:	6819      	ldreq	r1, [r3, #0]
 8007de6:	685b      	ldreq	r3, [r3, #4]
 8007de8:	6063      	str	r3, [r4, #4]
 8007dea:	bf04      	itt	eq
 8007dec:	1949      	addeq	r1, r1, r5
 8007dee:	6021      	streq	r1, [r4, #0]
 8007df0:	6054      	str	r4, [r2, #4]
 8007df2:	e7ca      	b.n	8007d8a <_free_r+0x26>
 8007df4:	b003      	add	sp, #12
 8007df6:	bd30      	pop	{r4, r5, pc}
 8007df8:	200007f0 	.word	0x200007f0

08007dfc <malloc>:
 8007dfc:	4b02      	ldr	r3, [pc, #8]	; (8007e08 <malloc+0xc>)
 8007dfe:	4601      	mov	r1, r0
 8007e00:	6818      	ldr	r0, [r3, #0]
 8007e02:	f000 b823 	b.w	8007e4c <_malloc_r>
 8007e06:	bf00      	nop
 8007e08:	20000074 	.word	0x20000074

08007e0c <sbrk_aligned>:
 8007e0c:	b570      	push	{r4, r5, r6, lr}
 8007e0e:	4e0e      	ldr	r6, [pc, #56]	; (8007e48 <sbrk_aligned+0x3c>)
 8007e10:	460c      	mov	r4, r1
 8007e12:	6831      	ldr	r1, [r6, #0]
 8007e14:	4605      	mov	r5, r0
 8007e16:	b911      	cbnz	r1, 8007e1e <sbrk_aligned+0x12>
 8007e18:	f001 fe1a 	bl	8009a50 <_sbrk_r>
 8007e1c:	6030      	str	r0, [r6, #0]
 8007e1e:	4621      	mov	r1, r4
 8007e20:	4628      	mov	r0, r5
 8007e22:	f001 fe15 	bl	8009a50 <_sbrk_r>
 8007e26:	1c43      	adds	r3, r0, #1
 8007e28:	d00a      	beq.n	8007e40 <sbrk_aligned+0x34>
 8007e2a:	1cc4      	adds	r4, r0, #3
 8007e2c:	f024 0403 	bic.w	r4, r4, #3
 8007e30:	42a0      	cmp	r0, r4
 8007e32:	d007      	beq.n	8007e44 <sbrk_aligned+0x38>
 8007e34:	1a21      	subs	r1, r4, r0
 8007e36:	4628      	mov	r0, r5
 8007e38:	f001 fe0a 	bl	8009a50 <_sbrk_r>
 8007e3c:	3001      	adds	r0, #1
 8007e3e:	d101      	bne.n	8007e44 <sbrk_aligned+0x38>
 8007e40:	f04f 34ff 	mov.w	r4, #4294967295
 8007e44:	4620      	mov	r0, r4
 8007e46:	bd70      	pop	{r4, r5, r6, pc}
 8007e48:	200007f4 	.word	0x200007f4

08007e4c <_malloc_r>:
 8007e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e50:	1ccd      	adds	r5, r1, #3
 8007e52:	f025 0503 	bic.w	r5, r5, #3
 8007e56:	3508      	adds	r5, #8
 8007e58:	2d0c      	cmp	r5, #12
 8007e5a:	bf38      	it	cc
 8007e5c:	250c      	movcc	r5, #12
 8007e5e:	2d00      	cmp	r5, #0
 8007e60:	4607      	mov	r7, r0
 8007e62:	db01      	blt.n	8007e68 <_malloc_r+0x1c>
 8007e64:	42a9      	cmp	r1, r5
 8007e66:	d905      	bls.n	8007e74 <_malloc_r+0x28>
 8007e68:	230c      	movs	r3, #12
 8007e6a:	603b      	str	r3, [r7, #0]
 8007e6c:	2600      	movs	r6, #0
 8007e6e:	4630      	mov	r0, r6
 8007e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e74:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007f48 <_malloc_r+0xfc>
 8007e78:	f000 f868 	bl	8007f4c <__malloc_lock>
 8007e7c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e80:	461c      	mov	r4, r3
 8007e82:	bb5c      	cbnz	r4, 8007edc <_malloc_r+0x90>
 8007e84:	4629      	mov	r1, r5
 8007e86:	4638      	mov	r0, r7
 8007e88:	f7ff ffc0 	bl	8007e0c <sbrk_aligned>
 8007e8c:	1c43      	adds	r3, r0, #1
 8007e8e:	4604      	mov	r4, r0
 8007e90:	d155      	bne.n	8007f3e <_malloc_r+0xf2>
 8007e92:	f8d8 4000 	ldr.w	r4, [r8]
 8007e96:	4626      	mov	r6, r4
 8007e98:	2e00      	cmp	r6, #0
 8007e9a:	d145      	bne.n	8007f28 <_malloc_r+0xdc>
 8007e9c:	2c00      	cmp	r4, #0
 8007e9e:	d048      	beq.n	8007f32 <_malloc_r+0xe6>
 8007ea0:	6823      	ldr	r3, [r4, #0]
 8007ea2:	4631      	mov	r1, r6
 8007ea4:	4638      	mov	r0, r7
 8007ea6:	eb04 0903 	add.w	r9, r4, r3
 8007eaa:	f001 fdd1 	bl	8009a50 <_sbrk_r>
 8007eae:	4581      	cmp	r9, r0
 8007eb0:	d13f      	bne.n	8007f32 <_malloc_r+0xe6>
 8007eb2:	6821      	ldr	r1, [r4, #0]
 8007eb4:	1a6d      	subs	r5, r5, r1
 8007eb6:	4629      	mov	r1, r5
 8007eb8:	4638      	mov	r0, r7
 8007eba:	f7ff ffa7 	bl	8007e0c <sbrk_aligned>
 8007ebe:	3001      	adds	r0, #1
 8007ec0:	d037      	beq.n	8007f32 <_malloc_r+0xe6>
 8007ec2:	6823      	ldr	r3, [r4, #0]
 8007ec4:	442b      	add	r3, r5
 8007ec6:	6023      	str	r3, [r4, #0]
 8007ec8:	f8d8 3000 	ldr.w	r3, [r8]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d038      	beq.n	8007f42 <_malloc_r+0xf6>
 8007ed0:	685a      	ldr	r2, [r3, #4]
 8007ed2:	42a2      	cmp	r2, r4
 8007ed4:	d12b      	bne.n	8007f2e <_malloc_r+0xe2>
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	605a      	str	r2, [r3, #4]
 8007eda:	e00f      	b.n	8007efc <_malloc_r+0xb0>
 8007edc:	6822      	ldr	r2, [r4, #0]
 8007ede:	1b52      	subs	r2, r2, r5
 8007ee0:	d41f      	bmi.n	8007f22 <_malloc_r+0xd6>
 8007ee2:	2a0b      	cmp	r2, #11
 8007ee4:	d917      	bls.n	8007f16 <_malloc_r+0xca>
 8007ee6:	1961      	adds	r1, r4, r5
 8007ee8:	42a3      	cmp	r3, r4
 8007eea:	6025      	str	r5, [r4, #0]
 8007eec:	bf18      	it	ne
 8007eee:	6059      	strne	r1, [r3, #4]
 8007ef0:	6863      	ldr	r3, [r4, #4]
 8007ef2:	bf08      	it	eq
 8007ef4:	f8c8 1000 	streq.w	r1, [r8]
 8007ef8:	5162      	str	r2, [r4, r5]
 8007efa:	604b      	str	r3, [r1, #4]
 8007efc:	4638      	mov	r0, r7
 8007efe:	f104 060b 	add.w	r6, r4, #11
 8007f02:	f000 f829 	bl	8007f58 <__malloc_unlock>
 8007f06:	f026 0607 	bic.w	r6, r6, #7
 8007f0a:	1d23      	adds	r3, r4, #4
 8007f0c:	1af2      	subs	r2, r6, r3
 8007f0e:	d0ae      	beq.n	8007e6e <_malloc_r+0x22>
 8007f10:	1b9b      	subs	r3, r3, r6
 8007f12:	50a3      	str	r3, [r4, r2]
 8007f14:	e7ab      	b.n	8007e6e <_malloc_r+0x22>
 8007f16:	42a3      	cmp	r3, r4
 8007f18:	6862      	ldr	r2, [r4, #4]
 8007f1a:	d1dd      	bne.n	8007ed8 <_malloc_r+0x8c>
 8007f1c:	f8c8 2000 	str.w	r2, [r8]
 8007f20:	e7ec      	b.n	8007efc <_malloc_r+0xb0>
 8007f22:	4623      	mov	r3, r4
 8007f24:	6864      	ldr	r4, [r4, #4]
 8007f26:	e7ac      	b.n	8007e82 <_malloc_r+0x36>
 8007f28:	4634      	mov	r4, r6
 8007f2a:	6876      	ldr	r6, [r6, #4]
 8007f2c:	e7b4      	b.n	8007e98 <_malloc_r+0x4c>
 8007f2e:	4613      	mov	r3, r2
 8007f30:	e7cc      	b.n	8007ecc <_malloc_r+0x80>
 8007f32:	230c      	movs	r3, #12
 8007f34:	603b      	str	r3, [r7, #0]
 8007f36:	4638      	mov	r0, r7
 8007f38:	f000 f80e 	bl	8007f58 <__malloc_unlock>
 8007f3c:	e797      	b.n	8007e6e <_malloc_r+0x22>
 8007f3e:	6025      	str	r5, [r4, #0]
 8007f40:	e7dc      	b.n	8007efc <_malloc_r+0xb0>
 8007f42:	605b      	str	r3, [r3, #4]
 8007f44:	deff      	udf	#255	; 0xff
 8007f46:	bf00      	nop
 8007f48:	200007f0 	.word	0x200007f0

08007f4c <__malloc_lock>:
 8007f4c:	4801      	ldr	r0, [pc, #4]	; (8007f54 <__malloc_lock+0x8>)
 8007f4e:	f7ff b884 	b.w	800705a <__retarget_lock_acquire_recursive>
 8007f52:	bf00      	nop
 8007f54:	200007ec 	.word	0x200007ec

08007f58 <__malloc_unlock>:
 8007f58:	4801      	ldr	r0, [pc, #4]	; (8007f60 <__malloc_unlock+0x8>)
 8007f5a:	f7ff b87f 	b.w	800705c <__retarget_lock_release_recursive>
 8007f5e:	bf00      	nop
 8007f60:	200007ec 	.word	0x200007ec

08007f64 <_Balloc>:
 8007f64:	b570      	push	{r4, r5, r6, lr}
 8007f66:	69c6      	ldr	r6, [r0, #28]
 8007f68:	4604      	mov	r4, r0
 8007f6a:	460d      	mov	r5, r1
 8007f6c:	b976      	cbnz	r6, 8007f8c <_Balloc+0x28>
 8007f6e:	2010      	movs	r0, #16
 8007f70:	f7ff ff44 	bl	8007dfc <malloc>
 8007f74:	4602      	mov	r2, r0
 8007f76:	61e0      	str	r0, [r4, #28]
 8007f78:	b920      	cbnz	r0, 8007f84 <_Balloc+0x20>
 8007f7a:	4b18      	ldr	r3, [pc, #96]	; (8007fdc <_Balloc+0x78>)
 8007f7c:	4818      	ldr	r0, [pc, #96]	; (8007fe0 <_Balloc+0x7c>)
 8007f7e:	216b      	movs	r1, #107	; 0x6b
 8007f80:	f001 fd8e 	bl	8009aa0 <__assert_func>
 8007f84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f88:	6006      	str	r6, [r0, #0]
 8007f8a:	60c6      	str	r6, [r0, #12]
 8007f8c:	69e6      	ldr	r6, [r4, #28]
 8007f8e:	68f3      	ldr	r3, [r6, #12]
 8007f90:	b183      	cbz	r3, 8007fb4 <_Balloc+0x50>
 8007f92:	69e3      	ldr	r3, [r4, #28]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f9a:	b9b8      	cbnz	r0, 8007fcc <_Balloc+0x68>
 8007f9c:	2101      	movs	r1, #1
 8007f9e:	fa01 f605 	lsl.w	r6, r1, r5
 8007fa2:	1d72      	adds	r2, r6, #5
 8007fa4:	0092      	lsls	r2, r2, #2
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f001 fd98 	bl	8009adc <_calloc_r>
 8007fac:	b160      	cbz	r0, 8007fc8 <_Balloc+0x64>
 8007fae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007fb2:	e00e      	b.n	8007fd2 <_Balloc+0x6e>
 8007fb4:	2221      	movs	r2, #33	; 0x21
 8007fb6:	2104      	movs	r1, #4
 8007fb8:	4620      	mov	r0, r4
 8007fba:	f001 fd8f 	bl	8009adc <_calloc_r>
 8007fbe:	69e3      	ldr	r3, [r4, #28]
 8007fc0:	60f0      	str	r0, [r6, #12]
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d1e4      	bne.n	8007f92 <_Balloc+0x2e>
 8007fc8:	2000      	movs	r0, #0
 8007fca:	bd70      	pop	{r4, r5, r6, pc}
 8007fcc:	6802      	ldr	r2, [r0, #0]
 8007fce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007fd8:	e7f7      	b.n	8007fca <_Balloc+0x66>
 8007fda:	bf00      	nop
 8007fdc:	0800ac96 	.word	0x0800ac96
 8007fe0:	0800ad16 	.word	0x0800ad16

08007fe4 <_Bfree>:
 8007fe4:	b570      	push	{r4, r5, r6, lr}
 8007fe6:	69c6      	ldr	r6, [r0, #28]
 8007fe8:	4605      	mov	r5, r0
 8007fea:	460c      	mov	r4, r1
 8007fec:	b976      	cbnz	r6, 800800c <_Bfree+0x28>
 8007fee:	2010      	movs	r0, #16
 8007ff0:	f7ff ff04 	bl	8007dfc <malloc>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	61e8      	str	r0, [r5, #28]
 8007ff8:	b920      	cbnz	r0, 8008004 <_Bfree+0x20>
 8007ffa:	4b09      	ldr	r3, [pc, #36]	; (8008020 <_Bfree+0x3c>)
 8007ffc:	4809      	ldr	r0, [pc, #36]	; (8008024 <_Bfree+0x40>)
 8007ffe:	218f      	movs	r1, #143	; 0x8f
 8008000:	f001 fd4e 	bl	8009aa0 <__assert_func>
 8008004:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008008:	6006      	str	r6, [r0, #0]
 800800a:	60c6      	str	r6, [r0, #12]
 800800c:	b13c      	cbz	r4, 800801e <_Bfree+0x3a>
 800800e:	69eb      	ldr	r3, [r5, #28]
 8008010:	6862      	ldr	r2, [r4, #4]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008018:	6021      	str	r1, [r4, #0]
 800801a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800801e:	bd70      	pop	{r4, r5, r6, pc}
 8008020:	0800ac96 	.word	0x0800ac96
 8008024:	0800ad16 	.word	0x0800ad16

08008028 <__multadd>:
 8008028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800802c:	690d      	ldr	r5, [r1, #16]
 800802e:	4607      	mov	r7, r0
 8008030:	460c      	mov	r4, r1
 8008032:	461e      	mov	r6, r3
 8008034:	f101 0c14 	add.w	ip, r1, #20
 8008038:	2000      	movs	r0, #0
 800803a:	f8dc 3000 	ldr.w	r3, [ip]
 800803e:	b299      	uxth	r1, r3
 8008040:	fb02 6101 	mla	r1, r2, r1, r6
 8008044:	0c1e      	lsrs	r6, r3, #16
 8008046:	0c0b      	lsrs	r3, r1, #16
 8008048:	fb02 3306 	mla	r3, r2, r6, r3
 800804c:	b289      	uxth	r1, r1
 800804e:	3001      	adds	r0, #1
 8008050:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008054:	4285      	cmp	r5, r0
 8008056:	f84c 1b04 	str.w	r1, [ip], #4
 800805a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800805e:	dcec      	bgt.n	800803a <__multadd+0x12>
 8008060:	b30e      	cbz	r6, 80080a6 <__multadd+0x7e>
 8008062:	68a3      	ldr	r3, [r4, #8]
 8008064:	42ab      	cmp	r3, r5
 8008066:	dc19      	bgt.n	800809c <__multadd+0x74>
 8008068:	6861      	ldr	r1, [r4, #4]
 800806a:	4638      	mov	r0, r7
 800806c:	3101      	adds	r1, #1
 800806e:	f7ff ff79 	bl	8007f64 <_Balloc>
 8008072:	4680      	mov	r8, r0
 8008074:	b928      	cbnz	r0, 8008082 <__multadd+0x5a>
 8008076:	4602      	mov	r2, r0
 8008078:	4b0c      	ldr	r3, [pc, #48]	; (80080ac <__multadd+0x84>)
 800807a:	480d      	ldr	r0, [pc, #52]	; (80080b0 <__multadd+0x88>)
 800807c:	21ba      	movs	r1, #186	; 0xba
 800807e:	f001 fd0f 	bl	8009aa0 <__assert_func>
 8008082:	6922      	ldr	r2, [r4, #16]
 8008084:	3202      	adds	r2, #2
 8008086:	f104 010c 	add.w	r1, r4, #12
 800808a:	0092      	lsls	r2, r2, #2
 800808c:	300c      	adds	r0, #12
 800808e:	f001 fcef 	bl	8009a70 <memcpy>
 8008092:	4621      	mov	r1, r4
 8008094:	4638      	mov	r0, r7
 8008096:	f7ff ffa5 	bl	8007fe4 <_Bfree>
 800809a:	4644      	mov	r4, r8
 800809c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80080a0:	3501      	adds	r5, #1
 80080a2:	615e      	str	r6, [r3, #20]
 80080a4:	6125      	str	r5, [r4, #16]
 80080a6:	4620      	mov	r0, r4
 80080a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080ac:	0800ad05 	.word	0x0800ad05
 80080b0:	0800ad16 	.word	0x0800ad16

080080b4 <__s2b>:
 80080b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080b8:	460c      	mov	r4, r1
 80080ba:	4615      	mov	r5, r2
 80080bc:	461f      	mov	r7, r3
 80080be:	2209      	movs	r2, #9
 80080c0:	3308      	adds	r3, #8
 80080c2:	4606      	mov	r6, r0
 80080c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80080c8:	2100      	movs	r1, #0
 80080ca:	2201      	movs	r2, #1
 80080cc:	429a      	cmp	r2, r3
 80080ce:	db09      	blt.n	80080e4 <__s2b+0x30>
 80080d0:	4630      	mov	r0, r6
 80080d2:	f7ff ff47 	bl	8007f64 <_Balloc>
 80080d6:	b940      	cbnz	r0, 80080ea <__s2b+0x36>
 80080d8:	4602      	mov	r2, r0
 80080da:	4b19      	ldr	r3, [pc, #100]	; (8008140 <__s2b+0x8c>)
 80080dc:	4819      	ldr	r0, [pc, #100]	; (8008144 <__s2b+0x90>)
 80080de:	21d3      	movs	r1, #211	; 0xd3
 80080e0:	f001 fcde 	bl	8009aa0 <__assert_func>
 80080e4:	0052      	lsls	r2, r2, #1
 80080e6:	3101      	adds	r1, #1
 80080e8:	e7f0      	b.n	80080cc <__s2b+0x18>
 80080ea:	9b08      	ldr	r3, [sp, #32]
 80080ec:	6143      	str	r3, [r0, #20]
 80080ee:	2d09      	cmp	r5, #9
 80080f0:	f04f 0301 	mov.w	r3, #1
 80080f4:	6103      	str	r3, [r0, #16]
 80080f6:	dd16      	ble.n	8008126 <__s2b+0x72>
 80080f8:	f104 0909 	add.w	r9, r4, #9
 80080fc:	46c8      	mov	r8, r9
 80080fe:	442c      	add	r4, r5
 8008100:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008104:	4601      	mov	r1, r0
 8008106:	3b30      	subs	r3, #48	; 0x30
 8008108:	220a      	movs	r2, #10
 800810a:	4630      	mov	r0, r6
 800810c:	f7ff ff8c 	bl	8008028 <__multadd>
 8008110:	45a0      	cmp	r8, r4
 8008112:	d1f5      	bne.n	8008100 <__s2b+0x4c>
 8008114:	f1a5 0408 	sub.w	r4, r5, #8
 8008118:	444c      	add	r4, r9
 800811a:	1b2d      	subs	r5, r5, r4
 800811c:	1963      	adds	r3, r4, r5
 800811e:	42bb      	cmp	r3, r7
 8008120:	db04      	blt.n	800812c <__s2b+0x78>
 8008122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008126:	340a      	adds	r4, #10
 8008128:	2509      	movs	r5, #9
 800812a:	e7f6      	b.n	800811a <__s2b+0x66>
 800812c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008130:	4601      	mov	r1, r0
 8008132:	3b30      	subs	r3, #48	; 0x30
 8008134:	220a      	movs	r2, #10
 8008136:	4630      	mov	r0, r6
 8008138:	f7ff ff76 	bl	8008028 <__multadd>
 800813c:	e7ee      	b.n	800811c <__s2b+0x68>
 800813e:	bf00      	nop
 8008140:	0800ad05 	.word	0x0800ad05
 8008144:	0800ad16 	.word	0x0800ad16

08008148 <__hi0bits>:
 8008148:	0c03      	lsrs	r3, r0, #16
 800814a:	041b      	lsls	r3, r3, #16
 800814c:	b9d3      	cbnz	r3, 8008184 <__hi0bits+0x3c>
 800814e:	0400      	lsls	r0, r0, #16
 8008150:	2310      	movs	r3, #16
 8008152:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008156:	bf04      	itt	eq
 8008158:	0200      	lsleq	r0, r0, #8
 800815a:	3308      	addeq	r3, #8
 800815c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008160:	bf04      	itt	eq
 8008162:	0100      	lsleq	r0, r0, #4
 8008164:	3304      	addeq	r3, #4
 8008166:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800816a:	bf04      	itt	eq
 800816c:	0080      	lsleq	r0, r0, #2
 800816e:	3302      	addeq	r3, #2
 8008170:	2800      	cmp	r0, #0
 8008172:	db05      	blt.n	8008180 <__hi0bits+0x38>
 8008174:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008178:	f103 0301 	add.w	r3, r3, #1
 800817c:	bf08      	it	eq
 800817e:	2320      	moveq	r3, #32
 8008180:	4618      	mov	r0, r3
 8008182:	4770      	bx	lr
 8008184:	2300      	movs	r3, #0
 8008186:	e7e4      	b.n	8008152 <__hi0bits+0xa>

08008188 <__lo0bits>:
 8008188:	6803      	ldr	r3, [r0, #0]
 800818a:	f013 0207 	ands.w	r2, r3, #7
 800818e:	d00c      	beq.n	80081aa <__lo0bits+0x22>
 8008190:	07d9      	lsls	r1, r3, #31
 8008192:	d422      	bmi.n	80081da <__lo0bits+0x52>
 8008194:	079a      	lsls	r2, r3, #30
 8008196:	bf49      	itett	mi
 8008198:	085b      	lsrmi	r3, r3, #1
 800819a:	089b      	lsrpl	r3, r3, #2
 800819c:	6003      	strmi	r3, [r0, #0]
 800819e:	2201      	movmi	r2, #1
 80081a0:	bf5c      	itt	pl
 80081a2:	6003      	strpl	r3, [r0, #0]
 80081a4:	2202      	movpl	r2, #2
 80081a6:	4610      	mov	r0, r2
 80081a8:	4770      	bx	lr
 80081aa:	b299      	uxth	r1, r3
 80081ac:	b909      	cbnz	r1, 80081b2 <__lo0bits+0x2a>
 80081ae:	0c1b      	lsrs	r3, r3, #16
 80081b0:	2210      	movs	r2, #16
 80081b2:	b2d9      	uxtb	r1, r3
 80081b4:	b909      	cbnz	r1, 80081ba <__lo0bits+0x32>
 80081b6:	3208      	adds	r2, #8
 80081b8:	0a1b      	lsrs	r3, r3, #8
 80081ba:	0719      	lsls	r1, r3, #28
 80081bc:	bf04      	itt	eq
 80081be:	091b      	lsreq	r3, r3, #4
 80081c0:	3204      	addeq	r2, #4
 80081c2:	0799      	lsls	r1, r3, #30
 80081c4:	bf04      	itt	eq
 80081c6:	089b      	lsreq	r3, r3, #2
 80081c8:	3202      	addeq	r2, #2
 80081ca:	07d9      	lsls	r1, r3, #31
 80081cc:	d403      	bmi.n	80081d6 <__lo0bits+0x4e>
 80081ce:	085b      	lsrs	r3, r3, #1
 80081d0:	f102 0201 	add.w	r2, r2, #1
 80081d4:	d003      	beq.n	80081de <__lo0bits+0x56>
 80081d6:	6003      	str	r3, [r0, #0]
 80081d8:	e7e5      	b.n	80081a6 <__lo0bits+0x1e>
 80081da:	2200      	movs	r2, #0
 80081dc:	e7e3      	b.n	80081a6 <__lo0bits+0x1e>
 80081de:	2220      	movs	r2, #32
 80081e0:	e7e1      	b.n	80081a6 <__lo0bits+0x1e>
	...

080081e4 <__i2b>:
 80081e4:	b510      	push	{r4, lr}
 80081e6:	460c      	mov	r4, r1
 80081e8:	2101      	movs	r1, #1
 80081ea:	f7ff febb 	bl	8007f64 <_Balloc>
 80081ee:	4602      	mov	r2, r0
 80081f0:	b928      	cbnz	r0, 80081fe <__i2b+0x1a>
 80081f2:	4b05      	ldr	r3, [pc, #20]	; (8008208 <__i2b+0x24>)
 80081f4:	4805      	ldr	r0, [pc, #20]	; (800820c <__i2b+0x28>)
 80081f6:	f240 1145 	movw	r1, #325	; 0x145
 80081fa:	f001 fc51 	bl	8009aa0 <__assert_func>
 80081fe:	2301      	movs	r3, #1
 8008200:	6144      	str	r4, [r0, #20]
 8008202:	6103      	str	r3, [r0, #16]
 8008204:	bd10      	pop	{r4, pc}
 8008206:	bf00      	nop
 8008208:	0800ad05 	.word	0x0800ad05
 800820c:	0800ad16 	.word	0x0800ad16

08008210 <__multiply>:
 8008210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008214:	4691      	mov	r9, r2
 8008216:	690a      	ldr	r2, [r1, #16]
 8008218:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800821c:	429a      	cmp	r2, r3
 800821e:	bfb8      	it	lt
 8008220:	460b      	movlt	r3, r1
 8008222:	460c      	mov	r4, r1
 8008224:	bfbc      	itt	lt
 8008226:	464c      	movlt	r4, r9
 8008228:	4699      	movlt	r9, r3
 800822a:	6927      	ldr	r7, [r4, #16]
 800822c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008230:	68a3      	ldr	r3, [r4, #8]
 8008232:	6861      	ldr	r1, [r4, #4]
 8008234:	eb07 060a 	add.w	r6, r7, sl
 8008238:	42b3      	cmp	r3, r6
 800823a:	b085      	sub	sp, #20
 800823c:	bfb8      	it	lt
 800823e:	3101      	addlt	r1, #1
 8008240:	f7ff fe90 	bl	8007f64 <_Balloc>
 8008244:	b930      	cbnz	r0, 8008254 <__multiply+0x44>
 8008246:	4602      	mov	r2, r0
 8008248:	4b44      	ldr	r3, [pc, #272]	; (800835c <__multiply+0x14c>)
 800824a:	4845      	ldr	r0, [pc, #276]	; (8008360 <__multiply+0x150>)
 800824c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008250:	f001 fc26 	bl	8009aa0 <__assert_func>
 8008254:	f100 0514 	add.w	r5, r0, #20
 8008258:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800825c:	462b      	mov	r3, r5
 800825e:	2200      	movs	r2, #0
 8008260:	4543      	cmp	r3, r8
 8008262:	d321      	bcc.n	80082a8 <__multiply+0x98>
 8008264:	f104 0314 	add.w	r3, r4, #20
 8008268:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800826c:	f109 0314 	add.w	r3, r9, #20
 8008270:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008274:	9202      	str	r2, [sp, #8]
 8008276:	1b3a      	subs	r2, r7, r4
 8008278:	3a15      	subs	r2, #21
 800827a:	f022 0203 	bic.w	r2, r2, #3
 800827e:	3204      	adds	r2, #4
 8008280:	f104 0115 	add.w	r1, r4, #21
 8008284:	428f      	cmp	r7, r1
 8008286:	bf38      	it	cc
 8008288:	2204      	movcc	r2, #4
 800828a:	9201      	str	r2, [sp, #4]
 800828c:	9a02      	ldr	r2, [sp, #8]
 800828e:	9303      	str	r3, [sp, #12]
 8008290:	429a      	cmp	r2, r3
 8008292:	d80c      	bhi.n	80082ae <__multiply+0x9e>
 8008294:	2e00      	cmp	r6, #0
 8008296:	dd03      	ble.n	80082a0 <__multiply+0x90>
 8008298:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800829c:	2b00      	cmp	r3, #0
 800829e:	d05b      	beq.n	8008358 <__multiply+0x148>
 80082a0:	6106      	str	r6, [r0, #16]
 80082a2:	b005      	add	sp, #20
 80082a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a8:	f843 2b04 	str.w	r2, [r3], #4
 80082ac:	e7d8      	b.n	8008260 <__multiply+0x50>
 80082ae:	f8b3 a000 	ldrh.w	sl, [r3]
 80082b2:	f1ba 0f00 	cmp.w	sl, #0
 80082b6:	d024      	beq.n	8008302 <__multiply+0xf2>
 80082b8:	f104 0e14 	add.w	lr, r4, #20
 80082bc:	46a9      	mov	r9, r5
 80082be:	f04f 0c00 	mov.w	ip, #0
 80082c2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80082c6:	f8d9 1000 	ldr.w	r1, [r9]
 80082ca:	fa1f fb82 	uxth.w	fp, r2
 80082ce:	b289      	uxth	r1, r1
 80082d0:	fb0a 110b 	mla	r1, sl, fp, r1
 80082d4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80082d8:	f8d9 2000 	ldr.w	r2, [r9]
 80082dc:	4461      	add	r1, ip
 80082de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082e2:	fb0a c20b 	mla	r2, sl, fp, ip
 80082e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80082ea:	b289      	uxth	r1, r1
 80082ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082f0:	4577      	cmp	r7, lr
 80082f2:	f849 1b04 	str.w	r1, [r9], #4
 80082f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082fa:	d8e2      	bhi.n	80082c2 <__multiply+0xb2>
 80082fc:	9a01      	ldr	r2, [sp, #4]
 80082fe:	f845 c002 	str.w	ip, [r5, r2]
 8008302:	9a03      	ldr	r2, [sp, #12]
 8008304:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008308:	3304      	adds	r3, #4
 800830a:	f1b9 0f00 	cmp.w	r9, #0
 800830e:	d021      	beq.n	8008354 <__multiply+0x144>
 8008310:	6829      	ldr	r1, [r5, #0]
 8008312:	f104 0c14 	add.w	ip, r4, #20
 8008316:	46ae      	mov	lr, r5
 8008318:	f04f 0a00 	mov.w	sl, #0
 800831c:	f8bc b000 	ldrh.w	fp, [ip]
 8008320:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008324:	fb09 220b 	mla	r2, r9, fp, r2
 8008328:	4452      	add	r2, sl
 800832a:	b289      	uxth	r1, r1
 800832c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008330:	f84e 1b04 	str.w	r1, [lr], #4
 8008334:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008338:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800833c:	f8be 1000 	ldrh.w	r1, [lr]
 8008340:	fb09 110a 	mla	r1, r9, sl, r1
 8008344:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008348:	4567      	cmp	r7, ip
 800834a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800834e:	d8e5      	bhi.n	800831c <__multiply+0x10c>
 8008350:	9a01      	ldr	r2, [sp, #4]
 8008352:	50a9      	str	r1, [r5, r2]
 8008354:	3504      	adds	r5, #4
 8008356:	e799      	b.n	800828c <__multiply+0x7c>
 8008358:	3e01      	subs	r6, #1
 800835a:	e79b      	b.n	8008294 <__multiply+0x84>
 800835c:	0800ad05 	.word	0x0800ad05
 8008360:	0800ad16 	.word	0x0800ad16

08008364 <__pow5mult>:
 8008364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008368:	4615      	mov	r5, r2
 800836a:	f012 0203 	ands.w	r2, r2, #3
 800836e:	4606      	mov	r6, r0
 8008370:	460f      	mov	r7, r1
 8008372:	d007      	beq.n	8008384 <__pow5mult+0x20>
 8008374:	4c25      	ldr	r4, [pc, #148]	; (800840c <__pow5mult+0xa8>)
 8008376:	3a01      	subs	r2, #1
 8008378:	2300      	movs	r3, #0
 800837a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800837e:	f7ff fe53 	bl	8008028 <__multadd>
 8008382:	4607      	mov	r7, r0
 8008384:	10ad      	asrs	r5, r5, #2
 8008386:	d03d      	beq.n	8008404 <__pow5mult+0xa0>
 8008388:	69f4      	ldr	r4, [r6, #28]
 800838a:	b97c      	cbnz	r4, 80083ac <__pow5mult+0x48>
 800838c:	2010      	movs	r0, #16
 800838e:	f7ff fd35 	bl	8007dfc <malloc>
 8008392:	4602      	mov	r2, r0
 8008394:	61f0      	str	r0, [r6, #28]
 8008396:	b928      	cbnz	r0, 80083a4 <__pow5mult+0x40>
 8008398:	4b1d      	ldr	r3, [pc, #116]	; (8008410 <__pow5mult+0xac>)
 800839a:	481e      	ldr	r0, [pc, #120]	; (8008414 <__pow5mult+0xb0>)
 800839c:	f240 11b3 	movw	r1, #435	; 0x1b3
 80083a0:	f001 fb7e 	bl	8009aa0 <__assert_func>
 80083a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80083a8:	6004      	str	r4, [r0, #0]
 80083aa:	60c4      	str	r4, [r0, #12]
 80083ac:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80083b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80083b4:	b94c      	cbnz	r4, 80083ca <__pow5mult+0x66>
 80083b6:	f240 2171 	movw	r1, #625	; 0x271
 80083ba:	4630      	mov	r0, r6
 80083bc:	f7ff ff12 	bl	80081e4 <__i2b>
 80083c0:	2300      	movs	r3, #0
 80083c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80083c6:	4604      	mov	r4, r0
 80083c8:	6003      	str	r3, [r0, #0]
 80083ca:	f04f 0900 	mov.w	r9, #0
 80083ce:	07eb      	lsls	r3, r5, #31
 80083d0:	d50a      	bpl.n	80083e8 <__pow5mult+0x84>
 80083d2:	4639      	mov	r1, r7
 80083d4:	4622      	mov	r2, r4
 80083d6:	4630      	mov	r0, r6
 80083d8:	f7ff ff1a 	bl	8008210 <__multiply>
 80083dc:	4639      	mov	r1, r7
 80083de:	4680      	mov	r8, r0
 80083e0:	4630      	mov	r0, r6
 80083e2:	f7ff fdff 	bl	8007fe4 <_Bfree>
 80083e6:	4647      	mov	r7, r8
 80083e8:	106d      	asrs	r5, r5, #1
 80083ea:	d00b      	beq.n	8008404 <__pow5mult+0xa0>
 80083ec:	6820      	ldr	r0, [r4, #0]
 80083ee:	b938      	cbnz	r0, 8008400 <__pow5mult+0x9c>
 80083f0:	4622      	mov	r2, r4
 80083f2:	4621      	mov	r1, r4
 80083f4:	4630      	mov	r0, r6
 80083f6:	f7ff ff0b 	bl	8008210 <__multiply>
 80083fa:	6020      	str	r0, [r4, #0]
 80083fc:	f8c0 9000 	str.w	r9, [r0]
 8008400:	4604      	mov	r4, r0
 8008402:	e7e4      	b.n	80083ce <__pow5mult+0x6a>
 8008404:	4638      	mov	r0, r7
 8008406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800840a:	bf00      	nop
 800840c:	0800ae60 	.word	0x0800ae60
 8008410:	0800ac96 	.word	0x0800ac96
 8008414:	0800ad16 	.word	0x0800ad16

08008418 <__lshift>:
 8008418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800841c:	460c      	mov	r4, r1
 800841e:	6849      	ldr	r1, [r1, #4]
 8008420:	6923      	ldr	r3, [r4, #16]
 8008422:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008426:	68a3      	ldr	r3, [r4, #8]
 8008428:	4607      	mov	r7, r0
 800842a:	4691      	mov	r9, r2
 800842c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008430:	f108 0601 	add.w	r6, r8, #1
 8008434:	42b3      	cmp	r3, r6
 8008436:	db0b      	blt.n	8008450 <__lshift+0x38>
 8008438:	4638      	mov	r0, r7
 800843a:	f7ff fd93 	bl	8007f64 <_Balloc>
 800843e:	4605      	mov	r5, r0
 8008440:	b948      	cbnz	r0, 8008456 <__lshift+0x3e>
 8008442:	4602      	mov	r2, r0
 8008444:	4b28      	ldr	r3, [pc, #160]	; (80084e8 <__lshift+0xd0>)
 8008446:	4829      	ldr	r0, [pc, #164]	; (80084ec <__lshift+0xd4>)
 8008448:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800844c:	f001 fb28 	bl	8009aa0 <__assert_func>
 8008450:	3101      	adds	r1, #1
 8008452:	005b      	lsls	r3, r3, #1
 8008454:	e7ee      	b.n	8008434 <__lshift+0x1c>
 8008456:	2300      	movs	r3, #0
 8008458:	f100 0114 	add.w	r1, r0, #20
 800845c:	f100 0210 	add.w	r2, r0, #16
 8008460:	4618      	mov	r0, r3
 8008462:	4553      	cmp	r3, sl
 8008464:	db33      	blt.n	80084ce <__lshift+0xb6>
 8008466:	6920      	ldr	r0, [r4, #16]
 8008468:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800846c:	f104 0314 	add.w	r3, r4, #20
 8008470:	f019 091f 	ands.w	r9, r9, #31
 8008474:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008478:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800847c:	d02b      	beq.n	80084d6 <__lshift+0xbe>
 800847e:	f1c9 0e20 	rsb	lr, r9, #32
 8008482:	468a      	mov	sl, r1
 8008484:	2200      	movs	r2, #0
 8008486:	6818      	ldr	r0, [r3, #0]
 8008488:	fa00 f009 	lsl.w	r0, r0, r9
 800848c:	4310      	orrs	r0, r2
 800848e:	f84a 0b04 	str.w	r0, [sl], #4
 8008492:	f853 2b04 	ldr.w	r2, [r3], #4
 8008496:	459c      	cmp	ip, r3
 8008498:	fa22 f20e 	lsr.w	r2, r2, lr
 800849c:	d8f3      	bhi.n	8008486 <__lshift+0x6e>
 800849e:	ebac 0304 	sub.w	r3, ip, r4
 80084a2:	3b15      	subs	r3, #21
 80084a4:	f023 0303 	bic.w	r3, r3, #3
 80084a8:	3304      	adds	r3, #4
 80084aa:	f104 0015 	add.w	r0, r4, #21
 80084ae:	4584      	cmp	ip, r0
 80084b0:	bf38      	it	cc
 80084b2:	2304      	movcc	r3, #4
 80084b4:	50ca      	str	r2, [r1, r3]
 80084b6:	b10a      	cbz	r2, 80084bc <__lshift+0xa4>
 80084b8:	f108 0602 	add.w	r6, r8, #2
 80084bc:	3e01      	subs	r6, #1
 80084be:	4638      	mov	r0, r7
 80084c0:	612e      	str	r6, [r5, #16]
 80084c2:	4621      	mov	r1, r4
 80084c4:	f7ff fd8e 	bl	8007fe4 <_Bfree>
 80084c8:	4628      	mov	r0, r5
 80084ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80084d2:	3301      	adds	r3, #1
 80084d4:	e7c5      	b.n	8008462 <__lshift+0x4a>
 80084d6:	3904      	subs	r1, #4
 80084d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80084dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80084e0:	459c      	cmp	ip, r3
 80084e2:	d8f9      	bhi.n	80084d8 <__lshift+0xc0>
 80084e4:	e7ea      	b.n	80084bc <__lshift+0xa4>
 80084e6:	bf00      	nop
 80084e8:	0800ad05 	.word	0x0800ad05
 80084ec:	0800ad16 	.word	0x0800ad16

080084f0 <__mcmp>:
 80084f0:	b530      	push	{r4, r5, lr}
 80084f2:	6902      	ldr	r2, [r0, #16]
 80084f4:	690c      	ldr	r4, [r1, #16]
 80084f6:	1b12      	subs	r2, r2, r4
 80084f8:	d10e      	bne.n	8008518 <__mcmp+0x28>
 80084fa:	f100 0314 	add.w	r3, r0, #20
 80084fe:	3114      	adds	r1, #20
 8008500:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008504:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008508:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800850c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008510:	42a5      	cmp	r5, r4
 8008512:	d003      	beq.n	800851c <__mcmp+0x2c>
 8008514:	d305      	bcc.n	8008522 <__mcmp+0x32>
 8008516:	2201      	movs	r2, #1
 8008518:	4610      	mov	r0, r2
 800851a:	bd30      	pop	{r4, r5, pc}
 800851c:	4283      	cmp	r3, r0
 800851e:	d3f3      	bcc.n	8008508 <__mcmp+0x18>
 8008520:	e7fa      	b.n	8008518 <__mcmp+0x28>
 8008522:	f04f 32ff 	mov.w	r2, #4294967295
 8008526:	e7f7      	b.n	8008518 <__mcmp+0x28>

08008528 <__mdiff>:
 8008528:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	460c      	mov	r4, r1
 800852e:	4606      	mov	r6, r0
 8008530:	4611      	mov	r1, r2
 8008532:	4620      	mov	r0, r4
 8008534:	4690      	mov	r8, r2
 8008536:	f7ff ffdb 	bl	80084f0 <__mcmp>
 800853a:	1e05      	subs	r5, r0, #0
 800853c:	d110      	bne.n	8008560 <__mdiff+0x38>
 800853e:	4629      	mov	r1, r5
 8008540:	4630      	mov	r0, r6
 8008542:	f7ff fd0f 	bl	8007f64 <_Balloc>
 8008546:	b930      	cbnz	r0, 8008556 <__mdiff+0x2e>
 8008548:	4b3a      	ldr	r3, [pc, #232]	; (8008634 <__mdiff+0x10c>)
 800854a:	4602      	mov	r2, r0
 800854c:	f240 2137 	movw	r1, #567	; 0x237
 8008550:	4839      	ldr	r0, [pc, #228]	; (8008638 <__mdiff+0x110>)
 8008552:	f001 faa5 	bl	8009aa0 <__assert_func>
 8008556:	2301      	movs	r3, #1
 8008558:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800855c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008560:	bfa4      	itt	ge
 8008562:	4643      	movge	r3, r8
 8008564:	46a0      	movge	r8, r4
 8008566:	4630      	mov	r0, r6
 8008568:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800856c:	bfa6      	itte	ge
 800856e:	461c      	movge	r4, r3
 8008570:	2500      	movge	r5, #0
 8008572:	2501      	movlt	r5, #1
 8008574:	f7ff fcf6 	bl	8007f64 <_Balloc>
 8008578:	b920      	cbnz	r0, 8008584 <__mdiff+0x5c>
 800857a:	4b2e      	ldr	r3, [pc, #184]	; (8008634 <__mdiff+0x10c>)
 800857c:	4602      	mov	r2, r0
 800857e:	f240 2145 	movw	r1, #581	; 0x245
 8008582:	e7e5      	b.n	8008550 <__mdiff+0x28>
 8008584:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008588:	6926      	ldr	r6, [r4, #16]
 800858a:	60c5      	str	r5, [r0, #12]
 800858c:	f104 0914 	add.w	r9, r4, #20
 8008590:	f108 0514 	add.w	r5, r8, #20
 8008594:	f100 0e14 	add.w	lr, r0, #20
 8008598:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800859c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80085a0:	f108 0210 	add.w	r2, r8, #16
 80085a4:	46f2      	mov	sl, lr
 80085a6:	2100      	movs	r1, #0
 80085a8:	f859 3b04 	ldr.w	r3, [r9], #4
 80085ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80085b0:	fa11 f88b 	uxtah	r8, r1, fp
 80085b4:	b299      	uxth	r1, r3
 80085b6:	0c1b      	lsrs	r3, r3, #16
 80085b8:	eba8 0801 	sub.w	r8, r8, r1
 80085bc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80085c0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80085c4:	fa1f f888 	uxth.w	r8, r8
 80085c8:	1419      	asrs	r1, r3, #16
 80085ca:	454e      	cmp	r6, r9
 80085cc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80085d0:	f84a 3b04 	str.w	r3, [sl], #4
 80085d4:	d8e8      	bhi.n	80085a8 <__mdiff+0x80>
 80085d6:	1b33      	subs	r3, r6, r4
 80085d8:	3b15      	subs	r3, #21
 80085da:	f023 0303 	bic.w	r3, r3, #3
 80085de:	3304      	adds	r3, #4
 80085e0:	3415      	adds	r4, #21
 80085e2:	42a6      	cmp	r6, r4
 80085e4:	bf38      	it	cc
 80085e6:	2304      	movcc	r3, #4
 80085e8:	441d      	add	r5, r3
 80085ea:	4473      	add	r3, lr
 80085ec:	469e      	mov	lr, r3
 80085ee:	462e      	mov	r6, r5
 80085f0:	4566      	cmp	r6, ip
 80085f2:	d30e      	bcc.n	8008612 <__mdiff+0xea>
 80085f4:	f10c 0203 	add.w	r2, ip, #3
 80085f8:	1b52      	subs	r2, r2, r5
 80085fa:	f022 0203 	bic.w	r2, r2, #3
 80085fe:	3d03      	subs	r5, #3
 8008600:	45ac      	cmp	ip, r5
 8008602:	bf38      	it	cc
 8008604:	2200      	movcc	r2, #0
 8008606:	4413      	add	r3, r2
 8008608:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800860c:	b17a      	cbz	r2, 800862e <__mdiff+0x106>
 800860e:	6107      	str	r7, [r0, #16]
 8008610:	e7a4      	b.n	800855c <__mdiff+0x34>
 8008612:	f856 8b04 	ldr.w	r8, [r6], #4
 8008616:	fa11 f288 	uxtah	r2, r1, r8
 800861a:	1414      	asrs	r4, r2, #16
 800861c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008620:	b292      	uxth	r2, r2
 8008622:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008626:	f84e 2b04 	str.w	r2, [lr], #4
 800862a:	1421      	asrs	r1, r4, #16
 800862c:	e7e0      	b.n	80085f0 <__mdiff+0xc8>
 800862e:	3f01      	subs	r7, #1
 8008630:	e7ea      	b.n	8008608 <__mdiff+0xe0>
 8008632:	bf00      	nop
 8008634:	0800ad05 	.word	0x0800ad05
 8008638:	0800ad16 	.word	0x0800ad16

0800863c <__ulp>:
 800863c:	b082      	sub	sp, #8
 800863e:	ed8d 0b00 	vstr	d0, [sp]
 8008642:	9a01      	ldr	r2, [sp, #4]
 8008644:	4b0f      	ldr	r3, [pc, #60]	; (8008684 <__ulp+0x48>)
 8008646:	4013      	ands	r3, r2
 8008648:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800864c:	2b00      	cmp	r3, #0
 800864e:	dc08      	bgt.n	8008662 <__ulp+0x26>
 8008650:	425b      	negs	r3, r3
 8008652:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008656:	ea4f 5223 	mov.w	r2, r3, asr #20
 800865a:	da04      	bge.n	8008666 <__ulp+0x2a>
 800865c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008660:	4113      	asrs	r3, r2
 8008662:	2200      	movs	r2, #0
 8008664:	e008      	b.n	8008678 <__ulp+0x3c>
 8008666:	f1a2 0314 	sub.w	r3, r2, #20
 800866a:	2b1e      	cmp	r3, #30
 800866c:	bfda      	itte	le
 800866e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008672:	40da      	lsrle	r2, r3
 8008674:	2201      	movgt	r2, #1
 8008676:	2300      	movs	r3, #0
 8008678:	4619      	mov	r1, r3
 800867a:	4610      	mov	r0, r2
 800867c:	ec41 0b10 	vmov	d0, r0, r1
 8008680:	b002      	add	sp, #8
 8008682:	4770      	bx	lr
 8008684:	7ff00000 	.word	0x7ff00000

08008688 <__b2d>:
 8008688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800868c:	6906      	ldr	r6, [r0, #16]
 800868e:	f100 0814 	add.w	r8, r0, #20
 8008692:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008696:	1f37      	subs	r7, r6, #4
 8008698:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800869c:	4610      	mov	r0, r2
 800869e:	f7ff fd53 	bl	8008148 <__hi0bits>
 80086a2:	f1c0 0320 	rsb	r3, r0, #32
 80086a6:	280a      	cmp	r0, #10
 80086a8:	600b      	str	r3, [r1, #0]
 80086aa:	491b      	ldr	r1, [pc, #108]	; (8008718 <__b2d+0x90>)
 80086ac:	dc15      	bgt.n	80086da <__b2d+0x52>
 80086ae:	f1c0 0c0b 	rsb	ip, r0, #11
 80086b2:	fa22 f30c 	lsr.w	r3, r2, ip
 80086b6:	45b8      	cmp	r8, r7
 80086b8:	ea43 0501 	orr.w	r5, r3, r1
 80086bc:	bf34      	ite	cc
 80086be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80086c2:	2300      	movcs	r3, #0
 80086c4:	3015      	adds	r0, #21
 80086c6:	fa02 f000 	lsl.w	r0, r2, r0
 80086ca:	fa23 f30c 	lsr.w	r3, r3, ip
 80086ce:	4303      	orrs	r3, r0
 80086d0:	461c      	mov	r4, r3
 80086d2:	ec45 4b10 	vmov	d0, r4, r5
 80086d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086da:	45b8      	cmp	r8, r7
 80086dc:	bf3a      	itte	cc
 80086de:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80086e2:	f1a6 0708 	subcc.w	r7, r6, #8
 80086e6:	2300      	movcs	r3, #0
 80086e8:	380b      	subs	r0, #11
 80086ea:	d012      	beq.n	8008712 <__b2d+0x8a>
 80086ec:	f1c0 0120 	rsb	r1, r0, #32
 80086f0:	fa23 f401 	lsr.w	r4, r3, r1
 80086f4:	4082      	lsls	r2, r0
 80086f6:	4322      	orrs	r2, r4
 80086f8:	4547      	cmp	r7, r8
 80086fa:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80086fe:	bf8c      	ite	hi
 8008700:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008704:	2200      	movls	r2, #0
 8008706:	4083      	lsls	r3, r0
 8008708:	40ca      	lsrs	r2, r1
 800870a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800870e:	4313      	orrs	r3, r2
 8008710:	e7de      	b.n	80086d0 <__b2d+0x48>
 8008712:	ea42 0501 	orr.w	r5, r2, r1
 8008716:	e7db      	b.n	80086d0 <__b2d+0x48>
 8008718:	3ff00000 	.word	0x3ff00000

0800871c <__d2b>:
 800871c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008720:	460f      	mov	r7, r1
 8008722:	2101      	movs	r1, #1
 8008724:	ec59 8b10 	vmov	r8, r9, d0
 8008728:	4616      	mov	r6, r2
 800872a:	f7ff fc1b 	bl	8007f64 <_Balloc>
 800872e:	4604      	mov	r4, r0
 8008730:	b930      	cbnz	r0, 8008740 <__d2b+0x24>
 8008732:	4602      	mov	r2, r0
 8008734:	4b24      	ldr	r3, [pc, #144]	; (80087c8 <__d2b+0xac>)
 8008736:	4825      	ldr	r0, [pc, #148]	; (80087cc <__d2b+0xb0>)
 8008738:	f240 310f 	movw	r1, #783	; 0x30f
 800873c:	f001 f9b0 	bl	8009aa0 <__assert_func>
 8008740:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008744:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008748:	bb2d      	cbnz	r5, 8008796 <__d2b+0x7a>
 800874a:	9301      	str	r3, [sp, #4]
 800874c:	f1b8 0300 	subs.w	r3, r8, #0
 8008750:	d026      	beq.n	80087a0 <__d2b+0x84>
 8008752:	4668      	mov	r0, sp
 8008754:	9300      	str	r3, [sp, #0]
 8008756:	f7ff fd17 	bl	8008188 <__lo0bits>
 800875a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800875e:	b1e8      	cbz	r0, 800879c <__d2b+0x80>
 8008760:	f1c0 0320 	rsb	r3, r0, #32
 8008764:	fa02 f303 	lsl.w	r3, r2, r3
 8008768:	430b      	orrs	r3, r1
 800876a:	40c2      	lsrs	r2, r0
 800876c:	6163      	str	r3, [r4, #20]
 800876e:	9201      	str	r2, [sp, #4]
 8008770:	9b01      	ldr	r3, [sp, #4]
 8008772:	61a3      	str	r3, [r4, #24]
 8008774:	2b00      	cmp	r3, #0
 8008776:	bf14      	ite	ne
 8008778:	2202      	movne	r2, #2
 800877a:	2201      	moveq	r2, #1
 800877c:	6122      	str	r2, [r4, #16]
 800877e:	b1bd      	cbz	r5, 80087b0 <__d2b+0x94>
 8008780:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008784:	4405      	add	r5, r0
 8008786:	603d      	str	r5, [r7, #0]
 8008788:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800878c:	6030      	str	r0, [r6, #0]
 800878e:	4620      	mov	r0, r4
 8008790:	b003      	add	sp, #12
 8008792:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008796:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800879a:	e7d6      	b.n	800874a <__d2b+0x2e>
 800879c:	6161      	str	r1, [r4, #20]
 800879e:	e7e7      	b.n	8008770 <__d2b+0x54>
 80087a0:	a801      	add	r0, sp, #4
 80087a2:	f7ff fcf1 	bl	8008188 <__lo0bits>
 80087a6:	9b01      	ldr	r3, [sp, #4]
 80087a8:	6163      	str	r3, [r4, #20]
 80087aa:	3020      	adds	r0, #32
 80087ac:	2201      	movs	r2, #1
 80087ae:	e7e5      	b.n	800877c <__d2b+0x60>
 80087b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80087b8:	6038      	str	r0, [r7, #0]
 80087ba:	6918      	ldr	r0, [r3, #16]
 80087bc:	f7ff fcc4 	bl	8008148 <__hi0bits>
 80087c0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087c4:	e7e2      	b.n	800878c <__d2b+0x70>
 80087c6:	bf00      	nop
 80087c8:	0800ad05 	.word	0x0800ad05
 80087cc:	0800ad16 	.word	0x0800ad16

080087d0 <__ratio>:
 80087d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d4:	4688      	mov	r8, r1
 80087d6:	4669      	mov	r1, sp
 80087d8:	4681      	mov	r9, r0
 80087da:	f7ff ff55 	bl	8008688 <__b2d>
 80087de:	a901      	add	r1, sp, #4
 80087e0:	4640      	mov	r0, r8
 80087e2:	ec55 4b10 	vmov	r4, r5, d0
 80087e6:	f7ff ff4f 	bl	8008688 <__b2d>
 80087ea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80087ee:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80087f2:	eba3 0c02 	sub.w	ip, r3, r2
 80087f6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80087fa:	1a9b      	subs	r3, r3, r2
 80087fc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008800:	ec51 0b10 	vmov	r0, r1, d0
 8008804:	2b00      	cmp	r3, #0
 8008806:	bfd6      	itet	le
 8008808:	460a      	movle	r2, r1
 800880a:	462a      	movgt	r2, r5
 800880c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008810:	468b      	mov	fp, r1
 8008812:	462f      	mov	r7, r5
 8008814:	bfd4      	ite	le
 8008816:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800881a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800881e:	4620      	mov	r0, r4
 8008820:	ee10 2a10 	vmov	r2, s0
 8008824:	465b      	mov	r3, fp
 8008826:	4639      	mov	r1, r7
 8008828:	f7f8 f828 	bl	800087c <__aeabi_ddiv>
 800882c:	ec41 0b10 	vmov	d0, r0, r1
 8008830:	b003      	add	sp, #12
 8008832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008836 <__copybits>:
 8008836:	3901      	subs	r1, #1
 8008838:	b570      	push	{r4, r5, r6, lr}
 800883a:	1149      	asrs	r1, r1, #5
 800883c:	6914      	ldr	r4, [r2, #16]
 800883e:	3101      	adds	r1, #1
 8008840:	f102 0314 	add.w	r3, r2, #20
 8008844:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008848:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800884c:	1f05      	subs	r5, r0, #4
 800884e:	42a3      	cmp	r3, r4
 8008850:	d30c      	bcc.n	800886c <__copybits+0x36>
 8008852:	1aa3      	subs	r3, r4, r2
 8008854:	3b11      	subs	r3, #17
 8008856:	f023 0303 	bic.w	r3, r3, #3
 800885a:	3211      	adds	r2, #17
 800885c:	42a2      	cmp	r2, r4
 800885e:	bf88      	it	hi
 8008860:	2300      	movhi	r3, #0
 8008862:	4418      	add	r0, r3
 8008864:	2300      	movs	r3, #0
 8008866:	4288      	cmp	r0, r1
 8008868:	d305      	bcc.n	8008876 <__copybits+0x40>
 800886a:	bd70      	pop	{r4, r5, r6, pc}
 800886c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008870:	f845 6f04 	str.w	r6, [r5, #4]!
 8008874:	e7eb      	b.n	800884e <__copybits+0x18>
 8008876:	f840 3b04 	str.w	r3, [r0], #4
 800887a:	e7f4      	b.n	8008866 <__copybits+0x30>

0800887c <__any_on>:
 800887c:	f100 0214 	add.w	r2, r0, #20
 8008880:	6900      	ldr	r0, [r0, #16]
 8008882:	114b      	asrs	r3, r1, #5
 8008884:	4298      	cmp	r0, r3
 8008886:	b510      	push	{r4, lr}
 8008888:	db11      	blt.n	80088ae <__any_on+0x32>
 800888a:	dd0a      	ble.n	80088a2 <__any_on+0x26>
 800888c:	f011 011f 	ands.w	r1, r1, #31
 8008890:	d007      	beq.n	80088a2 <__any_on+0x26>
 8008892:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008896:	fa24 f001 	lsr.w	r0, r4, r1
 800889a:	fa00 f101 	lsl.w	r1, r0, r1
 800889e:	428c      	cmp	r4, r1
 80088a0:	d10b      	bne.n	80088ba <__any_on+0x3e>
 80088a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d803      	bhi.n	80088b2 <__any_on+0x36>
 80088aa:	2000      	movs	r0, #0
 80088ac:	bd10      	pop	{r4, pc}
 80088ae:	4603      	mov	r3, r0
 80088b0:	e7f7      	b.n	80088a2 <__any_on+0x26>
 80088b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80088b6:	2900      	cmp	r1, #0
 80088b8:	d0f5      	beq.n	80088a6 <__any_on+0x2a>
 80088ba:	2001      	movs	r0, #1
 80088bc:	e7f6      	b.n	80088ac <__any_on+0x30>

080088be <sulp>:
 80088be:	b570      	push	{r4, r5, r6, lr}
 80088c0:	4604      	mov	r4, r0
 80088c2:	460d      	mov	r5, r1
 80088c4:	ec45 4b10 	vmov	d0, r4, r5
 80088c8:	4616      	mov	r6, r2
 80088ca:	f7ff feb7 	bl	800863c <__ulp>
 80088ce:	ec51 0b10 	vmov	r0, r1, d0
 80088d2:	b17e      	cbz	r6, 80088f4 <sulp+0x36>
 80088d4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80088d8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80088dc:	2b00      	cmp	r3, #0
 80088de:	dd09      	ble.n	80088f4 <sulp+0x36>
 80088e0:	051b      	lsls	r3, r3, #20
 80088e2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80088e6:	2400      	movs	r4, #0
 80088e8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80088ec:	4622      	mov	r2, r4
 80088ee:	462b      	mov	r3, r5
 80088f0:	f7f7 fe9a 	bl	8000628 <__aeabi_dmul>
 80088f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080088f8 <_strtod_l>:
 80088f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088fc:	ed2d 8b02 	vpush	{d8}
 8008900:	b09b      	sub	sp, #108	; 0x6c
 8008902:	4604      	mov	r4, r0
 8008904:	9213      	str	r2, [sp, #76]	; 0x4c
 8008906:	2200      	movs	r2, #0
 8008908:	9216      	str	r2, [sp, #88]	; 0x58
 800890a:	460d      	mov	r5, r1
 800890c:	f04f 0800 	mov.w	r8, #0
 8008910:	f04f 0900 	mov.w	r9, #0
 8008914:	460a      	mov	r2, r1
 8008916:	9215      	str	r2, [sp, #84]	; 0x54
 8008918:	7811      	ldrb	r1, [r2, #0]
 800891a:	292b      	cmp	r1, #43	; 0x2b
 800891c:	d04c      	beq.n	80089b8 <_strtod_l+0xc0>
 800891e:	d83a      	bhi.n	8008996 <_strtod_l+0x9e>
 8008920:	290d      	cmp	r1, #13
 8008922:	d834      	bhi.n	800898e <_strtod_l+0x96>
 8008924:	2908      	cmp	r1, #8
 8008926:	d834      	bhi.n	8008992 <_strtod_l+0x9a>
 8008928:	2900      	cmp	r1, #0
 800892a:	d03d      	beq.n	80089a8 <_strtod_l+0xb0>
 800892c:	2200      	movs	r2, #0
 800892e:	920a      	str	r2, [sp, #40]	; 0x28
 8008930:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008932:	7832      	ldrb	r2, [r6, #0]
 8008934:	2a30      	cmp	r2, #48	; 0x30
 8008936:	f040 80b4 	bne.w	8008aa2 <_strtod_l+0x1aa>
 800893a:	7872      	ldrb	r2, [r6, #1]
 800893c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008940:	2a58      	cmp	r2, #88	; 0x58
 8008942:	d170      	bne.n	8008a26 <_strtod_l+0x12e>
 8008944:	9302      	str	r3, [sp, #8]
 8008946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008948:	9301      	str	r3, [sp, #4]
 800894a:	ab16      	add	r3, sp, #88	; 0x58
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	4a8e      	ldr	r2, [pc, #568]	; (8008b88 <_strtod_l+0x290>)
 8008950:	ab17      	add	r3, sp, #92	; 0x5c
 8008952:	a915      	add	r1, sp, #84	; 0x54
 8008954:	4620      	mov	r0, r4
 8008956:	f001 f93f 	bl	8009bd8 <__gethex>
 800895a:	f010 070f 	ands.w	r7, r0, #15
 800895e:	4605      	mov	r5, r0
 8008960:	d005      	beq.n	800896e <_strtod_l+0x76>
 8008962:	2f06      	cmp	r7, #6
 8008964:	d12a      	bne.n	80089bc <_strtod_l+0xc4>
 8008966:	3601      	adds	r6, #1
 8008968:	2300      	movs	r3, #0
 800896a:	9615      	str	r6, [sp, #84]	; 0x54
 800896c:	930a      	str	r3, [sp, #40]	; 0x28
 800896e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008970:	2b00      	cmp	r3, #0
 8008972:	f040 857f 	bne.w	8009474 <_strtod_l+0xb7c>
 8008976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008978:	b1db      	cbz	r3, 80089b2 <_strtod_l+0xba>
 800897a:	4642      	mov	r2, r8
 800897c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008980:	ec43 2b10 	vmov	d0, r2, r3
 8008984:	b01b      	add	sp, #108	; 0x6c
 8008986:	ecbd 8b02 	vpop	{d8}
 800898a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800898e:	2920      	cmp	r1, #32
 8008990:	d1cc      	bne.n	800892c <_strtod_l+0x34>
 8008992:	3201      	adds	r2, #1
 8008994:	e7bf      	b.n	8008916 <_strtod_l+0x1e>
 8008996:	292d      	cmp	r1, #45	; 0x2d
 8008998:	d1c8      	bne.n	800892c <_strtod_l+0x34>
 800899a:	2101      	movs	r1, #1
 800899c:	910a      	str	r1, [sp, #40]	; 0x28
 800899e:	1c51      	adds	r1, r2, #1
 80089a0:	9115      	str	r1, [sp, #84]	; 0x54
 80089a2:	7852      	ldrb	r2, [r2, #1]
 80089a4:	2a00      	cmp	r2, #0
 80089a6:	d1c3      	bne.n	8008930 <_strtod_l+0x38>
 80089a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80089aa:	9515      	str	r5, [sp, #84]	; 0x54
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f040 855f 	bne.w	8009470 <_strtod_l+0xb78>
 80089b2:	4642      	mov	r2, r8
 80089b4:	464b      	mov	r3, r9
 80089b6:	e7e3      	b.n	8008980 <_strtod_l+0x88>
 80089b8:	2100      	movs	r1, #0
 80089ba:	e7ef      	b.n	800899c <_strtod_l+0xa4>
 80089bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80089be:	b13a      	cbz	r2, 80089d0 <_strtod_l+0xd8>
 80089c0:	2135      	movs	r1, #53	; 0x35
 80089c2:	a818      	add	r0, sp, #96	; 0x60
 80089c4:	f7ff ff37 	bl	8008836 <__copybits>
 80089c8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80089ca:	4620      	mov	r0, r4
 80089cc:	f7ff fb0a 	bl	8007fe4 <_Bfree>
 80089d0:	3f01      	subs	r7, #1
 80089d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80089d4:	2f04      	cmp	r7, #4
 80089d6:	d806      	bhi.n	80089e6 <_strtod_l+0xee>
 80089d8:	e8df f007 	tbb	[pc, r7]
 80089dc:	201d0314 	.word	0x201d0314
 80089e0:	14          	.byte	0x14
 80089e1:	00          	.byte	0x00
 80089e2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80089e6:	05e9      	lsls	r1, r5, #23
 80089e8:	bf48      	it	mi
 80089ea:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80089ee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80089f2:	0d1b      	lsrs	r3, r3, #20
 80089f4:	051b      	lsls	r3, r3, #20
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1b9      	bne.n	800896e <_strtod_l+0x76>
 80089fa:	f7fe fb03 	bl	8007004 <__errno>
 80089fe:	2322      	movs	r3, #34	; 0x22
 8008a00:	6003      	str	r3, [r0, #0]
 8008a02:	e7b4      	b.n	800896e <_strtod_l+0x76>
 8008a04:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008a08:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008a0c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008a10:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008a14:	e7e7      	b.n	80089e6 <_strtod_l+0xee>
 8008a16:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008b90 <_strtod_l+0x298>
 8008a1a:	e7e4      	b.n	80089e6 <_strtod_l+0xee>
 8008a1c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008a20:	f04f 38ff 	mov.w	r8, #4294967295
 8008a24:	e7df      	b.n	80089e6 <_strtod_l+0xee>
 8008a26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a28:	1c5a      	adds	r2, r3, #1
 8008a2a:	9215      	str	r2, [sp, #84]	; 0x54
 8008a2c:	785b      	ldrb	r3, [r3, #1]
 8008a2e:	2b30      	cmp	r3, #48	; 0x30
 8008a30:	d0f9      	beq.n	8008a26 <_strtod_l+0x12e>
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d09b      	beq.n	800896e <_strtod_l+0x76>
 8008a36:	2301      	movs	r3, #1
 8008a38:	f04f 0a00 	mov.w	sl, #0
 8008a3c:	9304      	str	r3, [sp, #16]
 8008a3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a40:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a42:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008a46:	46d3      	mov	fp, sl
 8008a48:	220a      	movs	r2, #10
 8008a4a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008a4c:	7806      	ldrb	r6, [r0, #0]
 8008a4e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008a52:	b2d9      	uxtb	r1, r3
 8008a54:	2909      	cmp	r1, #9
 8008a56:	d926      	bls.n	8008aa6 <_strtod_l+0x1ae>
 8008a58:	494c      	ldr	r1, [pc, #304]	; (8008b8c <_strtod_l+0x294>)
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f000 ffe6 	bl	8009a2c <strncmp>
 8008a60:	2800      	cmp	r0, #0
 8008a62:	d030      	beq.n	8008ac6 <_strtod_l+0x1ce>
 8008a64:	2000      	movs	r0, #0
 8008a66:	4632      	mov	r2, r6
 8008a68:	9005      	str	r0, [sp, #20]
 8008a6a:	465e      	mov	r6, fp
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2a65      	cmp	r2, #101	; 0x65
 8008a70:	d001      	beq.n	8008a76 <_strtod_l+0x17e>
 8008a72:	2a45      	cmp	r2, #69	; 0x45
 8008a74:	d113      	bne.n	8008a9e <_strtod_l+0x1a6>
 8008a76:	b91e      	cbnz	r6, 8008a80 <_strtod_l+0x188>
 8008a78:	9a04      	ldr	r2, [sp, #16]
 8008a7a:	4302      	orrs	r2, r0
 8008a7c:	d094      	beq.n	80089a8 <_strtod_l+0xb0>
 8008a7e:	2600      	movs	r6, #0
 8008a80:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008a82:	1c6a      	adds	r2, r5, #1
 8008a84:	9215      	str	r2, [sp, #84]	; 0x54
 8008a86:	786a      	ldrb	r2, [r5, #1]
 8008a88:	2a2b      	cmp	r2, #43	; 0x2b
 8008a8a:	d074      	beq.n	8008b76 <_strtod_l+0x27e>
 8008a8c:	2a2d      	cmp	r2, #45	; 0x2d
 8008a8e:	d078      	beq.n	8008b82 <_strtod_l+0x28a>
 8008a90:	f04f 0c00 	mov.w	ip, #0
 8008a94:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008a98:	2909      	cmp	r1, #9
 8008a9a:	d97f      	bls.n	8008b9c <_strtod_l+0x2a4>
 8008a9c:	9515      	str	r5, [sp, #84]	; 0x54
 8008a9e:	2700      	movs	r7, #0
 8008aa0:	e09e      	b.n	8008be0 <_strtod_l+0x2e8>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	e7c8      	b.n	8008a38 <_strtod_l+0x140>
 8008aa6:	f1bb 0f08 	cmp.w	fp, #8
 8008aaa:	bfd8      	it	le
 8008aac:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008aae:	f100 0001 	add.w	r0, r0, #1
 8008ab2:	bfda      	itte	le
 8008ab4:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ab8:	9309      	strle	r3, [sp, #36]	; 0x24
 8008aba:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008abe:	f10b 0b01 	add.w	fp, fp, #1
 8008ac2:	9015      	str	r0, [sp, #84]	; 0x54
 8008ac4:	e7c1      	b.n	8008a4a <_strtod_l+0x152>
 8008ac6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	9215      	str	r2, [sp, #84]	; 0x54
 8008acc:	785a      	ldrb	r2, [r3, #1]
 8008ace:	f1bb 0f00 	cmp.w	fp, #0
 8008ad2:	d037      	beq.n	8008b44 <_strtod_l+0x24c>
 8008ad4:	9005      	str	r0, [sp, #20]
 8008ad6:	465e      	mov	r6, fp
 8008ad8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008adc:	2b09      	cmp	r3, #9
 8008ade:	d912      	bls.n	8008b06 <_strtod_l+0x20e>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e7c4      	b.n	8008a6e <_strtod_l+0x176>
 8008ae4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ae6:	1c5a      	adds	r2, r3, #1
 8008ae8:	9215      	str	r2, [sp, #84]	; 0x54
 8008aea:	785a      	ldrb	r2, [r3, #1]
 8008aec:	3001      	adds	r0, #1
 8008aee:	2a30      	cmp	r2, #48	; 0x30
 8008af0:	d0f8      	beq.n	8008ae4 <_strtod_l+0x1ec>
 8008af2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008af6:	2b08      	cmp	r3, #8
 8008af8:	f200 84c1 	bhi.w	800947e <_strtod_l+0xb86>
 8008afc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008afe:	9005      	str	r0, [sp, #20]
 8008b00:	2000      	movs	r0, #0
 8008b02:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b04:	4606      	mov	r6, r0
 8008b06:	3a30      	subs	r2, #48	; 0x30
 8008b08:	f100 0301 	add.w	r3, r0, #1
 8008b0c:	d014      	beq.n	8008b38 <_strtod_l+0x240>
 8008b0e:	9905      	ldr	r1, [sp, #20]
 8008b10:	4419      	add	r1, r3
 8008b12:	9105      	str	r1, [sp, #20]
 8008b14:	4633      	mov	r3, r6
 8008b16:	eb00 0c06 	add.w	ip, r0, r6
 8008b1a:	210a      	movs	r1, #10
 8008b1c:	4563      	cmp	r3, ip
 8008b1e:	d113      	bne.n	8008b48 <_strtod_l+0x250>
 8008b20:	1833      	adds	r3, r6, r0
 8008b22:	2b08      	cmp	r3, #8
 8008b24:	f106 0601 	add.w	r6, r6, #1
 8008b28:	4406      	add	r6, r0
 8008b2a:	dc1a      	bgt.n	8008b62 <_strtod_l+0x26a>
 8008b2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b2e:	230a      	movs	r3, #10
 8008b30:	fb03 2301 	mla	r3, r3, r1, r2
 8008b34:	9309      	str	r3, [sp, #36]	; 0x24
 8008b36:	2300      	movs	r3, #0
 8008b38:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008b3a:	1c51      	adds	r1, r2, #1
 8008b3c:	9115      	str	r1, [sp, #84]	; 0x54
 8008b3e:	7852      	ldrb	r2, [r2, #1]
 8008b40:	4618      	mov	r0, r3
 8008b42:	e7c9      	b.n	8008ad8 <_strtod_l+0x1e0>
 8008b44:	4658      	mov	r0, fp
 8008b46:	e7d2      	b.n	8008aee <_strtod_l+0x1f6>
 8008b48:	2b08      	cmp	r3, #8
 8008b4a:	f103 0301 	add.w	r3, r3, #1
 8008b4e:	dc03      	bgt.n	8008b58 <_strtod_l+0x260>
 8008b50:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008b52:	434f      	muls	r7, r1
 8008b54:	9709      	str	r7, [sp, #36]	; 0x24
 8008b56:	e7e1      	b.n	8008b1c <_strtod_l+0x224>
 8008b58:	2b10      	cmp	r3, #16
 8008b5a:	bfd8      	it	le
 8008b5c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008b60:	e7dc      	b.n	8008b1c <_strtod_l+0x224>
 8008b62:	2e10      	cmp	r6, #16
 8008b64:	bfdc      	itt	le
 8008b66:	230a      	movle	r3, #10
 8008b68:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008b6c:	e7e3      	b.n	8008b36 <_strtod_l+0x23e>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	9305      	str	r3, [sp, #20]
 8008b72:	2301      	movs	r3, #1
 8008b74:	e780      	b.n	8008a78 <_strtod_l+0x180>
 8008b76:	f04f 0c00 	mov.w	ip, #0
 8008b7a:	1caa      	adds	r2, r5, #2
 8008b7c:	9215      	str	r2, [sp, #84]	; 0x54
 8008b7e:	78aa      	ldrb	r2, [r5, #2]
 8008b80:	e788      	b.n	8008a94 <_strtod_l+0x19c>
 8008b82:	f04f 0c01 	mov.w	ip, #1
 8008b86:	e7f8      	b.n	8008b7a <_strtod_l+0x282>
 8008b88:	0800ae70 	.word	0x0800ae70
 8008b8c:	0800ae6c 	.word	0x0800ae6c
 8008b90:	7ff00000 	.word	0x7ff00000
 8008b94:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008b96:	1c51      	adds	r1, r2, #1
 8008b98:	9115      	str	r1, [sp, #84]	; 0x54
 8008b9a:	7852      	ldrb	r2, [r2, #1]
 8008b9c:	2a30      	cmp	r2, #48	; 0x30
 8008b9e:	d0f9      	beq.n	8008b94 <_strtod_l+0x29c>
 8008ba0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008ba4:	2908      	cmp	r1, #8
 8008ba6:	f63f af7a 	bhi.w	8008a9e <_strtod_l+0x1a6>
 8008baa:	3a30      	subs	r2, #48	; 0x30
 8008bac:	9208      	str	r2, [sp, #32]
 8008bae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008bb0:	920c      	str	r2, [sp, #48]	; 0x30
 8008bb2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008bb4:	1c57      	adds	r7, r2, #1
 8008bb6:	9715      	str	r7, [sp, #84]	; 0x54
 8008bb8:	7852      	ldrb	r2, [r2, #1]
 8008bba:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008bbe:	f1be 0f09 	cmp.w	lr, #9
 8008bc2:	d938      	bls.n	8008c36 <_strtod_l+0x33e>
 8008bc4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008bc6:	1a7f      	subs	r7, r7, r1
 8008bc8:	2f08      	cmp	r7, #8
 8008bca:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008bce:	dc03      	bgt.n	8008bd8 <_strtod_l+0x2e0>
 8008bd0:	9908      	ldr	r1, [sp, #32]
 8008bd2:	428f      	cmp	r7, r1
 8008bd4:	bfa8      	it	ge
 8008bd6:	460f      	movge	r7, r1
 8008bd8:	f1bc 0f00 	cmp.w	ip, #0
 8008bdc:	d000      	beq.n	8008be0 <_strtod_l+0x2e8>
 8008bde:	427f      	negs	r7, r7
 8008be0:	2e00      	cmp	r6, #0
 8008be2:	d14f      	bne.n	8008c84 <_strtod_l+0x38c>
 8008be4:	9904      	ldr	r1, [sp, #16]
 8008be6:	4301      	orrs	r1, r0
 8008be8:	f47f aec1 	bne.w	800896e <_strtod_l+0x76>
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	f47f aedb 	bne.w	80089a8 <_strtod_l+0xb0>
 8008bf2:	2a69      	cmp	r2, #105	; 0x69
 8008bf4:	d029      	beq.n	8008c4a <_strtod_l+0x352>
 8008bf6:	dc26      	bgt.n	8008c46 <_strtod_l+0x34e>
 8008bf8:	2a49      	cmp	r2, #73	; 0x49
 8008bfa:	d026      	beq.n	8008c4a <_strtod_l+0x352>
 8008bfc:	2a4e      	cmp	r2, #78	; 0x4e
 8008bfe:	f47f aed3 	bne.w	80089a8 <_strtod_l+0xb0>
 8008c02:	499b      	ldr	r1, [pc, #620]	; (8008e70 <_strtod_l+0x578>)
 8008c04:	a815      	add	r0, sp, #84	; 0x54
 8008c06:	f001 fa27 	bl	800a058 <__match>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	f43f aecc 	beq.w	80089a8 <_strtod_l+0xb0>
 8008c10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	2b28      	cmp	r3, #40	; 0x28
 8008c16:	d12f      	bne.n	8008c78 <_strtod_l+0x380>
 8008c18:	4996      	ldr	r1, [pc, #600]	; (8008e74 <_strtod_l+0x57c>)
 8008c1a:	aa18      	add	r2, sp, #96	; 0x60
 8008c1c:	a815      	add	r0, sp, #84	; 0x54
 8008c1e:	f001 fa2f 	bl	800a080 <__hexnan>
 8008c22:	2805      	cmp	r0, #5
 8008c24:	d128      	bne.n	8008c78 <_strtod_l+0x380>
 8008c26:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c28:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008c2c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008c30:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008c34:	e69b      	b.n	800896e <_strtod_l+0x76>
 8008c36:	9f08      	ldr	r7, [sp, #32]
 8008c38:	210a      	movs	r1, #10
 8008c3a:	fb01 2107 	mla	r1, r1, r7, r2
 8008c3e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008c42:	9208      	str	r2, [sp, #32]
 8008c44:	e7b5      	b.n	8008bb2 <_strtod_l+0x2ba>
 8008c46:	2a6e      	cmp	r2, #110	; 0x6e
 8008c48:	e7d9      	b.n	8008bfe <_strtod_l+0x306>
 8008c4a:	498b      	ldr	r1, [pc, #556]	; (8008e78 <_strtod_l+0x580>)
 8008c4c:	a815      	add	r0, sp, #84	; 0x54
 8008c4e:	f001 fa03 	bl	800a058 <__match>
 8008c52:	2800      	cmp	r0, #0
 8008c54:	f43f aea8 	beq.w	80089a8 <_strtod_l+0xb0>
 8008c58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c5a:	4988      	ldr	r1, [pc, #544]	; (8008e7c <_strtod_l+0x584>)
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	a815      	add	r0, sp, #84	; 0x54
 8008c60:	9315      	str	r3, [sp, #84]	; 0x54
 8008c62:	f001 f9f9 	bl	800a058 <__match>
 8008c66:	b910      	cbnz	r0, 8008c6e <_strtod_l+0x376>
 8008c68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	9315      	str	r3, [sp, #84]	; 0x54
 8008c6e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8008e8c <_strtod_l+0x594>
 8008c72:	f04f 0800 	mov.w	r8, #0
 8008c76:	e67a      	b.n	800896e <_strtod_l+0x76>
 8008c78:	4881      	ldr	r0, [pc, #516]	; (8008e80 <_strtod_l+0x588>)
 8008c7a:	f000 ff09 	bl	8009a90 <nan>
 8008c7e:	ec59 8b10 	vmov	r8, r9, d0
 8008c82:	e674      	b.n	800896e <_strtod_l+0x76>
 8008c84:	9b05      	ldr	r3, [sp, #20]
 8008c86:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c88:	1afb      	subs	r3, r7, r3
 8008c8a:	f1bb 0f00 	cmp.w	fp, #0
 8008c8e:	bf08      	it	eq
 8008c90:	46b3      	moveq	fp, r6
 8008c92:	2e10      	cmp	r6, #16
 8008c94:	9308      	str	r3, [sp, #32]
 8008c96:	4635      	mov	r5, r6
 8008c98:	bfa8      	it	ge
 8008c9a:	2510      	movge	r5, #16
 8008c9c:	f7f7 fc4a 	bl	8000534 <__aeabi_ui2d>
 8008ca0:	2e09      	cmp	r6, #9
 8008ca2:	4680      	mov	r8, r0
 8008ca4:	4689      	mov	r9, r1
 8008ca6:	dd13      	ble.n	8008cd0 <_strtod_l+0x3d8>
 8008ca8:	4b76      	ldr	r3, [pc, #472]	; (8008e84 <_strtod_l+0x58c>)
 8008caa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008cae:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008cb2:	f7f7 fcb9 	bl	8000628 <__aeabi_dmul>
 8008cb6:	4680      	mov	r8, r0
 8008cb8:	4650      	mov	r0, sl
 8008cba:	4689      	mov	r9, r1
 8008cbc:	f7f7 fc3a 	bl	8000534 <__aeabi_ui2d>
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	460b      	mov	r3, r1
 8008cc4:	4640      	mov	r0, r8
 8008cc6:	4649      	mov	r1, r9
 8008cc8:	f7f7 faf8 	bl	80002bc <__adddf3>
 8008ccc:	4680      	mov	r8, r0
 8008cce:	4689      	mov	r9, r1
 8008cd0:	2e0f      	cmp	r6, #15
 8008cd2:	dc38      	bgt.n	8008d46 <_strtod_l+0x44e>
 8008cd4:	9b08      	ldr	r3, [sp, #32]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	f43f ae49 	beq.w	800896e <_strtod_l+0x76>
 8008cdc:	dd24      	ble.n	8008d28 <_strtod_l+0x430>
 8008cde:	2b16      	cmp	r3, #22
 8008ce0:	dc0b      	bgt.n	8008cfa <_strtod_l+0x402>
 8008ce2:	4968      	ldr	r1, [pc, #416]	; (8008e84 <_strtod_l+0x58c>)
 8008ce4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008ce8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cec:	4642      	mov	r2, r8
 8008cee:	464b      	mov	r3, r9
 8008cf0:	f7f7 fc9a 	bl	8000628 <__aeabi_dmul>
 8008cf4:	4680      	mov	r8, r0
 8008cf6:	4689      	mov	r9, r1
 8008cf8:	e639      	b.n	800896e <_strtod_l+0x76>
 8008cfa:	9a08      	ldr	r2, [sp, #32]
 8008cfc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008d00:	4293      	cmp	r3, r2
 8008d02:	db20      	blt.n	8008d46 <_strtod_l+0x44e>
 8008d04:	4c5f      	ldr	r4, [pc, #380]	; (8008e84 <_strtod_l+0x58c>)
 8008d06:	f1c6 060f 	rsb	r6, r6, #15
 8008d0a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008d0e:	4642      	mov	r2, r8
 8008d10:	464b      	mov	r3, r9
 8008d12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d16:	f7f7 fc87 	bl	8000628 <__aeabi_dmul>
 8008d1a:	9b08      	ldr	r3, [sp, #32]
 8008d1c:	1b9e      	subs	r6, r3, r6
 8008d1e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008d22:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d26:	e7e3      	b.n	8008cf0 <_strtod_l+0x3f8>
 8008d28:	9b08      	ldr	r3, [sp, #32]
 8008d2a:	3316      	adds	r3, #22
 8008d2c:	db0b      	blt.n	8008d46 <_strtod_l+0x44e>
 8008d2e:	9b05      	ldr	r3, [sp, #20]
 8008d30:	1bdf      	subs	r7, r3, r7
 8008d32:	4b54      	ldr	r3, [pc, #336]	; (8008e84 <_strtod_l+0x58c>)
 8008d34:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008d38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d3c:	4640      	mov	r0, r8
 8008d3e:	4649      	mov	r1, r9
 8008d40:	f7f7 fd9c 	bl	800087c <__aeabi_ddiv>
 8008d44:	e7d6      	b.n	8008cf4 <_strtod_l+0x3fc>
 8008d46:	9b08      	ldr	r3, [sp, #32]
 8008d48:	1b75      	subs	r5, r6, r5
 8008d4a:	441d      	add	r5, r3
 8008d4c:	2d00      	cmp	r5, #0
 8008d4e:	dd70      	ble.n	8008e32 <_strtod_l+0x53a>
 8008d50:	f015 030f 	ands.w	r3, r5, #15
 8008d54:	d00a      	beq.n	8008d6c <_strtod_l+0x474>
 8008d56:	494b      	ldr	r1, [pc, #300]	; (8008e84 <_strtod_l+0x58c>)
 8008d58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d5c:	4642      	mov	r2, r8
 8008d5e:	464b      	mov	r3, r9
 8008d60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d64:	f7f7 fc60 	bl	8000628 <__aeabi_dmul>
 8008d68:	4680      	mov	r8, r0
 8008d6a:	4689      	mov	r9, r1
 8008d6c:	f035 050f 	bics.w	r5, r5, #15
 8008d70:	d04d      	beq.n	8008e0e <_strtod_l+0x516>
 8008d72:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008d76:	dd22      	ble.n	8008dbe <_strtod_l+0x4c6>
 8008d78:	2500      	movs	r5, #0
 8008d7a:	46ab      	mov	fp, r5
 8008d7c:	9509      	str	r5, [sp, #36]	; 0x24
 8008d7e:	9505      	str	r5, [sp, #20]
 8008d80:	2322      	movs	r3, #34	; 0x22
 8008d82:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008e8c <_strtod_l+0x594>
 8008d86:	6023      	str	r3, [r4, #0]
 8008d88:	f04f 0800 	mov.w	r8, #0
 8008d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	f43f aded 	beq.w	800896e <_strtod_l+0x76>
 8008d94:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d96:	4620      	mov	r0, r4
 8008d98:	f7ff f924 	bl	8007fe4 <_Bfree>
 8008d9c:	9905      	ldr	r1, [sp, #20]
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f7ff f920 	bl	8007fe4 <_Bfree>
 8008da4:	4659      	mov	r1, fp
 8008da6:	4620      	mov	r0, r4
 8008da8:	f7ff f91c 	bl	8007fe4 <_Bfree>
 8008dac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dae:	4620      	mov	r0, r4
 8008db0:	f7ff f918 	bl	8007fe4 <_Bfree>
 8008db4:	4629      	mov	r1, r5
 8008db6:	4620      	mov	r0, r4
 8008db8:	f7ff f914 	bl	8007fe4 <_Bfree>
 8008dbc:	e5d7      	b.n	800896e <_strtod_l+0x76>
 8008dbe:	4b32      	ldr	r3, [pc, #200]	; (8008e88 <_strtod_l+0x590>)
 8008dc0:	9304      	str	r3, [sp, #16]
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	112d      	asrs	r5, r5, #4
 8008dc6:	4640      	mov	r0, r8
 8008dc8:	4649      	mov	r1, r9
 8008dca:	469a      	mov	sl, r3
 8008dcc:	2d01      	cmp	r5, #1
 8008dce:	dc21      	bgt.n	8008e14 <_strtod_l+0x51c>
 8008dd0:	b10b      	cbz	r3, 8008dd6 <_strtod_l+0x4de>
 8008dd2:	4680      	mov	r8, r0
 8008dd4:	4689      	mov	r9, r1
 8008dd6:	492c      	ldr	r1, [pc, #176]	; (8008e88 <_strtod_l+0x590>)
 8008dd8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008ddc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008de0:	4642      	mov	r2, r8
 8008de2:	464b      	mov	r3, r9
 8008de4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008de8:	f7f7 fc1e 	bl	8000628 <__aeabi_dmul>
 8008dec:	4b27      	ldr	r3, [pc, #156]	; (8008e8c <_strtod_l+0x594>)
 8008dee:	460a      	mov	r2, r1
 8008df0:	400b      	ands	r3, r1
 8008df2:	4927      	ldr	r1, [pc, #156]	; (8008e90 <_strtod_l+0x598>)
 8008df4:	428b      	cmp	r3, r1
 8008df6:	4680      	mov	r8, r0
 8008df8:	d8be      	bhi.n	8008d78 <_strtod_l+0x480>
 8008dfa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008dfe:	428b      	cmp	r3, r1
 8008e00:	bf86      	itte	hi
 8008e02:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8008e94 <_strtod_l+0x59c>
 8008e06:	f04f 38ff 	movhi.w	r8, #4294967295
 8008e0a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008e0e:	2300      	movs	r3, #0
 8008e10:	9304      	str	r3, [sp, #16]
 8008e12:	e07b      	b.n	8008f0c <_strtod_l+0x614>
 8008e14:	07ea      	lsls	r2, r5, #31
 8008e16:	d505      	bpl.n	8008e24 <_strtod_l+0x52c>
 8008e18:	9b04      	ldr	r3, [sp, #16]
 8008e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1e:	f7f7 fc03 	bl	8000628 <__aeabi_dmul>
 8008e22:	2301      	movs	r3, #1
 8008e24:	9a04      	ldr	r2, [sp, #16]
 8008e26:	3208      	adds	r2, #8
 8008e28:	f10a 0a01 	add.w	sl, sl, #1
 8008e2c:	106d      	asrs	r5, r5, #1
 8008e2e:	9204      	str	r2, [sp, #16]
 8008e30:	e7cc      	b.n	8008dcc <_strtod_l+0x4d4>
 8008e32:	d0ec      	beq.n	8008e0e <_strtod_l+0x516>
 8008e34:	426d      	negs	r5, r5
 8008e36:	f015 020f 	ands.w	r2, r5, #15
 8008e3a:	d00a      	beq.n	8008e52 <_strtod_l+0x55a>
 8008e3c:	4b11      	ldr	r3, [pc, #68]	; (8008e84 <_strtod_l+0x58c>)
 8008e3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e42:	4640      	mov	r0, r8
 8008e44:	4649      	mov	r1, r9
 8008e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e4a:	f7f7 fd17 	bl	800087c <__aeabi_ddiv>
 8008e4e:	4680      	mov	r8, r0
 8008e50:	4689      	mov	r9, r1
 8008e52:	112d      	asrs	r5, r5, #4
 8008e54:	d0db      	beq.n	8008e0e <_strtod_l+0x516>
 8008e56:	2d1f      	cmp	r5, #31
 8008e58:	dd1e      	ble.n	8008e98 <_strtod_l+0x5a0>
 8008e5a:	2500      	movs	r5, #0
 8008e5c:	46ab      	mov	fp, r5
 8008e5e:	9509      	str	r5, [sp, #36]	; 0x24
 8008e60:	9505      	str	r5, [sp, #20]
 8008e62:	2322      	movs	r3, #34	; 0x22
 8008e64:	f04f 0800 	mov.w	r8, #0
 8008e68:	f04f 0900 	mov.w	r9, #0
 8008e6c:	6023      	str	r3, [r4, #0]
 8008e6e:	e78d      	b.n	8008d8c <_strtod_l+0x494>
 8008e70:	0800ac5d 	.word	0x0800ac5d
 8008e74:	0800ae84 	.word	0x0800ae84
 8008e78:	0800ac55 	.word	0x0800ac55
 8008e7c:	0800ac8c 	.word	0x0800ac8c
 8008e80:	0800b015 	.word	0x0800b015
 8008e84:	0800ad98 	.word	0x0800ad98
 8008e88:	0800ad70 	.word	0x0800ad70
 8008e8c:	7ff00000 	.word	0x7ff00000
 8008e90:	7ca00000 	.word	0x7ca00000
 8008e94:	7fefffff 	.word	0x7fefffff
 8008e98:	f015 0310 	ands.w	r3, r5, #16
 8008e9c:	bf18      	it	ne
 8008e9e:	236a      	movne	r3, #106	; 0x6a
 8008ea0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8009244 <_strtod_l+0x94c>
 8008ea4:	9304      	str	r3, [sp, #16]
 8008ea6:	4640      	mov	r0, r8
 8008ea8:	4649      	mov	r1, r9
 8008eaa:	2300      	movs	r3, #0
 8008eac:	07ea      	lsls	r2, r5, #31
 8008eae:	d504      	bpl.n	8008eba <_strtod_l+0x5c2>
 8008eb0:	e9da 2300 	ldrd	r2, r3, [sl]
 8008eb4:	f7f7 fbb8 	bl	8000628 <__aeabi_dmul>
 8008eb8:	2301      	movs	r3, #1
 8008eba:	106d      	asrs	r5, r5, #1
 8008ebc:	f10a 0a08 	add.w	sl, sl, #8
 8008ec0:	d1f4      	bne.n	8008eac <_strtod_l+0x5b4>
 8008ec2:	b10b      	cbz	r3, 8008ec8 <_strtod_l+0x5d0>
 8008ec4:	4680      	mov	r8, r0
 8008ec6:	4689      	mov	r9, r1
 8008ec8:	9b04      	ldr	r3, [sp, #16]
 8008eca:	b1bb      	cbz	r3, 8008efc <_strtod_l+0x604>
 8008ecc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008ed0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	4649      	mov	r1, r9
 8008ed8:	dd10      	ble.n	8008efc <_strtod_l+0x604>
 8008eda:	2b1f      	cmp	r3, #31
 8008edc:	f340 811e 	ble.w	800911c <_strtod_l+0x824>
 8008ee0:	2b34      	cmp	r3, #52	; 0x34
 8008ee2:	bfde      	ittt	le
 8008ee4:	f04f 33ff 	movle.w	r3, #4294967295
 8008ee8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008eec:	4093      	lslle	r3, r2
 8008eee:	f04f 0800 	mov.w	r8, #0
 8008ef2:	bfcc      	ite	gt
 8008ef4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008ef8:	ea03 0901 	andle.w	r9, r3, r1
 8008efc:	2200      	movs	r2, #0
 8008efe:	2300      	movs	r3, #0
 8008f00:	4640      	mov	r0, r8
 8008f02:	4649      	mov	r1, r9
 8008f04:	f7f7 fdf8 	bl	8000af8 <__aeabi_dcmpeq>
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	d1a6      	bne.n	8008e5a <_strtod_l+0x562>
 8008f0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f0e:	9300      	str	r3, [sp, #0]
 8008f10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f12:	4633      	mov	r3, r6
 8008f14:	465a      	mov	r2, fp
 8008f16:	4620      	mov	r0, r4
 8008f18:	f7ff f8cc 	bl	80080b4 <__s2b>
 8008f1c:	9009      	str	r0, [sp, #36]	; 0x24
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	f43f af2a 	beq.w	8008d78 <_strtod_l+0x480>
 8008f24:	9a08      	ldr	r2, [sp, #32]
 8008f26:	9b05      	ldr	r3, [sp, #20]
 8008f28:	2a00      	cmp	r2, #0
 8008f2a:	eba3 0307 	sub.w	r3, r3, r7
 8008f2e:	bfa8      	it	ge
 8008f30:	2300      	movge	r3, #0
 8008f32:	930c      	str	r3, [sp, #48]	; 0x30
 8008f34:	2500      	movs	r5, #0
 8008f36:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008f3a:	9312      	str	r3, [sp, #72]	; 0x48
 8008f3c:	46ab      	mov	fp, r5
 8008f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f40:	4620      	mov	r0, r4
 8008f42:	6859      	ldr	r1, [r3, #4]
 8008f44:	f7ff f80e 	bl	8007f64 <_Balloc>
 8008f48:	9005      	str	r0, [sp, #20]
 8008f4a:	2800      	cmp	r0, #0
 8008f4c:	f43f af18 	beq.w	8008d80 <_strtod_l+0x488>
 8008f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f52:	691a      	ldr	r2, [r3, #16]
 8008f54:	3202      	adds	r2, #2
 8008f56:	f103 010c 	add.w	r1, r3, #12
 8008f5a:	0092      	lsls	r2, r2, #2
 8008f5c:	300c      	adds	r0, #12
 8008f5e:	f000 fd87 	bl	8009a70 <memcpy>
 8008f62:	ec49 8b10 	vmov	d0, r8, r9
 8008f66:	aa18      	add	r2, sp, #96	; 0x60
 8008f68:	a917      	add	r1, sp, #92	; 0x5c
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	f7ff fbd6 	bl	800871c <__d2b>
 8008f70:	ec49 8b18 	vmov	d8, r8, r9
 8008f74:	9016      	str	r0, [sp, #88]	; 0x58
 8008f76:	2800      	cmp	r0, #0
 8008f78:	f43f af02 	beq.w	8008d80 <_strtod_l+0x488>
 8008f7c:	2101      	movs	r1, #1
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f7ff f930 	bl	80081e4 <__i2b>
 8008f84:	4683      	mov	fp, r0
 8008f86:	2800      	cmp	r0, #0
 8008f88:	f43f aefa 	beq.w	8008d80 <_strtod_l+0x488>
 8008f8c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008f8e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008f90:	2e00      	cmp	r6, #0
 8008f92:	bfab      	itete	ge
 8008f94:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8008f96:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8008f98:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008f9a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8008f9e:	bfac      	ite	ge
 8008fa0:	eb06 0a03 	addge.w	sl, r6, r3
 8008fa4:	1b9f      	sublt	r7, r3, r6
 8008fa6:	9b04      	ldr	r3, [sp, #16]
 8008fa8:	1af6      	subs	r6, r6, r3
 8008faa:	4416      	add	r6, r2
 8008fac:	4ba0      	ldr	r3, [pc, #640]	; (8009230 <_strtod_l+0x938>)
 8008fae:	3e01      	subs	r6, #1
 8008fb0:	429e      	cmp	r6, r3
 8008fb2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008fb6:	f280 80c4 	bge.w	8009142 <_strtod_l+0x84a>
 8008fba:	1b9b      	subs	r3, r3, r6
 8008fbc:	2b1f      	cmp	r3, #31
 8008fbe:	eba2 0203 	sub.w	r2, r2, r3
 8008fc2:	f04f 0101 	mov.w	r1, #1
 8008fc6:	f300 80b0 	bgt.w	800912a <_strtod_l+0x832>
 8008fca:	fa01 f303 	lsl.w	r3, r1, r3
 8008fce:	930e      	str	r3, [sp, #56]	; 0x38
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	930d      	str	r3, [sp, #52]	; 0x34
 8008fd4:	eb0a 0602 	add.w	r6, sl, r2
 8008fd8:	9b04      	ldr	r3, [sp, #16]
 8008fda:	45b2      	cmp	sl, r6
 8008fdc:	4417      	add	r7, r2
 8008fde:	441f      	add	r7, r3
 8008fe0:	4653      	mov	r3, sl
 8008fe2:	bfa8      	it	ge
 8008fe4:	4633      	movge	r3, r6
 8008fe6:	42bb      	cmp	r3, r7
 8008fe8:	bfa8      	it	ge
 8008fea:	463b      	movge	r3, r7
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	bfc2      	ittt	gt
 8008ff0:	1af6      	subgt	r6, r6, r3
 8008ff2:	1aff      	subgt	r7, r7, r3
 8008ff4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008ff8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	dd17      	ble.n	800902e <_strtod_l+0x736>
 8008ffe:	4659      	mov	r1, fp
 8009000:	461a      	mov	r2, r3
 8009002:	4620      	mov	r0, r4
 8009004:	f7ff f9ae 	bl	8008364 <__pow5mult>
 8009008:	4683      	mov	fp, r0
 800900a:	2800      	cmp	r0, #0
 800900c:	f43f aeb8 	beq.w	8008d80 <_strtod_l+0x488>
 8009010:	4601      	mov	r1, r0
 8009012:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009014:	4620      	mov	r0, r4
 8009016:	f7ff f8fb 	bl	8008210 <__multiply>
 800901a:	900b      	str	r0, [sp, #44]	; 0x2c
 800901c:	2800      	cmp	r0, #0
 800901e:	f43f aeaf 	beq.w	8008d80 <_strtod_l+0x488>
 8009022:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009024:	4620      	mov	r0, r4
 8009026:	f7fe ffdd 	bl	8007fe4 <_Bfree>
 800902a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800902c:	9316      	str	r3, [sp, #88]	; 0x58
 800902e:	2e00      	cmp	r6, #0
 8009030:	f300 808c 	bgt.w	800914c <_strtod_l+0x854>
 8009034:	9b08      	ldr	r3, [sp, #32]
 8009036:	2b00      	cmp	r3, #0
 8009038:	dd08      	ble.n	800904c <_strtod_l+0x754>
 800903a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800903c:	9905      	ldr	r1, [sp, #20]
 800903e:	4620      	mov	r0, r4
 8009040:	f7ff f990 	bl	8008364 <__pow5mult>
 8009044:	9005      	str	r0, [sp, #20]
 8009046:	2800      	cmp	r0, #0
 8009048:	f43f ae9a 	beq.w	8008d80 <_strtod_l+0x488>
 800904c:	2f00      	cmp	r7, #0
 800904e:	dd08      	ble.n	8009062 <_strtod_l+0x76a>
 8009050:	9905      	ldr	r1, [sp, #20]
 8009052:	463a      	mov	r2, r7
 8009054:	4620      	mov	r0, r4
 8009056:	f7ff f9df 	bl	8008418 <__lshift>
 800905a:	9005      	str	r0, [sp, #20]
 800905c:	2800      	cmp	r0, #0
 800905e:	f43f ae8f 	beq.w	8008d80 <_strtod_l+0x488>
 8009062:	f1ba 0f00 	cmp.w	sl, #0
 8009066:	dd08      	ble.n	800907a <_strtod_l+0x782>
 8009068:	4659      	mov	r1, fp
 800906a:	4652      	mov	r2, sl
 800906c:	4620      	mov	r0, r4
 800906e:	f7ff f9d3 	bl	8008418 <__lshift>
 8009072:	4683      	mov	fp, r0
 8009074:	2800      	cmp	r0, #0
 8009076:	f43f ae83 	beq.w	8008d80 <_strtod_l+0x488>
 800907a:	9a05      	ldr	r2, [sp, #20]
 800907c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800907e:	4620      	mov	r0, r4
 8009080:	f7ff fa52 	bl	8008528 <__mdiff>
 8009084:	4605      	mov	r5, r0
 8009086:	2800      	cmp	r0, #0
 8009088:	f43f ae7a 	beq.w	8008d80 <_strtod_l+0x488>
 800908c:	68c3      	ldr	r3, [r0, #12]
 800908e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009090:	2300      	movs	r3, #0
 8009092:	60c3      	str	r3, [r0, #12]
 8009094:	4659      	mov	r1, fp
 8009096:	f7ff fa2b 	bl	80084f0 <__mcmp>
 800909a:	2800      	cmp	r0, #0
 800909c:	da60      	bge.n	8009160 <_strtod_l+0x868>
 800909e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090a0:	ea53 0308 	orrs.w	r3, r3, r8
 80090a4:	f040 8084 	bne.w	80091b0 <_strtod_l+0x8b8>
 80090a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d17f      	bne.n	80091b0 <_strtod_l+0x8b8>
 80090b0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80090b4:	0d1b      	lsrs	r3, r3, #20
 80090b6:	051b      	lsls	r3, r3, #20
 80090b8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80090bc:	d978      	bls.n	80091b0 <_strtod_l+0x8b8>
 80090be:	696b      	ldr	r3, [r5, #20]
 80090c0:	b913      	cbnz	r3, 80090c8 <_strtod_l+0x7d0>
 80090c2:	692b      	ldr	r3, [r5, #16]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	dd73      	ble.n	80091b0 <_strtod_l+0x8b8>
 80090c8:	4629      	mov	r1, r5
 80090ca:	2201      	movs	r2, #1
 80090cc:	4620      	mov	r0, r4
 80090ce:	f7ff f9a3 	bl	8008418 <__lshift>
 80090d2:	4659      	mov	r1, fp
 80090d4:	4605      	mov	r5, r0
 80090d6:	f7ff fa0b 	bl	80084f0 <__mcmp>
 80090da:	2800      	cmp	r0, #0
 80090dc:	dd68      	ble.n	80091b0 <_strtod_l+0x8b8>
 80090de:	9904      	ldr	r1, [sp, #16]
 80090e0:	4a54      	ldr	r2, [pc, #336]	; (8009234 <_strtod_l+0x93c>)
 80090e2:	464b      	mov	r3, r9
 80090e4:	2900      	cmp	r1, #0
 80090e6:	f000 8084 	beq.w	80091f2 <_strtod_l+0x8fa>
 80090ea:	ea02 0109 	and.w	r1, r2, r9
 80090ee:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80090f2:	dc7e      	bgt.n	80091f2 <_strtod_l+0x8fa>
 80090f4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80090f8:	f77f aeb3 	ble.w	8008e62 <_strtod_l+0x56a>
 80090fc:	4b4e      	ldr	r3, [pc, #312]	; (8009238 <_strtod_l+0x940>)
 80090fe:	4640      	mov	r0, r8
 8009100:	4649      	mov	r1, r9
 8009102:	2200      	movs	r2, #0
 8009104:	f7f7 fa90 	bl	8000628 <__aeabi_dmul>
 8009108:	4b4a      	ldr	r3, [pc, #296]	; (8009234 <_strtod_l+0x93c>)
 800910a:	400b      	ands	r3, r1
 800910c:	4680      	mov	r8, r0
 800910e:	4689      	mov	r9, r1
 8009110:	2b00      	cmp	r3, #0
 8009112:	f47f ae3f 	bne.w	8008d94 <_strtod_l+0x49c>
 8009116:	2322      	movs	r3, #34	; 0x22
 8009118:	6023      	str	r3, [r4, #0]
 800911a:	e63b      	b.n	8008d94 <_strtod_l+0x49c>
 800911c:	f04f 32ff 	mov.w	r2, #4294967295
 8009120:	fa02 f303 	lsl.w	r3, r2, r3
 8009124:	ea03 0808 	and.w	r8, r3, r8
 8009128:	e6e8      	b.n	8008efc <_strtod_l+0x604>
 800912a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800912e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009132:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009136:	36e2      	adds	r6, #226	; 0xe2
 8009138:	fa01 f306 	lsl.w	r3, r1, r6
 800913c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009140:	e748      	b.n	8008fd4 <_strtod_l+0x6dc>
 8009142:	2100      	movs	r1, #0
 8009144:	2301      	movs	r3, #1
 8009146:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800914a:	e743      	b.n	8008fd4 <_strtod_l+0x6dc>
 800914c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800914e:	4632      	mov	r2, r6
 8009150:	4620      	mov	r0, r4
 8009152:	f7ff f961 	bl	8008418 <__lshift>
 8009156:	9016      	str	r0, [sp, #88]	; 0x58
 8009158:	2800      	cmp	r0, #0
 800915a:	f47f af6b 	bne.w	8009034 <_strtod_l+0x73c>
 800915e:	e60f      	b.n	8008d80 <_strtod_l+0x488>
 8009160:	46ca      	mov	sl, r9
 8009162:	d171      	bne.n	8009248 <_strtod_l+0x950>
 8009164:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009166:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800916a:	b352      	cbz	r2, 80091c2 <_strtod_l+0x8ca>
 800916c:	4a33      	ldr	r2, [pc, #204]	; (800923c <_strtod_l+0x944>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d12a      	bne.n	80091c8 <_strtod_l+0x8d0>
 8009172:	9b04      	ldr	r3, [sp, #16]
 8009174:	4641      	mov	r1, r8
 8009176:	b1fb      	cbz	r3, 80091b8 <_strtod_l+0x8c0>
 8009178:	4b2e      	ldr	r3, [pc, #184]	; (8009234 <_strtod_l+0x93c>)
 800917a:	ea09 0303 	and.w	r3, r9, r3
 800917e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009182:	f04f 32ff 	mov.w	r2, #4294967295
 8009186:	d81a      	bhi.n	80091be <_strtod_l+0x8c6>
 8009188:	0d1b      	lsrs	r3, r3, #20
 800918a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800918e:	fa02 f303 	lsl.w	r3, r2, r3
 8009192:	4299      	cmp	r1, r3
 8009194:	d118      	bne.n	80091c8 <_strtod_l+0x8d0>
 8009196:	4b2a      	ldr	r3, [pc, #168]	; (8009240 <_strtod_l+0x948>)
 8009198:	459a      	cmp	sl, r3
 800919a:	d102      	bne.n	80091a2 <_strtod_l+0x8aa>
 800919c:	3101      	adds	r1, #1
 800919e:	f43f adef 	beq.w	8008d80 <_strtod_l+0x488>
 80091a2:	4b24      	ldr	r3, [pc, #144]	; (8009234 <_strtod_l+0x93c>)
 80091a4:	ea0a 0303 	and.w	r3, sl, r3
 80091a8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80091ac:	f04f 0800 	mov.w	r8, #0
 80091b0:	9b04      	ldr	r3, [sp, #16]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1a2      	bne.n	80090fc <_strtod_l+0x804>
 80091b6:	e5ed      	b.n	8008d94 <_strtod_l+0x49c>
 80091b8:	f04f 33ff 	mov.w	r3, #4294967295
 80091bc:	e7e9      	b.n	8009192 <_strtod_l+0x89a>
 80091be:	4613      	mov	r3, r2
 80091c0:	e7e7      	b.n	8009192 <_strtod_l+0x89a>
 80091c2:	ea53 0308 	orrs.w	r3, r3, r8
 80091c6:	d08a      	beq.n	80090de <_strtod_l+0x7e6>
 80091c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091ca:	b1e3      	cbz	r3, 8009206 <_strtod_l+0x90e>
 80091cc:	ea13 0f0a 	tst.w	r3, sl
 80091d0:	d0ee      	beq.n	80091b0 <_strtod_l+0x8b8>
 80091d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091d4:	9a04      	ldr	r2, [sp, #16]
 80091d6:	4640      	mov	r0, r8
 80091d8:	4649      	mov	r1, r9
 80091da:	b1c3      	cbz	r3, 800920e <_strtod_l+0x916>
 80091dc:	f7ff fb6f 	bl	80088be <sulp>
 80091e0:	4602      	mov	r2, r0
 80091e2:	460b      	mov	r3, r1
 80091e4:	ec51 0b18 	vmov	r0, r1, d8
 80091e8:	f7f7 f868 	bl	80002bc <__adddf3>
 80091ec:	4680      	mov	r8, r0
 80091ee:	4689      	mov	r9, r1
 80091f0:	e7de      	b.n	80091b0 <_strtod_l+0x8b8>
 80091f2:	4013      	ands	r3, r2
 80091f4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80091f8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80091fc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009200:	f04f 38ff 	mov.w	r8, #4294967295
 8009204:	e7d4      	b.n	80091b0 <_strtod_l+0x8b8>
 8009206:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009208:	ea13 0f08 	tst.w	r3, r8
 800920c:	e7e0      	b.n	80091d0 <_strtod_l+0x8d8>
 800920e:	f7ff fb56 	bl	80088be <sulp>
 8009212:	4602      	mov	r2, r0
 8009214:	460b      	mov	r3, r1
 8009216:	ec51 0b18 	vmov	r0, r1, d8
 800921a:	f7f7 f84d 	bl	80002b8 <__aeabi_dsub>
 800921e:	2200      	movs	r2, #0
 8009220:	2300      	movs	r3, #0
 8009222:	4680      	mov	r8, r0
 8009224:	4689      	mov	r9, r1
 8009226:	f7f7 fc67 	bl	8000af8 <__aeabi_dcmpeq>
 800922a:	2800      	cmp	r0, #0
 800922c:	d0c0      	beq.n	80091b0 <_strtod_l+0x8b8>
 800922e:	e618      	b.n	8008e62 <_strtod_l+0x56a>
 8009230:	fffffc02 	.word	0xfffffc02
 8009234:	7ff00000 	.word	0x7ff00000
 8009238:	39500000 	.word	0x39500000
 800923c:	000fffff 	.word	0x000fffff
 8009240:	7fefffff 	.word	0x7fefffff
 8009244:	0800ae98 	.word	0x0800ae98
 8009248:	4659      	mov	r1, fp
 800924a:	4628      	mov	r0, r5
 800924c:	f7ff fac0 	bl	80087d0 <__ratio>
 8009250:	ec57 6b10 	vmov	r6, r7, d0
 8009254:	ee10 0a10 	vmov	r0, s0
 8009258:	2200      	movs	r2, #0
 800925a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800925e:	4639      	mov	r1, r7
 8009260:	f7f7 fc5e 	bl	8000b20 <__aeabi_dcmple>
 8009264:	2800      	cmp	r0, #0
 8009266:	d071      	beq.n	800934c <_strtod_l+0xa54>
 8009268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800926a:	2b00      	cmp	r3, #0
 800926c:	d17c      	bne.n	8009368 <_strtod_l+0xa70>
 800926e:	f1b8 0f00 	cmp.w	r8, #0
 8009272:	d15a      	bne.n	800932a <_strtod_l+0xa32>
 8009274:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009278:	2b00      	cmp	r3, #0
 800927a:	d15d      	bne.n	8009338 <_strtod_l+0xa40>
 800927c:	4b90      	ldr	r3, [pc, #576]	; (80094c0 <_strtod_l+0xbc8>)
 800927e:	2200      	movs	r2, #0
 8009280:	4630      	mov	r0, r6
 8009282:	4639      	mov	r1, r7
 8009284:	f7f7 fc42 	bl	8000b0c <__aeabi_dcmplt>
 8009288:	2800      	cmp	r0, #0
 800928a:	d15c      	bne.n	8009346 <_strtod_l+0xa4e>
 800928c:	4630      	mov	r0, r6
 800928e:	4639      	mov	r1, r7
 8009290:	4b8c      	ldr	r3, [pc, #560]	; (80094c4 <_strtod_l+0xbcc>)
 8009292:	2200      	movs	r2, #0
 8009294:	f7f7 f9c8 	bl	8000628 <__aeabi_dmul>
 8009298:	4606      	mov	r6, r0
 800929a:	460f      	mov	r7, r1
 800929c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80092a0:	9606      	str	r6, [sp, #24]
 80092a2:	9307      	str	r3, [sp, #28]
 80092a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092a8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80092ac:	4b86      	ldr	r3, [pc, #536]	; (80094c8 <_strtod_l+0xbd0>)
 80092ae:	ea0a 0303 	and.w	r3, sl, r3
 80092b2:	930d      	str	r3, [sp, #52]	; 0x34
 80092b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092b6:	4b85      	ldr	r3, [pc, #532]	; (80094cc <_strtod_l+0xbd4>)
 80092b8:	429a      	cmp	r2, r3
 80092ba:	f040 8090 	bne.w	80093de <_strtod_l+0xae6>
 80092be:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80092c2:	ec49 8b10 	vmov	d0, r8, r9
 80092c6:	f7ff f9b9 	bl	800863c <__ulp>
 80092ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092ce:	ec51 0b10 	vmov	r0, r1, d0
 80092d2:	f7f7 f9a9 	bl	8000628 <__aeabi_dmul>
 80092d6:	4642      	mov	r2, r8
 80092d8:	464b      	mov	r3, r9
 80092da:	f7f6 ffef 	bl	80002bc <__adddf3>
 80092de:	460b      	mov	r3, r1
 80092e0:	4979      	ldr	r1, [pc, #484]	; (80094c8 <_strtod_l+0xbd0>)
 80092e2:	4a7b      	ldr	r2, [pc, #492]	; (80094d0 <_strtod_l+0xbd8>)
 80092e4:	4019      	ands	r1, r3
 80092e6:	4291      	cmp	r1, r2
 80092e8:	4680      	mov	r8, r0
 80092ea:	d944      	bls.n	8009376 <_strtod_l+0xa7e>
 80092ec:	ee18 2a90 	vmov	r2, s17
 80092f0:	4b78      	ldr	r3, [pc, #480]	; (80094d4 <_strtod_l+0xbdc>)
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d104      	bne.n	8009300 <_strtod_l+0xa08>
 80092f6:	ee18 3a10 	vmov	r3, s16
 80092fa:	3301      	adds	r3, #1
 80092fc:	f43f ad40 	beq.w	8008d80 <_strtod_l+0x488>
 8009300:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80094d4 <_strtod_l+0xbdc>
 8009304:	f04f 38ff 	mov.w	r8, #4294967295
 8009308:	9916      	ldr	r1, [sp, #88]	; 0x58
 800930a:	4620      	mov	r0, r4
 800930c:	f7fe fe6a 	bl	8007fe4 <_Bfree>
 8009310:	9905      	ldr	r1, [sp, #20]
 8009312:	4620      	mov	r0, r4
 8009314:	f7fe fe66 	bl	8007fe4 <_Bfree>
 8009318:	4659      	mov	r1, fp
 800931a:	4620      	mov	r0, r4
 800931c:	f7fe fe62 	bl	8007fe4 <_Bfree>
 8009320:	4629      	mov	r1, r5
 8009322:	4620      	mov	r0, r4
 8009324:	f7fe fe5e 	bl	8007fe4 <_Bfree>
 8009328:	e609      	b.n	8008f3e <_strtod_l+0x646>
 800932a:	f1b8 0f01 	cmp.w	r8, #1
 800932e:	d103      	bne.n	8009338 <_strtod_l+0xa40>
 8009330:	f1b9 0f00 	cmp.w	r9, #0
 8009334:	f43f ad95 	beq.w	8008e62 <_strtod_l+0x56a>
 8009338:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009490 <_strtod_l+0xb98>
 800933c:	4f60      	ldr	r7, [pc, #384]	; (80094c0 <_strtod_l+0xbc8>)
 800933e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009342:	2600      	movs	r6, #0
 8009344:	e7ae      	b.n	80092a4 <_strtod_l+0x9ac>
 8009346:	4f5f      	ldr	r7, [pc, #380]	; (80094c4 <_strtod_l+0xbcc>)
 8009348:	2600      	movs	r6, #0
 800934a:	e7a7      	b.n	800929c <_strtod_l+0x9a4>
 800934c:	4b5d      	ldr	r3, [pc, #372]	; (80094c4 <_strtod_l+0xbcc>)
 800934e:	4630      	mov	r0, r6
 8009350:	4639      	mov	r1, r7
 8009352:	2200      	movs	r2, #0
 8009354:	f7f7 f968 	bl	8000628 <__aeabi_dmul>
 8009358:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800935a:	4606      	mov	r6, r0
 800935c:	460f      	mov	r7, r1
 800935e:	2b00      	cmp	r3, #0
 8009360:	d09c      	beq.n	800929c <_strtod_l+0x9a4>
 8009362:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009366:	e79d      	b.n	80092a4 <_strtod_l+0x9ac>
 8009368:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009498 <_strtod_l+0xba0>
 800936c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009370:	ec57 6b17 	vmov	r6, r7, d7
 8009374:	e796      	b.n	80092a4 <_strtod_l+0x9ac>
 8009376:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800937a:	9b04      	ldr	r3, [sp, #16]
 800937c:	46ca      	mov	sl, r9
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1c2      	bne.n	8009308 <_strtod_l+0xa10>
 8009382:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009386:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009388:	0d1b      	lsrs	r3, r3, #20
 800938a:	051b      	lsls	r3, r3, #20
 800938c:	429a      	cmp	r2, r3
 800938e:	d1bb      	bne.n	8009308 <_strtod_l+0xa10>
 8009390:	4630      	mov	r0, r6
 8009392:	4639      	mov	r1, r7
 8009394:	f7f7 fdb6 	bl	8000f04 <__aeabi_d2lz>
 8009398:	f7f7 f918 	bl	80005cc <__aeabi_l2d>
 800939c:	4602      	mov	r2, r0
 800939e:	460b      	mov	r3, r1
 80093a0:	4630      	mov	r0, r6
 80093a2:	4639      	mov	r1, r7
 80093a4:	f7f6 ff88 	bl	80002b8 <__aeabi_dsub>
 80093a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80093aa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80093ae:	ea43 0308 	orr.w	r3, r3, r8
 80093b2:	4313      	orrs	r3, r2
 80093b4:	4606      	mov	r6, r0
 80093b6:	460f      	mov	r7, r1
 80093b8:	d054      	beq.n	8009464 <_strtod_l+0xb6c>
 80093ba:	a339      	add	r3, pc, #228	; (adr r3, 80094a0 <_strtod_l+0xba8>)
 80093bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c0:	f7f7 fba4 	bl	8000b0c <__aeabi_dcmplt>
 80093c4:	2800      	cmp	r0, #0
 80093c6:	f47f ace5 	bne.w	8008d94 <_strtod_l+0x49c>
 80093ca:	a337      	add	r3, pc, #220	; (adr r3, 80094a8 <_strtod_l+0xbb0>)
 80093cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d0:	4630      	mov	r0, r6
 80093d2:	4639      	mov	r1, r7
 80093d4:	f7f7 fbb8 	bl	8000b48 <__aeabi_dcmpgt>
 80093d8:	2800      	cmp	r0, #0
 80093da:	d095      	beq.n	8009308 <_strtod_l+0xa10>
 80093dc:	e4da      	b.n	8008d94 <_strtod_l+0x49c>
 80093de:	9b04      	ldr	r3, [sp, #16]
 80093e0:	b333      	cbz	r3, 8009430 <_strtod_l+0xb38>
 80093e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093e4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80093e8:	d822      	bhi.n	8009430 <_strtod_l+0xb38>
 80093ea:	a331      	add	r3, pc, #196	; (adr r3, 80094b0 <_strtod_l+0xbb8>)
 80093ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f0:	4630      	mov	r0, r6
 80093f2:	4639      	mov	r1, r7
 80093f4:	f7f7 fb94 	bl	8000b20 <__aeabi_dcmple>
 80093f8:	b1a0      	cbz	r0, 8009424 <_strtod_l+0xb2c>
 80093fa:	4639      	mov	r1, r7
 80093fc:	4630      	mov	r0, r6
 80093fe:	f7f7 fbeb 	bl	8000bd8 <__aeabi_d2uiz>
 8009402:	2801      	cmp	r0, #1
 8009404:	bf38      	it	cc
 8009406:	2001      	movcc	r0, #1
 8009408:	f7f7 f894 	bl	8000534 <__aeabi_ui2d>
 800940c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800940e:	4606      	mov	r6, r0
 8009410:	460f      	mov	r7, r1
 8009412:	bb23      	cbnz	r3, 800945e <_strtod_l+0xb66>
 8009414:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009418:	9010      	str	r0, [sp, #64]	; 0x40
 800941a:	9311      	str	r3, [sp, #68]	; 0x44
 800941c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009420:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009426:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009428:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800942c:	1a9b      	subs	r3, r3, r2
 800942e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009430:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009434:	eeb0 0a48 	vmov.f32	s0, s16
 8009438:	eef0 0a68 	vmov.f32	s1, s17
 800943c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009440:	f7ff f8fc 	bl	800863c <__ulp>
 8009444:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009448:	ec53 2b10 	vmov	r2, r3, d0
 800944c:	f7f7 f8ec 	bl	8000628 <__aeabi_dmul>
 8009450:	ec53 2b18 	vmov	r2, r3, d8
 8009454:	f7f6 ff32 	bl	80002bc <__adddf3>
 8009458:	4680      	mov	r8, r0
 800945a:	4689      	mov	r9, r1
 800945c:	e78d      	b.n	800937a <_strtod_l+0xa82>
 800945e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009462:	e7db      	b.n	800941c <_strtod_l+0xb24>
 8009464:	a314      	add	r3, pc, #80	; (adr r3, 80094b8 <_strtod_l+0xbc0>)
 8009466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946a:	f7f7 fb4f 	bl	8000b0c <__aeabi_dcmplt>
 800946e:	e7b3      	b.n	80093d8 <_strtod_l+0xae0>
 8009470:	2300      	movs	r3, #0
 8009472:	930a      	str	r3, [sp, #40]	; 0x28
 8009474:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009476:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009478:	6013      	str	r3, [r2, #0]
 800947a:	f7ff ba7c 	b.w	8008976 <_strtod_l+0x7e>
 800947e:	2a65      	cmp	r2, #101	; 0x65
 8009480:	f43f ab75 	beq.w	8008b6e <_strtod_l+0x276>
 8009484:	2a45      	cmp	r2, #69	; 0x45
 8009486:	f43f ab72 	beq.w	8008b6e <_strtod_l+0x276>
 800948a:	2301      	movs	r3, #1
 800948c:	f7ff bbaa 	b.w	8008be4 <_strtod_l+0x2ec>
 8009490:	00000000 	.word	0x00000000
 8009494:	bff00000 	.word	0xbff00000
 8009498:	00000000 	.word	0x00000000
 800949c:	3ff00000 	.word	0x3ff00000
 80094a0:	94a03595 	.word	0x94a03595
 80094a4:	3fdfffff 	.word	0x3fdfffff
 80094a8:	35afe535 	.word	0x35afe535
 80094ac:	3fe00000 	.word	0x3fe00000
 80094b0:	ffc00000 	.word	0xffc00000
 80094b4:	41dfffff 	.word	0x41dfffff
 80094b8:	94a03595 	.word	0x94a03595
 80094bc:	3fcfffff 	.word	0x3fcfffff
 80094c0:	3ff00000 	.word	0x3ff00000
 80094c4:	3fe00000 	.word	0x3fe00000
 80094c8:	7ff00000 	.word	0x7ff00000
 80094cc:	7fe00000 	.word	0x7fe00000
 80094d0:	7c9fffff 	.word	0x7c9fffff
 80094d4:	7fefffff 	.word	0x7fefffff

080094d8 <_strtod_r>:
 80094d8:	4b01      	ldr	r3, [pc, #4]	; (80094e0 <_strtod_r+0x8>)
 80094da:	f7ff ba0d 	b.w	80088f8 <_strtod_l>
 80094de:	bf00      	nop
 80094e0:	20000078 	.word	0x20000078

080094e4 <_strtol_l.constprop.0>:
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094ea:	d001      	beq.n	80094f0 <_strtol_l.constprop.0+0xc>
 80094ec:	2b24      	cmp	r3, #36	; 0x24
 80094ee:	d906      	bls.n	80094fe <_strtol_l.constprop.0+0x1a>
 80094f0:	f7fd fd88 	bl	8007004 <__errno>
 80094f4:	2316      	movs	r3, #22
 80094f6:	6003      	str	r3, [r0, #0]
 80094f8:	2000      	movs	r0, #0
 80094fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094fe:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80095e4 <_strtol_l.constprop.0+0x100>
 8009502:	460d      	mov	r5, r1
 8009504:	462e      	mov	r6, r5
 8009506:	f815 4b01 	ldrb.w	r4, [r5], #1
 800950a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800950e:	f017 0708 	ands.w	r7, r7, #8
 8009512:	d1f7      	bne.n	8009504 <_strtol_l.constprop.0+0x20>
 8009514:	2c2d      	cmp	r4, #45	; 0x2d
 8009516:	d132      	bne.n	800957e <_strtol_l.constprop.0+0x9a>
 8009518:	782c      	ldrb	r4, [r5, #0]
 800951a:	2701      	movs	r7, #1
 800951c:	1cb5      	adds	r5, r6, #2
 800951e:	2b00      	cmp	r3, #0
 8009520:	d05b      	beq.n	80095da <_strtol_l.constprop.0+0xf6>
 8009522:	2b10      	cmp	r3, #16
 8009524:	d109      	bne.n	800953a <_strtol_l.constprop.0+0x56>
 8009526:	2c30      	cmp	r4, #48	; 0x30
 8009528:	d107      	bne.n	800953a <_strtol_l.constprop.0+0x56>
 800952a:	782c      	ldrb	r4, [r5, #0]
 800952c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009530:	2c58      	cmp	r4, #88	; 0x58
 8009532:	d14d      	bne.n	80095d0 <_strtol_l.constprop.0+0xec>
 8009534:	786c      	ldrb	r4, [r5, #1]
 8009536:	2310      	movs	r3, #16
 8009538:	3502      	adds	r5, #2
 800953a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800953e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009542:	f04f 0e00 	mov.w	lr, #0
 8009546:	fbb8 f9f3 	udiv	r9, r8, r3
 800954a:	4676      	mov	r6, lr
 800954c:	fb03 8a19 	mls	sl, r3, r9, r8
 8009550:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009554:	f1bc 0f09 	cmp.w	ip, #9
 8009558:	d816      	bhi.n	8009588 <_strtol_l.constprop.0+0xa4>
 800955a:	4664      	mov	r4, ip
 800955c:	42a3      	cmp	r3, r4
 800955e:	dd24      	ble.n	80095aa <_strtol_l.constprop.0+0xc6>
 8009560:	f1be 3fff 	cmp.w	lr, #4294967295
 8009564:	d008      	beq.n	8009578 <_strtol_l.constprop.0+0x94>
 8009566:	45b1      	cmp	r9, r6
 8009568:	d31c      	bcc.n	80095a4 <_strtol_l.constprop.0+0xc0>
 800956a:	d101      	bne.n	8009570 <_strtol_l.constprop.0+0x8c>
 800956c:	45a2      	cmp	sl, r4
 800956e:	db19      	blt.n	80095a4 <_strtol_l.constprop.0+0xc0>
 8009570:	fb06 4603 	mla	r6, r6, r3, r4
 8009574:	f04f 0e01 	mov.w	lr, #1
 8009578:	f815 4b01 	ldrb.w	r4, [r5], #1
 800957c:	e7e8      	b.n	8009550 <_strtol_l.constprop.0+0x6c>
 800957e:	2c2b      	cmp	r4, #43	; 0x2b
 8009580:	bf04      	itt	eq
 8009582:	782c      	ldrbeq	r4, [r5, #0]
 8009584:	1cb5      	addeq	r5, r6, #2
 8009586:	e7ca      	b.n	800951e <_strtol_l.constprop.0+0x3a>
 8009588:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800958c:	f1bc 0f19 	cmp.w	ip, #25
 8009590:	d801      	bhi.n	8009596 <_strtol_l.constprop.0+0xb2>
 8009592:	3c37      	subs	r4, #55	; 0x37
 8009594:	e7e2      	b.n	800955c <_strtol_l.constprop.0+0x78>
 8009596:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800959a:	f1bc 0f19 	cmp.w	ip, #25
 800959e:	d804      	bhi.n	80095aa <_strtol_l.constprop.0+0xc6>
 80095a0:	3c57      	subs	r4, #87	; 0x57
 80095a2:	e7db      	b.n	800955c <_strtol_l.constprop.0+0x78>
 80095a4:	f04f 3eff 	mov.w	lr, #4294967295
 80095a8:	e7e6      	b.n	8009578 <_strtol_l.constprop.0+0x94>
 80095aa:	f1be 3fff 	cmp.w	lr, #4294967295
 80095ae:	d105      	bne.n	80095bc <_strtol_l.constprop.0+0xd8>
 80095b0:	2322      	movs	r3, #34	; 0x22
 80095b2:	6003      	str	r3, [r0, #0]
 80095b4:	4646      	mov	r6, r8
 80095b6:	b942      	cbnz	r2, 80095ca <_strtol_l.constprop.0+0xe6>
 80095b8:	4630      	mov	r0, r6
 80095ba:	e79e      	b.n	80094fa <_strtol_l.constprop.0+0x16>
 80095bc:	b107      	cbz	r7, 80095c0 <_strtol_l.constprop.0+0xdc>
 80095be:	4276      	negs	r6, r6
 80095c0:	2a00      	cmp	r2, #0
 80095c2:	d0f9      	beq.n	80095b8 <_strtol_l.constprop.0+0xd4>
 80095c4:	f1be 0f00 	cmp.w	lr, #0
 80095c8:	d000      	beq.n	80095cc <_strtol_l.constprop.0+0xe8>
 80095ca:	1e69      	subs	r1, r5, #1
 80095cc:	6011      	str	r1, [r2, #0]
 80095ce:	e7f3      	b.n	80095b8 <_strtol_l.constprop.0+0xd4>
 80095d0:	2430      	movs	r4, #48	; 0x30
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1b1      	bne.n	800953a <_strtol_l.constprop.0+0x56>
 80095d6:	2308      	movs	r3, #8
 80095d8:	e7af      	b.n	800953a <_strtol_l.constprop.0+0x56>
 80095da:	2c30      	cmp	r4, #48	; 0x30
 80095dc:	d0a5      	beq.n	800952a <_strtol_l.constprop.0+0x46>
 80095de:	230a      	movs	r3, #10
 80095e0:	e7ab      	b.n	800953a <_strtol_l.constprop.0+0x56>
 80095e2:	bf00      	nop
 80095e4:	0800aec1 	.word	0x0800aec1

080095e8 <_strtol_r>:
 80095e8:	f7ff bf7c 	b.w	80094e4 <_strtol_l.constprop.0>

080095ec <__ssputs_r>:
 80095ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095f0:	688e      	ldr	r6, [r1, #8]
 80095f2:	461f      	mov	r7, r3
 80095f4:	42be      	cmp	r6, r7
 80095f6:	680b      	ldr	r3, [r1, #0]
 80095f8:	4682      	mov	sl, r0
 80095fa:	460c      	mov	r4, r1
 80095fc:	4690      	mov	r8, r2
 80095fe:	d82c      	bhi.n	800965a <__ssputs_r+0x6e>
 8009600:	898a      	ldrh	r2, [r1, #12]
 8009602:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009606:	d026      	beq.n	8009656 <__ssputs_r+0x6a>
 8009608:	6965      	ldr	r5, [r4, #20]
 800960a:	6909      	ldr	r1, [r1, #16]
 800960c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009610:	eba3 0901 	sub.w	r9, r3, r1
 8009614:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009618:	1c7b      	adds	r3, r7, #1
 800961a:	444b      	add	r3, r9
 800961c:	106d      	asrs	r5, r5, #1
 800961e:	429d      	cmp	r5, r3
 8009620:	bf38      	it	cc
 8009622:	461d      	movcc	r5, r3
 8009624:	0553      	lsls	r3, r2, #21
 8009626:	d527      	bpl.n	8009678 <__ssputs_r+0x8c>
 8009628:	4629      	mov	r1, r5
 800962a:	f7fe fc0f 	bl	8007e4c <_malloc_r>
 800962e:	4606      	mov	r6, r0
 8009630:	b360      	cbz	r0, 800968c <__ssputs_r+0xa0>
 8009632:	6921      	ldr	r1, [r4, #16]
 8009634:	464a      	mov	r2, r9
 8009636:	f000 fa1b 	bl	8009a70 <memcpy>
 800963a:	89a3      	ldrh	r3, [r4, #12]
 800963c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009644:	81a3      	strh	r3, [r4, #12]
 8009646:	6126      	str	r6, [r4, #16]
 8009648:	6165      	str	r5, [r4, #20]
 800964a:	444e      	add	r6, r9
 800964c:	eba5 0509 	sub.w	r5, r5, r9
 8009650:	6026      	str	r6, [r4, #0]
 8009652:	60a5      	str	r5, [r4, #8]
 8009654:	463e      	mov	r6, r7
 8009656:	42be      	cmp	r6, r7
 8009658:	d900      	bls.n	800965c <__ssputs_r+0x70>
 800965a:	463e      	mov	r6, r7
 800965c:	6820      	ldr	r0, [r4, #0]
 800965e:	4632      	mov	r2, r6
 8009660:	4641      	mov	r1, r8
 8009662:	f000 f9c9 	bl	80099f8 <memmove>
 8009666:	68a3      	ldr	r3, [r4, #8]
 8009668:	1b9b      	subs	r3, r3, r6
 800966a:	60a3      	str	r3, [r4, #8]
 800966c:	6823      	ldr	r3, [r4, #0]
 800966e:	4433      	add	r3, r6
 8009670:	6023      	str	r3, [r4, #0]
 8009672:	2000      	movs	r0, #0
 8009674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009678:	462a      	mov	r2, r5
 800967a:	f000 fdae 	bl	800a1da <_realloc_r>
 800967e:	4606      	mov	r6, r0
 8009680:	2800      	cmp	r0, #0
 8009682:	d1e0      	bne.n	8009646 <__ssputs_r+0x5a>
 8009684:	6921      	ldr	r1, [r4, #16]
 8009686:	4650      	mov	r0, sl
 8009688:	f7fe fb6c 	bl	8007d64 <_free_r>
 800968c:	230c      	movs	r3, #12
 800968e:	f8ca 3000 	str.w	r3, [sl]
 8009692:	89a3      	ldrh	r3, [r4, #12]
 8009694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009698:	81a3      	strh	r3, [r4, #12]
 800969a:	f04f 30ff 	mov.w	r0, #4294967295
 800969e:	e7e9      	b.n	8009674 <__ssputs_r+0x88>

080096a0 <_svfiprintf_r>:
 80096a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a4:	4698      	mov	r8, r3
 80096a6:	898b      	ldrh	r3, [r1, #12]
 80096a8:	061b      	lsls	r3, r3, #24
 80096aa:	b09d      	sub	sp, #116	; 0x74
 80096ac:	4607      	mov	r7, r0
 80096ae:	460d      	mov	r5, r1
 80096b0:	4614      	mov	r4, r2
 80096b2:	d50e      	bpl.n	80096d2 <_svfiprintf_r+0x32>
 80096b4:	690b      	ldr	r3, [r1, #16]
 80096b6:	b963      	cbnz	r3, 80096d2 <_svfiprintf_r+0x32>
 80096b8:	2140      	movs	r1, #64	; 0x40
 80096ba:	f7fe fbc7 	bl	8007e4c <_malloc_r>
 80096be:	6028      	str	r0, [r5, #0]
 80096c0:	6128      	str	r0, [r5, #16]
 80096c2:	b920      	cbnz	r0, 80096ce <_svfiprintf_r+0x2e>
 80096c4:	230c      	movs	r3, #12
 80096c6:	603b      	str	r3, [r7, #0]
 80096c8:	f04f 30ff 	mov.w	r0, #4294967295
 80096cc:	e0d0      	b.n	8009870 <_svfiprintf_r+0x1d0>
 80096ce:	2340      	movs	r3, #64	; 0x40
 80096d0:	616b      	str	r3, [r5, #20]
 80096d2:	2300      	movs	r3, #0
 80096d4:	9309      	str	r3, [sp, #36]	; 0x24
 80096d6:	2320      	movs	r3, #32
 80096d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80096e0:	2330      	movs	r3, #48	; 0x30
 80096e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009888 <_svfiprintf_r+0x1e8>
 80096e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096ea:	f04f 0901 	mov.w	r9, #1
 80096ee:	4623      	mov	r3, r4
 80096f0:	469a      	mov	sl, r3
 80096f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096f6:	b10a      	cbz	r2, 80096fc <_svfiprintf_r+0x5c>
 80096f8:	2a25      	cmp	r2, #37	; 0x25
 80096fa:	d1f9      	bne.n	80096f0 <_svfiprintf_r+0x50>
 80096fc:	ebba 0b04 	subs.w	fp, sl, r4
 8009700:	d00b      	beq.n	800971a <_svfiprintf_r+0x7a>
 8009702:	465b      	mov	r3, fp
 8009704:	4622      	mov	r2, r4
 8009706:	4629      	mov	r1, r5
 8009708:	4638      	mov	r0, r7
 800970a:	f7ff ff6f 	bl	80095ec <__ssputs_r>
 800970e:	3001      	adds	r0, #1
 8009710:	f000 80a9 	beq.w	8009866 <_svfiprintf_r+0x1c6>
 8009714:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009716:	445a      	add	r2, fp
 8009718:	9209      	str	r2, [sp, #36]	; 0x24
 800971a:	f89a 3000 	ldrb.w	r3, [sl]
 800971e:	2b00      	cmp	r3, #0
 8009720:	f000 80a1 	beq.w	8009866 <_svfiprintf_r+0x1c6>
 8009724:	2300      	movs	r3, #0
 8009726:	f04f 32ff 	mov.w	r2, #4294967295
 800972a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800972e:	f10a 0a01 	add.w	sl, sl, #1
 8009732:	9304      	str	r3, [sp, #16]
 8009734:	9307      	str	r3, [sp, #28]
 8009736:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800973a:	931a      	str	r3, [sp, #104]	; 0x68
 800973c:	4654      	mov	r4, sl
 800973e:	2205      	movs	r2, #5
 8009740:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009744:	4850      	ldr	r0, [pc, #320]	; (8009888 <_svfiprintf_r+0x1e8>)
 8009746:	f7f6 fd5b 	bl	8000200 <memchr>
 800974a:	9a04      	ldr	r2, [sp, #16]
 800974c:	b9d8      	cbnz	r0, 8009786 <_svfiprintf_r+0xe6>
 800974e:	06d0      	lsls	r0, r2, #27
 8009750:	bf44      	itt	mi
 8009752:	2320      	movmi	r3, #32
 8009754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009758:	0711      	lsls	r1, r2, #28
 800975a:	bf44      	itt	mi
 800975c:	232b      	movmi	r3, #43	; 0x2b
 800975e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009762:	f89a 3000 	ldrb.w	r3, [sl]
 8009766:	2b2a      	cmp	r3, #42	; 0x2a
 8009768:	d015      	beq.n	8009796 <_svfiprintf_r+0xf6>
 800976a:	9a07      	ldr	r2, [sp, #28]
 800976c:	4654      	mov	r4, sl
 800976e:	2000      	movs	r0, #0
 8009770:	f04f 0c0a 	mov.w	ip, #10
 8009774:	4621      	mov	r1, r4
 8009776:	f811 3b01 	ldrb.w	r3, [r1], #1
 800977a:	3b30      	subs	r3, #48	; 0x30
 800977c:	2b09      	cmp	r3, #9
 800977e:	d94d      	bls.n	800981c <_svfiprintf_r+0x17c>
 8009780:	b1b0      	cbz	r0, 80097b0 <_svfiprintf_r+0x110>
 8009782:	9207      	str	r2, [sp, #28]
 8009784:	e014      	b.n	80097b0 <_svfiprintf_r+0x110>
 8009786:	eba0 0308 	sub.w	r3, r0, r8
 800978a:	fa09 f303 	lsl.w	r3, r9, r3
 800978e:	4313      	orrs	r3, r2
 8009790:	9304      	str	r3, [sp, #16]
 8009792:	46a2      	mov	sl, r4
 8009794:	e7d2      	b.n	800973c <_svfiprintf_r+0x9c>
 8009796:	9b03      	ldr	r3, [sp, #12]
 8009798:	1d19      	adds	r1, r3, #4
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	9103      	str	r1, [sp, #12]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	bfbb      	ittet	lt
 80097a2:	425b      	neglt	r3, r3
 80097a4:	f042 0202 	orrlt.w	r2, r2, #2
 80097a8:	9307      	strge	r3, [sp, #28]
 80097aa:	9307      	strlt	r3, [sp, #28]
 80097ac:	bfb8      	it	lt
 80097ae:	9204      	strlt	r2, [sp, #16]
 80097b0:	7823      	ldrb	r3, [r4, #0]
 80097b2:	2b2e      	cmp	r3, #46	; 0x2e
 80097b4:	d10c      	bne.n	80097d0 <_svfiprintf_r+0x130>
 80097b6:	7863      	ldrb	r3, [r4, #1]
 80097b8:	2b2a      	cmp	r3, #42	; 0x2a
 80097ba:	d134      	bne.n	8009826 <_svfiprintf_r+0x186>
 80097bc:	9b03      	ldr	r3, [sp, #12]
 80097be:	1d1a      	adds	r2, r3, #4
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	9203      	str	r2, [sp, #12]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	bfb8      	it	lt
 80097c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80097cc:	3402      	adds	r4, #2
 80097ce:	9305      	str	r3, [sp, #20]
 80097d0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009898 <_svfiprintf_r+0x1f8>
 80097d4:	7821      	ldrb	r1, [r4, #0]
 80097d6:	2203      	movs	r2, #3
 80097d8:	4650      	mov	r0, sl
 80097da:	f7f6 fd11 	bl	8000200 <memchr>
 80097de:	b138      	cbz	r0, 80097f0 <_svfiprintf_r+0x150>
 80097e0:	9b04      	ldr	r3, [sp, #16]
 80097e2:	eba0 000a 	sub.w	r0, r0, sl
 80097e6:	2240      	movs	r2, #64	; 0x40
 80097e8:	4082      	lsls	r2, r0
 80097ea:	4313      	orrs	r3, r2
 80097ec:	3401      	adds	r4, #1
 80097ee:	9304      	str	r3, [sp, #16]
 80097f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097f4:	4825      	ldr	r0, [pc, #148]	; (800988c <_svfiprintf_r+0x1ec>)
 80097f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097fa:	2206      	movs	r2, #6
 80097fc:	f7f6 fd00 	bl	8000200 <memchr>
 8009800:	2800      	cmp	r0, #0
 8009802:	d038      	beq.n	8009876 <_svfiprintf_r+0x1d6>
 8009804:	4b22      	ldr	r3, [pc, #136]	; (8009890 <_svfiprintf_r+0x1f0>)
 8009806:	bb1b      	cbnz	r3, 8009850 <_svfiprintf_r+0x1b0>
 8009808:	9b03      	ldr	r3, [sp, #12]
 800980a:	3307      	adds	r3, #7
 800980c:	f023 0307 	bic.w	r3, r3, #7
 8009810:	3308      	adds	r3, #8
 8009812:	9303      	str	r3, [sp, #12]
 8009814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009816:	4433      	add	r3, r6
 8009818:	9309      	str	r3, [sp, #36]	; 0x24
 800981a:	e768      	b.n	80096ee <_svfiprintf_r+0x4e>
 800981c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009820:	460c      	mov	r4, r1
 8009822:	2001      	movs	r0, #1
 8009824:	e7a6      	b.n	8009774 <_svfiprintf_r+0xd4>
 8009826:	2300      	movs	r3, #0
 8009828:	3401      	adds	r4, #1
 800982a:	9305      	str	r3, [sp, #20]
 800982c:	4619      	mov	r1, r3
 800982e:	f04f 0c0a 	mov.w	ip, #10
 8009832:	4620      	mov	r0, r4
 8009834:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009838:	3a30      	subs	r2, #48	; 0x30
 800983a:	2a09      	cmp	r2, #9
 800983c:	d903      	bls.n	8009846 <_svfiprintf_r+0x1a6>
 800983e:	2b00      	cmp	r3, #0
 8009840:	d0c6      	beq.n	80097d0 <_svfiprintf_r+0x130>
 8009842:	9105      	str	r1, [sp, #20]
 8009844:	e7c4      	b.n	80097d0 <_svfiprintf_r+0x130>
 8009846:	fb0c 2101 	mla	r1, ip, r1, r2
 800984a:	4604      	mov	r4, r0
 800984c:	2301      	movs	r3, #1
 800984e:	e7f0      	b.n	8009832 <_svfiprintf_r+0x192>
 8009850:	ab03      	add	r3, sp, #12
 8009852:	9300      	str	r3, [sp, #0]
 8009854:	462a      	mov	r2, r5
 8009856:	4b0f      	ldr	r3, [pc, #60]	; (8009894 <_svfiprintf_r+0x1f4>)
 8009858:	a904      	add	r1, sp, #16
 800985a:	4638      	mov	r0, r7
 800985c:	f7fc fc84 	bl	8006168 <_printf_float>
 8009860:	1c42      	adds	r2, r0, #1
 8009862:	4606      	mov	r6, r0
 8009864:	d1d6      	bne.n	8009814 <_svfiprintf_r+0x174>
 8009866:	89ab      	ldrh	r3, [r5, #12]
 8009868:	065b      	lsls	r3, r3, #25
 800986a:	f53f af2d 	bmi.w	80096c8 <_svfiprintf_r+0x28>
 800986e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009870:	b01d      	add	sp, #116	; 0x74
 8009872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009876:	ab03      	add	r3, sp, #12
 8009878:	9300      	str	r3, [sp, #0]
 800987a:	462a      	mov	r2, r5
 800987c:	4b05      	ldr	r3, [pc, #20]	; (8009894 <_svfiprintf_r+0x1f4>)
 800987e:	a904      	add	r1, sp, #16
 8009880:	4638      	mov	r0, r7
 8009882:	f7fc ff15 	bl	80066b0 <_printf_i>
 8009886:	e7eb      	b.n	8009860 <_svfiprintf_r+0x1c0>
 8009888:	0800afc1 	.word	0x0800afc1
 800988c:	0800afcb 	.word	0x0800afcb
 8009890:	08006169 	.word	0x08006169
 8009894:	080095ed 	.word	0x080095ed
 8009898:	0800afc7 	.word	0x0800afc7

0800989c <__sflush_r>:
 800989c:	898a      	ldrh	r2, [r1, #12]
 800989e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098a2:	4605      	mov	r5, r0
 80098a4:	0710      	lsls	r0, r2, #28
 80098a6:	460c      	mov	r4, r1
 80098a8:	d458      	bmi.n	800995c <__sflush_r+0xc0>
 80098aa:	684b      	ldr	r3, [r1, #4]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	dc05      	bgt.n	80098bc <__sflush_r+0x20>
 80098b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	dc02      	bgt.n	80098bc <__sflush_r+0x20>
 80098b6:	2000      	movs	r0, #0
 80098b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098be:	2e00      	cmp	r6, #0
 80098c0:	d0f9      	beq.n	80098b6 <__sflush_r+0x1a>
 80098c2:	2300      	movs	r3, #0
 80098c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80098c8:	682f      	ldr	r7, [r5, #0]
 80098ca:	6a21      	ldr	r1, [r4, #32]
 80098cc:	602b      	str	r3, [r5, #0]
 80098ce:	d032      	beq.n	8009936 <__sflush_r+0x9a>
 80098d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80098d2:	89a3      	ldrh	r3, [r4, #12]
 80098d4:	075a      	lsls	r2, r3, #29
 80098d6:	d505      	bpl.n	80098e4 <__sflush_r+0x48>
 80098d8:	6863      	ldr	r3, [r4, #4]
 80098da:	1ac0      	subs	r0, r0, r3
 80098dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80098de:	b10b      	cbz	r3, 80098e4 <__sflush_r+0x48>
 80098e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098e2:	1ac0      	subs	r0, r0, r3
 80098e4:	2300      	movs	r3, #0
 80098e6:	4602      	mov	r2, r0
 80098e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098ea:	6a21      	ldr	r1, [r4, #32]
 80098ec:	4628      	mov	r0, r5
 80098ee:	47b0      	blx	r6
 80098f0:	1c43      	adds	r3, r0, #1
 80098f2:	89a3      	ldrh	r3, [r4, #12]
 80098f4:	d106      	bne.n	8009904 <__sflush_r+0x68>
 80098f6:	6829      	ldr	r1, [r5, #0]
 80098f8:	291d      	cmp	r1, #29
 80098fa:	d82b      	bhi.n	8009954 <__sflush_r+0xb8>
 80098fc:	4a29      	ldr	r2, [pc, #164]	; (80099a4 <__sflush_r+0x108>)
 80098fe:	410a      	asrs	r2, r1
 8009900:	07d6      	lsls	r6, r2, #31
 8009902:	d427      	bmi.n	8009954 <__sflush_r+0xb8>
 8009904:	2200      	movs	r2, #0
 8009906:	6062      	str	r2, [r4, #4]
 8009908:	04d9      	lsls	r1, r3, #19
 800990a:	6922      	ldr	r2, [r4, #16]
 800990c:	6022      	str	r2, [r4, #0]
 800990e:	d504      	bpl.n	800991a <__sflush_r+0x7e>
 8009910:	1c42      	adds	r2, r0, #1
 8009912:	d101      	bne.n	8009918 <__sflush_r+0x7c>
 8009914:	682b      	ldr	r3, [r5, #0]
 8009916:	b903      	cbnz	r3, 800991a <__sflush_r+0x7e>
 8009918:	6560      	str	r0, [r4, #84]	; 0x54
 800991a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800991c:	602f      	str	r7, [r5, #0]
 800991e:	2900      	cmp	r1, #0
 8009920:	d0c9      	beq.n	80098b6 <__sflush_r+0x1a>
 8009922:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009926:	4299      	cmp	r1, r3
 8009928:	d002      	beq.n	8009930 <__sflush_r+0x94>
 800992a:	4628      	mov	r0, r5
 800992c:	f7fe fa1a 	bl	8007d64 <_free_r>
 8009930:	2000      	movs	r0, #0
 8009932:	6360      	str	r0, [r4, #52]	; 0x34
 8009934:	e7c0      	b.n	80098b8 <__sflush_r+0x1c>
 8009936:	2301      	movs	r3, #1
 8009938:	4628      	mov	r0, r5
 800993a:	47b0      	blx	r6
 800993c:	1c41      	adds	r1, r0, #1
 800993e:	d1c8      	bne.n	80098d2 <__sflush_r+0x36>
 8009940:	682b      	ldr	r3, [r5, #0]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d0c5      	beq.n	80098d2 <__sflush_r+0x36>
 8009946:	2b1d      	cmp	r3, #29
 8009948:	d001      	beq.n	800994e <__sflush_r+0xb2>
 800994a:	2b16      	cmp	r3, #22
 800994c:	d101      	bne.n	8009952 <__sflush_r+0xb6>
 800994e:	602f      	str	r7, [r5, #0]
 8009950:	e7b1      	b.n	80098b6 <__sflush_r+0x1a>
 8009952:	89a3      	ldrh	r3, [r4, #12]
 8009954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009958:	81a3      	strh	r3, [r4, #12]
 800995a:	e7ad      	b.n	80098b8 <__sflush_r+0x1c>
 800995c:	690f      	ldr	r7, [r1, #16]
 800995e:	2f00      	cmp	r7, #0
 8009960:	d0a9      	beq.n	80098b6 <__sflush_r+0x1a>
 8009962:	0793      	lsls	r3, r2, #30
 8009964:	680e      	ldr	r6, [r1, #0]
 8009966:	bf08      	it	eq
 8009968:	694b      	ldreq	r3, [r1, #20]
 800996a:	600f      	str	r7, [r1, #0]
 800996c:	bf18      	it	ne
 800996e:	2300      	movne	r3, #0
 8009970:	eba6 0807 	sub.w	r8, r6, r7
 8009974:	608b      	str	r3, [r1, #8]
 8009976:	f1b8 0f00 	cmp.w	r8, #0
 800997a:	dd9c      	ble.n	80098b6 <__sflush_r+0x1a>
 800997c:	6a21      	ldr	r1, [r4, #32]
 800997e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009980:	4643      	mov	r3, r8
 8009982:	463a      	mov	r2, r7
 8009984:	4628      	mov	r0, r5
 8009986:	47b0      	blx	r6
 8009988:	2800      	cmp	r0, #0
 800998a:	dc06      	bgt.n	800999a <__sflush_r+0xfe>
 800998c:	89a3      	ldrh	r3, [r4, #12]
 800998e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009992:	81a3      	strh	r3, [r4, #12]
 8009994:	f04f 30ff 	mov.w	r0, #4294967295
 8009998:	e78e      	b.n	80098b8 <__sflush_r+0x1c>
 800999a:	4407      	add	r7, r0
 800999c:	eba8 0800 	sub.w	r8, r8, r0
 80099a0:	e7e9      	b.n	8009976 <__sflush_r+0xda>
 80099a2:	bf00      	nop
 80099a4:	dfbffffe 	.word	0xdfbffffe

080099a8 <_fflush_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	690b      	ldr	r3, [r1, #16]
 80099ac:	4605      	mov	r5, r0
 80099ae:	460c      	mov	r4, r1
 80099b0:	b913      	cbnz	r3, 80099b8 <_fflush_r+0x10>
 80099b2:	2500      	movs	r5, #0
 80099b4:	4628      	mov	r0, r5
 80099b6:	bd38      	pop	{r3, r4, r5, pc}
 80099b8:	b118      	cbz	r0, 80099c2 <_fflush_r+0x1a>
 80099ba:	6a03      	ldr	r3, [r0, #32]
 80099bc:	b90b      	cbnz	r3, 80099c2 <_fflush_r+0x1a>
 80099be:	f7fd fa35 	bl	8006e2c <__sinit>
 80099c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d0f3      	beq.n	80099b2 <_fflush_r+0xa>
 80099ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80099cc:	07d0      	lsls	r0, r2, #31
 80099ce:	d404      	bmi.n	80099da <_fflush_r+0x32>
 80099d0:	0599      	lsls	r1, r3, #22
 80099d2:	d402      	bmi.n	80099da <_fflush_r+0x32>
 80099d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099d6:	f7fd fb40 	bl	800705a <__retarget_lock_acquire_recursive>
 80099da:	4628      	mov	r0, r5
 80099dc:	4621      	mov	r1, r4
 80099de:	f7ff ff5d 	bl	800989c <__sflush_r>
 80099e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099e4:	07da      	lsls	r2, r3, #31
 80099e6:	4605      	mov	r5, r0
 80099e8:	d4e4      	bmi.n	80099b4 <_fflush_r+0xc>
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	059b      	lsls	r3, r3, #22
 80099ee:	d4e1      	bmi.n	80099b4 <_fflush_r+0xc>
 80099f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099f2:	f7fd fb33 	bl	800705c <__retarget_lock_release_recursive>
 80099f6:	e7dd      	b.n	80099b4 <_fflush_r+0xc>

080099f8 <memmove>:
 80099f8:	4288      	cmp	r0, r1
 80099fa:	b510      	push	{r4, lr}
 80099fc:	eb01 0402 	add.w	r4, r1, r2
 8009a00:	d902      	bls.n	8009a08 <memmove+0x10>
 8009a02:	4284      	cmp	r4, r0
 8009a04:	4623      	mov	r3, r4
 8009a06:	d807      	bhi.n	8009a18 <memmove+0x20>
 8009a08:	1e43      	subs	r3, r0, #1
 8009a0a:	42a1      	cmp	r1, r4
 8009a0c:	d008      	beq.n	8009a20 <memmove+0x28>
 8009a0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a16:	e7f8      	b.n	8009a0a <memmove+0x12>
 8009a18:	4402      	add	r2, r0
 8009a1a:	4601      	mov	r1, r0
 8009a1c:	428a      	cmp	r2, r1
 8009a1e:	d100      	bne.n	8009a22 <memmove+0x2a>
 8009a20:	bd10      	pop	{r4, pc}
 8009a22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a2a:	e7f7      	b.n	8009a1c <memmove+0x24>

08009a2c <strncmp>:
 8009a2c:	b510      	push	{r4, lr}
 8009a2e:	b16a      	cbz	r2, 8009a4c <strncmp+0x20>
 8009a30:	3901      	subs	r1, #1
 8009a32:	1884      	adds	r4, r0, r2
 8009a34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a38:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d103      	bne.n	8009a48 <strncmp+0x1c>
 8009a40:	42a0      	cmp	r0, r4
 8009a42:	d001      	beq.n	8009a48 <strncmp+0x1c>
 8009a44:	2a00      	cmp	r2, #0
 8009a46:	d1f5      	bne.n	8009a34 <strncmp+0x8>
 8009a48:	1ad0      	subs	r0, r2, r3
 8009a4a:	bd10      	pop	{r4, pc}
 8009a4c:	4610      	mov	r0, r2
 8009a4e:	e7fc      	b.n	8009a4a <strncmp+0x1e>

08009a50 <_sbrk_r>:
 8009a50:	b538      	push	{r3, r4, r5, lr}
 8009a52:	4d06      	ldr	r5, [pc, #24]	; (8009a6c <_sbrk_r+0x1c>)
 8009a54:	2300      	movs	r3, #0
 8009a56:	4604      	mov	r4, r0
 8009a58:	4608      	mov	r0, r1
 8009a5a:	602b      	str	r3, [r5, #0]
 8009a5c:	f7f8 fc98 	bl	8002390 <_sbrk>
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	d102      	bne.n	8009a6a <_sbrk_r+0x1a>
 8009a64:	682b      	ldr	r3, [r5, #0]
 8009a66:	b103      	cbz	r3, 8009a6a <_sbrk_r+0x1a>
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	bd38      	pop	{r3, r4, r5, pc}
 8009a6c:	200007e8 	.word	0x200007e8

08009a70 <memcpy>:
 8009a70:	440a      	add	r2, r1
 8009a72:	4291      	cmp	r1, r2
 8009a74:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a78:	d100      	bne.n	8009a7c <memcpy+0xc>
 8009a7a:	4770      	bx	lr
 8009a7c:	b510      	push	{r4, lr}
 8009a7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a86:	4291      	cmp	r1, r2
 8009a88:	d1f9      	bne.n	8009a7e <memcpy+0xe>
 8009a8a:	bd10      	pop	{r4, pc}
 8009a8c:	0000      	movs	r0, r0
	...

08009a90 <nan>:
 8009a90:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009a98 <nan+0x8>
 8009a94:	4770      	bx	lr
 8009a96:	bf00      	nop
 8009a98:	00000000 	.word	0x00000000
 8009a9c:	7ff80000 	.word	0x7ff80000

08009aa0 <__assert_func>:
 8009aa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009aa2:	4614      	mov	r4, r2
 8009aa4:	461a      	mov	r2, r3
 8009aa6:	4b09      	ldr	r3, [pc, #36]	; (8009acc <__assert_func+0x2c>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4605      	mov	r5, r0
 8009aac:	68d8      	ldr	r0, [r3, #12]
 8009aae:	b14c      	cbz	r4, 8009ac4 <__assert_func+0x24>
 8009ab0:	4b07      	ldr	r3, [pc, #28]	; (8009ad0 <__assert_func+0x30>)
 8009ab2:	9100      	str	r1, [sp, #0]
 8009ab4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ab8:	4906      	ldr	r1, [pc, #24]	; (8009ad4 <__assert_func+0x34>)
 8009aba:	462b      	mov	r3, r5
 8009abc:	f000 fbca 	bl	800a254 <fiprintf>
 8009ac0:	f000 fbda 	bl	800a278 <abort>
 8009ac4:	4b04      	ldr	r3, [pc, #16]	; (8009ad8 <__assert_func+0x38>)
 8009ac6:	461c      	mov	r4, r3
 8009ac8:	e7f3      	b.n	8009ab2 <__assert_func+0x12>
 8009aca:	bf00      	nop
 8009acc:	20000074 	.word	0x20000074
 8009ad0:	0800afda 	.word	0x0800afda
 8009ad4:	0800afe7 	.word	0x0800afe7
 8009ad8:	0800b015 	.word	0x0800b015

08009adc <_calloc_r>:
 8009adc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ade:	fba1 2402 	umull	r2, r4, r1, r2
 8009ae2:	b94c      	cbnz	r4, 8009af8 <_calloc_r+0x1c>
 8009ae4:	4611      	mov	r1, r2
 8009ae6:	9201      	str	r2, [sp, #4]
 8009ae8:	f7fe f9b0 	bl	8007e4c <_malloc_r>
 8009aec:	9a01      	ldr	r2, [sp, #4]
 8009aee:	4605      	mov	r5, r0
 8009af0:	b930      	cbnz	r0, 8009b00 <_calloc_r+0x24>
 8009af2:	4628      	mov	r0, r5
 8009af4:	b003      	add	sp, #12
 8009af6:	bd30      	pop	{r4, r5, pc}
 8009af8:	220c      	movs	r2, #12
 8009afa:	6002      	str	r2, [r0, #0]
 8009afc:	2500      	movs	r5, #0
 8009afe:	e7f8      	b.n	8009af2 <_calloc_r+0x16>
 8009b00:	4621      	mov	r1, r4
 8009b02:	f7fd fa2c 	bl	8006f5e <memset>
 8009b06:	e7f4      	b.n	8009af2 <_calloc_r+0x16>

08009b08 <rshift>:
 8009b08:	6903      	ldr	r3, [r0, #16]
 8009b0a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b0e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b12:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b16:	f100 0414 	add.w	r4, r0, #20
 8009b1a:	dd45      	ble.n	8009ba8 <rshift+0xa0>
 8009b1c:	f011 011f 	ands.w	r1, r1, #31
 8009b20:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b24:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b28:	d10c      	bne.n	8009b44 <rshift+0x3c>
 8009b2a:	f100 0710 	add.w	r7, r0, #16
 8009b2e:	4629      	mov	r1, r5
 8009b30:	42b1      	cmp	r1, r6
 8009b32:	d334      	bcc.n	8009b9e <rshift+0x96>
 8009b34:	1a9b      	subs	r3, r3, r2
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	1eea      	subs	r2, r5, #3
 8009b3a:	4296      	cmp	r6, r2
 8009b3c:	bf38      	it	cc
 8009b3e:	2300      	movcc	r3, #0
 8009b40:	4423      	add	r3, r4
 8009b42:	e015      	b.n	8009b70 <rshift+0x68>
 8009b44:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b48:	f1c1 0820 	rsb	r8, r1, #32
 8009b4c:	40cf      	lsrs	r7, r1
 8009b4e:	f105 0e04 	add.w	lr, r5, #4
 8009b52:	46a1      	mov	r9, r4
 8009b54:	4576      	cmp	r6, lr
 8009b56:	46f4      	mov	ip, lr
 8009b58:	d815      	bhi.n	8009b86 <rshift+0x7e>
 8009b5a:	1a9a      	subs	r2, r3, r2
 8009b5c:	0092      	lsls	r2, r2, #2
 8009b5e:	3a04      	subs	r2, #4
 8009b60:	3501      	adds	r5, #1
 8009b62:	42ae      	cmp	r6, r5
 8009b64:	bf38      	it	cc
 8009b66:	2200      	movcc	r2, #0
 8009b68:	18a3      	adds	r3, r4, r2
 8009b6a:	50a7      	str	r7, [r4, r2]
 8009b6c:	b107      	cbz	r7, 8009b70 <rshift+0x68>
 8009b6e:	3304      	adds	r3, #4
 8009b70:	1b1a      	subs	r2, r3, r4
 8009b72:	42a3      	cmp	r3, r4
 8009b74:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b78:	bf08      	it	eq
 8009b7a:	2300      	moveq	r3, #0
 8009b7c:	6102      	str	r2, [r0, #16]
 8009b7e:	bf08      	it	eq
 8009b80:	6143      	streq	r3, [r0, #20]
 8009b82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b86:	f8dc c000 	ldr.w	ip, [ip]
 8009b8a:	fa0c fc08 	lsl.w	ip, ip, r8
 8009b8e:	ea4c 0707 	orr.w	r7, ip, r7
 8009b92:	f849 7b04 	str.w	r7, [r9], #4
 8009b96:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b9a:	40cf      	lsrs	r7, r1
 8009b9c:	e7da      	b.n	8009b54 <rshift+0x4c>
 8009b9e:	f851 cb04 	ldr.w	ip, [r1], #4
 8009ba2:	f847 cf04 	str.w	ip, [r7, #4]!
 8009ba6:	e7c3      	b.n	8009b30 <rshift+0x28>
 8009ba8:	4623      	mov	r3, r4
 8009baa:	e7e1      	b.n	8009b70 <rshift+0x68>

08009bac <__hexdig_fun>:
 8009bac:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009bb0:	2b09      	cmp	r3, #9
 8009bb2:	d802      	bhi.n	8009bba <__hexdig_fun+0xe>
 8009bb4:	3820      	subs	r0, #32
 8009bb6:	b2c0      	uxtb	r0, r0
 8009bb8:	4770      	bx	lr
 8009bba:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009bbe:	2b05      	cmp	r3, #5
 8009bc0:	d801      	bhi.n	8009bc6 <__hexdig_fun+0x1a>
 8009bc2:	3847      	subs	r0, #71	; 0x47
 8009bc4:	e7f7      	b.n	8009bb6 <__hexdig_fun+0xa>
 8009bc6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009bca:	2b05      	cmp	r3, #5
 8009bcc:	d801      	bhi.n	8009bd2 <__hexdig_fun+0x26>
 8009bce:	3827      	subs	r0, #39	; 0x27
 8009bd0:	e7f1      	b.n	8009bb6 <__hexdig_fun+0xa>
 8009bd2:	2000      	movs	r0, #0
 8009bd4:	4770      	bx	lr
	...

08009bd8 <__gethex>:
 8009bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bdc:	4617      	mov	r7, r2
 8009bde:	680a      	ldr	r2, [r1, #0]
 8009be0:	b085      	sub	sp, #20
 8009be2:	f102 0b02 	add.w	fp, r2, #2
 8009be6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009bea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009bee:	4681      	mov	r9, r0
 8009bf0:	468a      	mov	sl, r1
 8009bf2:	9302      	str	r3, [sp, #8]
 8009bf4:	32fe      	adds	r2, #254	; 0xfe
 8009bf6:	eb02 030b 	add.w	r3, r2, fp
 8009bfa:	46d8      	mov	r8, fp
 8009bfc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009c00:	9301      	str	r3, [sp, #4]
 8009c02:	2830      	cmp	r0, #48	; 0x30
 8009c04:	d0f7      	beq.n	8009bf6 <__gethex+0x1e>
 8009c06:	f7ff ffd1 	bl	8009bac <__hexdig_fun>
 8009c0a:	4604      	mov	r4, r0
 8009c0c:	2800      	cmp	r0, #0
 8009c0e:	d138      	bne.n	8009c82 <__gethex+0xaa>
 8009c10:	49a7      	ldr	r1, [pc, #668]	; (8009eb0 <__gethex+0x2d8>)
 8009c12:	2201      	movs	r2, #1
 8009c14:	4640      	mov	r0, r8
 8009c16:	f7ff ff09 	bl	8009a2c <strncmp>
 8009c1a:	4606      	mov	r6, r0
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	d169      	bne.n	8009cf4 <__gethex+0x11c>
 8009c20:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009c24:	465d      	mov	r5, fp
 8009c26:	f7ff ffc1 	bl	8009bac <__hexdig_fun>
 8009c2a:	2800      	cmp	r0, #0
 8009c2c:	d064      	beq.n	8009cf8 <__gethex+0x120>
 8009c2e:	465a      	mov	r2, fp
 8009c30:	7810      	ldrb	r0, [r2, #0]
 8009c32:	2830      	cmp	r0, #48	; 0x30
 8009c34:	4690      	mov	r8, r2
 8009c36:	f102 0201 	add.w	r2, r2, #1
 8009c3a:	d0f9      	beq.n	8009c30 <__gethex+0x58>
 8009c3c:	f7ff ffb6 	bl	8009bac <__hexdig_fun>
 8009c40:	2301      	movs	r3, #1
 8009c42:	fab0 f480 	clz	r4, r0
 8009c46:	0964      	lsrs	r4, r4, #5
 8009c48:	465e      	mov	r6, fp
 8009c4a:	9301      	str	r3, [sp, #4]
 8009c4c:	4642      	mov	r2, r8
 8009c4e:	4615      	mov	r5, r2
 8009c50:	3201      	adds	r2, #1
 8009c52:	7828      	ldrb	r0, [r5, #0]
 8009c54:	f7ff ffaa 	bl	8009bac <__hexdig_fun>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d1f8      	bne.n	8009c4e <__gethex+0x76>
 8009c5c:	4994      	ldr	r1, [pc, #592]	; (8009eb0 <__gethex+0x2d8>)
 8009c5e:	2201      	movs	r2, #1
 8009c60:	4628      	mov	r0, r5
 8009c62:	f7ff fee3 	bl	8009a2c <strncmp>
 8009c66:	b978      	cbnz	r0, 8009c88 <__gethex+0xb0>
 8009c68:	b946      	cbnz	r6, 8009c7c <__gethex+0xa4>
 8009c6a:	1c6e      	adds	r6, r5, #1
 8009c6c:	4632      	mov	r2, r6
 8009c6e:	4615      	mov	r5, r2
 8009c70:	3201      	adds	r2, #1
 8009c72:	7828      	ldrb	r0, [r5, #0]
 8009c74:	f7ff ff9a 	bl	8009bac <__hexdig_fun>
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	d1f8      	bne.n	8009c6e <__gethex+0x96>
 8009c7c:	1b73      	subs	r3, r6, r5
 8009c7e:	009e      	lsls	r6, r3, #2
 8009c80:	e004      	b.n	8009c8c <__gethex+0xb4>
 8009c82:	2400      	movs	r4, #0
 8009c84:	4626      	mov	r6, r4
 8009c86:	e7e1      	b.n	8009c4c <__gethex+0x74>
 8009c88:	2e00      	cmp	r6, #0
 8009c8a:	d1f7      	bne.n	8009c7c <__gethex+0xa4>
 8009c8c:	782b      	ldrb	r3, [r5, #0]
 8009c8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009c92:	2b50      	cmp	r3, #80	; 0x50
 8009c94:	d13d      	bne.n	8009d12 <__gethex+0x13a>
 8009c96:	786b      	ldrb	r3, [r5, #1]
 8009c98:	2b2b      	cmp	r3, #43	; 0x2b
 8009c9a:	d02f      	beq.n	8009cfc <__gethex+0x124>
 8009c9c:	2b2d      	cmp	r3, #45	; 0x2d
 8009c9e:	d031      	beq.n	8009d04 <__gethex+0x12c>
 8009ca0:	1c69      	adds	r1, r5, #1
 8009ca2:	f04f 0b00 	mov.w	fp, #0
 8009ca6:	7808      	ldrb	r0, [r1, #0]
 8009ca8:	f7ff ff80 	bl	8009bac <__hexdig_fun>
 8009cac:	1e42      	subs	r2, r0, #1
 8009cae:	b2d2      	uxtb	r2, r2
 8009cb0:	2a18      	cmp	r2, #24
 8009cb2:	d82e      	bhi.n	8009d12 <__gethex+0x13a>
 8009cb4:	f1a0 0210 	sub.w	r2, r0, #16
 8009cb8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009cbc:	f7ff ff76 	bl	8009bac <__hexdig_fun>
 8009cc0:	f100 3cff 	add.w	ip, r0, #4294967295
 8009cc4:	fa5f fc8c 	uxtb.w	ip, ip
 8009cc8:	f1bc 0f18 	cmp.w	ip, #24
 8009ccc:	d91d      	bls.n	8009d0a <__gethex+0x132>
 8009cce:	f1bb 0f00 	cmp.w	fp, #0
 8009cd2:	d000      	beq.n	8009cd6 <__gethex+0xfe>
 8009cd4:	4252      	negs	r2, r2
 8009cd6:	4416      	add	r6, r2
 8009cd8:	f8ca 1000 	str.w	r1, [sl]
 8009cdc:	b1dc      	cbz	r4, 8009d16 <__gethex+0x13e>
 8009cde:	9b01      	ldr	r3, [sp, #4]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	bf14      	ite	ne
 8009ce4:	f04f 0800 	movne.w	r8, #0
 8009ce8:	f04f 0806 	moveq.w	r8, #6
 8009cec:	4640      	mov	r0, r8
 8009cee:	b005      	add	sp, #20
 8009cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf4:	4645      	mov	r5, r8
 8009cf6:	4626      	mov	r6, r4
 8009cf8:	2401      	movs	r4, #1
 8009cfa:	e7c7      	b.n	8009c8c <__gethex+0xb4>
 8009cfc:	f04f 0b00 	mov.w	fp, #0
 8009d00:	1ca9      	adds	r1, r5, #2
 8009d02:	e7d0      	b.n	8009ca6 <__gethex+0xce>
 8009d04:	f04f 0b01 	mov.w	fp, #1
 8009d08:	e7fa      	b.n	8009d00 <__gethex+0x128>
 8009d0a:	230a      	movs	r3, #10
 8009d0c:	fb03 0002 	mla	r0, r3, r2, r0
 8009d10:	e7d0      	b.n	8009cb4 <__gethex+0xdc>
 8009d12:	4629      	mov	r1, r5
 8009d14:	e7e0      	b.n	8009cd8 <__gethex+0x100>
 8009d16:	eba5 0308 	sub.w	r3, r5, r8
 8009d1a:	3b01      	subs	r3, #1
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	2b07      	cmp	r3, #7
 8009d20:	dc0a      	bgt.n	8009d38 <__gethex+0x160>
 8009d22:	4648      	mov	r0, r9
 8009d24:	f7fe f91e 	bl	8007f64 <_Balloc>
 8009d28:	4604      	mov	r4, r0
 8009d2a:	b940      	cbnz	r0, 8009d3e <__gethex+0x166>
 8009d2c:	4b61      	ldr	r3, [pc, #388]	; (8009eb4 <__gethex+0x2dc>)
 8009d2e:	4602      	mov	r2, r0
 8009d30:	21e4      	movs	r1, #228	; 0xe4
 8009d32:	4861      	ldr	r0, [pc, #388]	; (8009eb8 <__gethex+0x2e0>)
 8009d34:	f7ff feb4 	bl	8009aa0 <__assert_func>
 8009d38:	3101      	adds	r1, #1
 8009d3a:	105b      	asrs	r3, r3, #1
 8009d3c:	e7ef      	b.n	8009d1e <__gethex+0x146>
 8009d3e:	f100 0a14 	add.w	sl, r0, #20
 8009d42:	2300      	movs	r3, #0
 8009d44:	495a      	ldr	r1, [pc, #360]	; (8009eb0 <__gethex+0x2d8>)
 8009d46:	f8cd a004 	str.w	sl, [sp, #4]
 8009d4a:	469b      	mov	fp, r3
 8009d4c:	45a8      	cmp	r8, r5
 8009d4e:	d342      	bcc.n	8009dd6 <__gethex+0x1fe>
 8009d50:	9801      	ldr	r0, [sp, #4]
 8009d52:	f840 bb04 	str.w	fp, [r0], #4
 8009d56:	eba0 000a 	sub.w	r0, r0, sl
 8009d5a:	1080      	asrs	r0, r0, #2
 8009d5c:	6120      	str	r0, [r4, #16]
 8009d5e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009d62:	4658      	mov	r0, fp
 8009d64:	f7fe f9f0 	bl	8008148 <__hi0bits>
 8009d68:	683d      	ldr	r5, [r7, #0]
 8009d6a:	eba8 0000 	sub.w	r0, r8, r0
 8009d6e:	42a8      	cmp	r0, r5
 8009d70:	dd59      	ble.n	8009e26 <__gethex+0x24e>
 8009d72:	eba0 0805 	sub.w	r8, r0, r5
 8009d76:	4641      	mov	r1, r8
 8009d78:	4620      	mov	r0, r4
 8009d7a:	f7fe fd7f 	bl	800887c <__any_on>
 8009d7e:	4683      	mov	fp, r0
 8009d80:	b1b8      	cbz	r0, 8009db2 <__gethex+0x1da>
 8009d82:	f108 33ff 	add.w	r3, r8, #4294967295
 8009d86:	1159      	asrs	r1, r3, #5
 8009d88:	f003 021f 	and.w	r2, r3, #31
 8009d8c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009d90:	f04f 0b01 	mov.w	fp, #1
 8009d94:	fa0b f202 	lsl.w	r2, fp, r2
 8009d98:	420a      	tst	r2, r1
 8009d9a:	d00a      	beq.n	8009db2 <__gethex+0x1da>
 8009d9c:	455b      	cmp	r3, fp
 8009d9e:	dd06      	ble.n	8009dae <__gethex+0x1d6>
 8009da0:	f1a8 0102 	sub.w	r1, r8, #2
 8009da4:	4620      	mov	r0, r4
 8009da6:	f7fe fd69 	bl	800887c <__any_on>
 8009daa:	2800      	cmp	r0, #0
 8009dac:	d138      	bne.n	8009e20 <__gethex+0x248>
 8009dae:	f04f 0b02 	mov.w	fp, #2
 8009db2:	4641      	mov	r1, r8
 8009db4:	4620      	mov	r0, r4
 8009db6:	f7ff fea7 	bl	8009b08 <rshift>
 8009dba:	4446      	add	r6, r8
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	42b3      	cmp	r3, r6
 8009dc0:	da41      	bge.n	8009e46 <__gethex+0x26e>
 8009dc2:	4621      	mov	r1, r4
 8009dc4:	4648      	mov	r0, r9
 8009dc6:	f7fe f90d 	bl	8007fe4 <_Bfree>
 8009dca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009dcc:	2300      	movs	r3, #0
 8009dce:	6013      	str	r3, [r2, #0]
 8009dd0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009dd4:	e78a      	b.n	8009cec <__gethex+0x114>
 8009dd6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009dda:	2a2e      	cmp	r2, #46	; 0x2e
 8009ddc:	d014      	beq.n	8009e08 <__gethex+0x230>
 8009dde:	2b20      	cmp	r3, #32
 8009de0:	d106      	bne.n	8009df0 <__gethex+0x218>
 8009de2:	9b01      	ldr	r3, [sp, #4]
 8009de4:	f843 bb04 	str.w	fp, [r3], #4
 8009de8:	f04f 0b00 	mov.w	fp, #0
 8009dec:	9301      	str	r3, [sp, #4]
 8009dee:	465b      	mov	r3, fp
 8009df0:	7828      	ldrb	r0, [r5, #0]
 8009df2:	9303      	str	r3, [sp, #12]
 8009df4:	f7ff feda 	bl	8009bac <__hexdig_fun>
 8009df8:	9b03      	ldr	r3, [sp, #12]
 8009dfa:	f000 000f 	and.w	r0, r0, #15
 8009dfe:	4098      	lsls	r0, r3
 8009e00:	ea4b 0b00 	orr.w	fp, fp, r0
 8009e04:	3304      	adds	r3, #4
 8009e06:	e7a1      	b.n	8009d4c <__gethex+0x174>
 8009e08:	45a8      	cmp	r8, r5
 8009e0a:	d8e8      	bhi.n	8009dde <__gethex+0x206>
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	4628      	mov	r0, r5
 8009e10:	9303      	str	r3, [sp, #12]
 8009e12:	f7ff fe0b 	bl	8009a2c <strncmp>
 8009e16:	4926      	ldr	r1, [pc, #152]	; (8009eb0 <__gethex+0x2d8>)
 8009e18:	9b03      	ldr	r3, [sp, #12]
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d1df      	bne.n	8009dde <__gethex+0x206>
 8009e1e:	e795      	b.n	8009d4c <__gethex+0x174>
 8009e20:	f04f 0b03 	mov.w	fp, #3
 8009e24:	e7c5      	b.n	8009db2 <__gethex+0x1da>
 8009e26:	da0b      	bge.n	8009e40 <__gethex+0x268>
 8009e28:	eba5 0800 	sub.w	r8, r5, r0
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	4642      	mov	r2, r8
 8009e30:	4648      	mov	r0, r9
 8009e32:	f7fe faf1 	bl	8008418 <__lshift>
 8009e36:	eba6 0608 	sub.w	r6, r6, r8
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	f100 0a14 	add.w	sl, r0, #20
 8009e40:	f04f 0b00 	mov.w	fp, #0
 8009e44:	e7ba      	b.n	8009dbc <__gethex+0x1e4>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	42b3      	cmp	r3, r6
 8009e4a:	dd73      	ble.n	8009f34 <__gethex+0x35c>
 8009e4c:	1b9e      	subs	r6, r3, r6
 8009e4e:	42b5      	cmp	r5, r6
 8009e50:	dc34      	bgt.n	8009ebc <__gethex+0x2e4>
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d023      	beq.n	8009ea0 <__gethex+0x2c8>
 8009e58:	2b03      	cmp	r3, #3
 8009e5a:	d025      	beq.n	8009ea8 <__gethex+0x2d0>
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d115      	bne.n	8009e8c <__gethex+0x2b4>
 8009e60:	42b5      	cmp	r5, r6
 8009e62:	d113      	bne.n	8009e8c <__gethex+0x2b4>
 8009e64:	2d01      	cmp	r5, #1
 8009e66:	d10b      	bne.n	8009e80 <__gethex+0x2a8>
 8009e68:	9a02      	ldr	r2, [sp, #8]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6013      	str	r3, [r2, #0]
 8009e6e:	2301      	movs	r3, #1
 8009e70:	6123      	str	r3, [r4, #16]
 8009e72:	f8ca 3000 	str.w	r3, [sl]
 8009e76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e78:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009e7c:	601c      	str	r4, [r3, #0]
 8009e7e:	e735      	b.n	8009cec <__gethex+0x114>
 8009e80:	1e69      	subs	r1, r5, #1
 8009e82:	4620      	mov	r0, r4
 8009e84:	f7fe fcfa 	bl	800887c <__any_on>
 8009e88:	2800      	cmp	r0, #0
 8009e8a:	d1ed      	bne.n	8009e68 <__gethex+0x290>
 8009e8c:	4621      	mov	r1, r4
 8009e8e:	4648      	mov	r0, r9
 8009e90:	f7fe f8a8 	bl	8007fe4 <_Bfree>
 8009e94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e96:	2300      	movs	r3, #0
 8009e98:	6013      	str	r3, [r2, #0]
 8009e9a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009e9e:	e725      	b.n	8009cec <__gethex+0x114>
 8009ea0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d1f2      	bne.n	8009e8c <__gethex+0x2b4>
 8009ea6:	e7df      	b.n	8009e68 <__gethex+0x290>
 8009ea8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d1dc      	bne.n	8009e68 <__gethex+0x290>
 8009eae:	e7ed      	b.n	8009e8c <__gethex+0x2b4>
 8009eb0:	0800ae6c 	.word	0x0800ae6c
 8009eb4:	0800ad05 	.word	0x0800ad05
 8009eb8:	0800b016 	.word	0x0800b016
 8009ebc:	f106 38ff 	add.w	r8, r6, #4294967295
 8009ec0:	f1bb 0f00 	cmp.w	fp, #0
 8009ec4:	d133      	bne.n	8009f2e <__gethex+0x356>
 8009ec6:	f1b8 0f00 	cmp.w	r8, #0
 8009eca:	d004      	beq.n	8009ed6 <__gethex+0x2fe>
 8009ecc:	4641      	mov	r1, r8
 8009ece:	4620      	mov	r0, r4
 8009ed0:	f7fe fcd4 	bl	800887c <__any_on>
 8009ed4:	4683      	mov	fp, r0
 8009ed6:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009eda:	2301      	movs	r3, #1
 8009edc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009ee0:	f008 081f 	and.w	r8, r8, #31
 8009ee4:	fa03 f308 	lsl.w	r3, r3, r8
 8009ee8:	4213      	tst	r3, r2
 8009eea:	4631      	mov	r1, r6
 8009eec:	4620      	mov	r0, r4
 8009eee:	bf18      	it	ne
 8009ef0:	f04b 0b02 	orrne.w	fp, fp, #2
 8009ef4:	1bad      	subs	r5, r5, r6
 8009ef6:	f7ff fe07 	bl	8009b08 <rshift>
 8009efa:	687e      	ldr	r6, [r7, #4]
 8009efc:	f04f 0802 	mov.w	r8, #2
 8009f00:	f1bb 0f00 	cmp.w	fp, #0
 8009f04:	d04a      	beq.n	8009f9c <__gethex+0x3c4>
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2b02      	cmp	r3, #2
 8009f0a:	d016      	beq.n	8009f3a <__gethex+0x362>
 8009f0c:	2b03      	cmp	r3, #3
 8009f0e:	d018      	beq.n	8009f42 <__gethex+0x36a>
 8009f10:	2b01      	cmp	r3, #1
 8009f12:	d109      	bne.n	8009f28 <__gethex+0x350>
 8009f14:	f01b 0f02 	tst.w	fp, #2
 8009f18:	d006      	beq.n	8009f28 <__gethex+0x350>
 8009f1a:	f8da 3000 	ldr.w	r3, [sl]
 8009f1e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009f22:	f01b 0f01 	tst.w	fp, #1
 8009f26:	d10f      	bne.n	8009f48 <__gethex+0x370>
 8009f28:	f048 0810 	orr.w	r8, r8, #16
 8009f2c:	e036      	b.n	8009f9c <__gethex+0x3c4>
 8009f2e:	f04f 0b01 	mov.w	fp, #1
 8009f32:	e7d0      	b.n	8009ed6 <__gethex+0x2fe>
 8009f34:	f04f 0801 	mov.w	r8, #1
 8009f38:	e7e2      	b.n	8009f00 <__gethex+0x328>
 8009f3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f3c:	f1c3 0301 	rsb	r3, r3, #1
 8009f40:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d0ef      	beq.n	8009f28 <__gethex+0x350>
 8009f48:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f4c:	f104 0214 	add.w	r2, r4, #20
 8009f50:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009f54:	9301      	str	r3, [sp, #4]
 8009f56:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	4694      	mov	ip, r2
 8009f5e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009f62:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009f66:	d01e      	beq.n	8009fa6 <__gethex+0x3ce>
 8009f68:	3101      	adds	r1, #1
 8009f6a:	f8cc 1000 	str.w	r1, [ip]
 8009f6e:	f1b8 0f02 	cmp.w	r8, #2
 8009f72:	f104 0214 	add.w	r2, r4, #20
 8009f76:	d13d      	bne.n	8009ff4 <__gethex+0x41c>
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	3b01      	subs	r3, #1
 8009f7c:	42ab      	cmp	r3, r5
 8009f7e:	d10b      	bne.n	8009f98 <__gethex+0x3c0>
 8009f80:	1169      	asrs	r1, r5, #5
 8009f82:	2301      	movs	r3, #1
 8009f84:	f005 051f 	and.w	r5, r5, #31
 8009f88:	fa03 f505 	lsl.w	r5, r3, r5
 8009f8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f90:	421d      	tst	r5, r3
 8009f92:	bf18      	it	ne
 8009f94:	f04f 0801 	movne.w	r8, #1
 8009f98:	f048 0820 	orr.w	r8, r8, #32
 8009f9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f9e:	601c      	str	r4, [r3, #0]
 8009fa0:	9b02      	ldr	r3, [sp, #8]
 8009fa2:	601e      	str	r6, [r3, #0]
 8009fa4:	e6a2      	b.n	8009cec <__gethex+0x114>
 8009fa6:	4290      	cmp	r0, r2
 8009fa8:	f842 3c04 	str.w	r3, [r2, #-4]
 8009fac:	d8d6      	bhi.n	8009f5c <__gethex+0x384>
 8009fae:	68a2      	ldr	r2, [r4, #8]
 8009fb0:	4593      	cmp	fp, r2
 8009fb2:	db17      	blt.n	8009fe4 <__gethex+0x40c>
 8009fb4:	6861      	ldr	r1, [r4, #4]
 8009fb6:	4648      	mov	r0, r9
 8009fb8:	3101      	adds	r1, #1
 8009fba:	f7fd ffd3 	bl	8007f64 <_Balloc>
 8009fbe:	4682      	mov	sl, r0
 8009fc0:	b918      	cbnz	r0, 8009fca <__gethex+0x3f2>
 8009fc2:	4b1b      	ldr	r3, [pc, #108]	; (800a030 <__gethex+0x458>)
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	2184      	movs	r1, #132	; 0x84
 8009fc8:	e6b3      	b.n	8009d32 <__gethex+0x15a>
 8009fca:	6922      	ldr	r2, [r4, #16]
 8009fcc:	3202      	adds	r2, #2
 8009fce:	f104 010c 	add.w	r1, r4, #12
 8009fd2:	0092      	lsls	r2, r2, #2
 8009fd4:	300c      	adds	r0, #12
 8009fd6:	f7ff fd4b 	bl	8009a70 <memcpy>
 8009fda:	4621      	mov	r1, r4
 8009fdc:	4648      	mov	r0, r9
 8009fde:	f7fe f801 	bl	8007fe4 <_Bfree>
 8009fe2:	4654      	mov	r4, sl
 8009fe4:	6922      	ldr	r2, [r4, #16]
 8009fe6:	1c51      	adds	r1, r2, #1
 8009fe8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009fec:	6121      	str	r1, [r4, #16]
 8009fee:	2101      	movs	r1, #1
 8009ff0:	6151      	str	r1, [r2, #20]
 8009ff2:	e7bc      	b.n	8009f6e <__gethex+0x396>
 8009ff4:	6921      	ldr	r1, [r4, #16]
 8009ff6:	4559      	cmp	r1, fp
 8009ff8:	dd0b      	ble.n	800a012 <__gethex+0x43a>
 8009ffa:	2101      	movs	r1, #1
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	f7ff fd83 	bl	8009b08 <rshift>
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	3601      	adds	r6, #1
 800a006:	42b3      	cmp	r3, r6
 800a008:	f6ff aedb 	blt.w	8009dc2 <__gethex+0x1ea>
 800a00c:	f04f 0801 	mov.w	r8, #1
 800a010:	e7c2      	b.n	8009f98 <__gethex+0x3c0>
 800a012:	f015 051f 	ands.w	r5, r5, #31
 800a016:	d0f9      	beq.n	800a00c <__gethex+0x434>
 800a018:	9b01      	ldr	r3, [sp, #4]
 800a01a:	441a      	add	r2, r3
 800a01c:	f1c5 0520 	rsb	r5, r5, #32
 800a020:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a024:	f7fe f890 	bl	8008148 <__hi0bits>
 800a028:	42a8      	cmp	r0, r5
 800a02a:	dbe6      	blt.n	8009ffa <__gethex+0x422>
 800a02c:	e7ee      	b.n	800a00c <__gethex+0x434>
 800a02e:	bf00      	nop
 800a030:	0800ad05 	.word	0x0800ad05

0800a034 <L_shift>:
 800a034:	f1c2 0208 	rsb	r2, r2, #8
 800a038:	0092      	lsls	r2, r2, #2
 800a03a:	b570      	push	{r4, r5, r6, lr}
 800a03c:	f1c2 0620 	rsb	r6, r2, #32
 800a040:	6843      	ldr	r3, [r0, #4]
 800a042:	6804      	ldr	r4, [r0, #0]
 800a044:	fa03 f506 	lsl.w	r5, r3, r6
 800a048:	432c      	orrs	r4, r5
 800a04a:	40d3      	lsrs	r3, r2
 800a04c:	6004      	str	r4, [r0, #0]
 800a04e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a052:	4288      	cmp	r0, r1
 800a054:	d3f4      	bcc.n	800a040 <L_shift+0xc>
 800a056:	bd70      	pop	{r4, r5, r6, pc}

0800a058 <__match>:
 800a058:	b530      	push	{r4, r5, lr}
 800a05a:	6803      	ldr	r3, [r0, #0]
 800a05c:	3301      	adds	r3, #1
 800a05e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a062:	b914      	cbnz	r4, 800a06a <__match+0x12>
 800a064:	6003      	str	r3, [r0, #0]
 800a066:	2001      	movs	r0, #1
 800a068:	bd30      	pop	{r4, r5, pc}
 800a06a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a06e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a072:	2d19      	cmp	r5, #25
 800a074:	bf98      	it	ls
 800a076:	3220      	addls	r2, #32
 800a078:	42a2      	cmp	r2, r4
 800a07a:	d0f0      	beq.n	800a05e <__match+0x6>
 800a07c:	2000      	movs	r0, #0
 800a07e:	e7f3      	b.n	800a068 <__match+0x10>

0800a080 <__hexnan>:
 800a080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a084:	680b      	ldr	r3, [r1, #0]
 800a086:	6801      	ldr	r1, [r0, #0]
 800a088:	115e      	asrs	r6, r3, #5
 800a08a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a08e:	f013 031f 	ands.w	r3, r3, #31
 800a092:	b087      	sub	sp, #28
 800a094:	bf18      	it	ne
 800a096:	3604      	addne	r6, #4
 800a098:	2500      	movs	r5, #0
 800a09a:	1f37      	subs	r7, r6, #4
 800a09c:	4682      	mov	sl, r0
 800a09e:	4690      	mov	r8, r2
 800a0a0:	9301      	str	r3, [sp, #4]
 800a0a2:	f846 5c04 	str.w	r5, [r6, #-4]
 800a0a6:	46b9      	mov	r9, r7
 800a0a8:	463c      	mov	r4, r7
 800a0aa:	9502      	str	r5, [sp, #8]
 800a0ac:	46ab      	mov	fp, r5
 800a0ae:	784a      	ldrb	r2, [r1, #1]
 800a0b0:	1c4b      	adds	r3, r1, #1
 800a0b2:	9303      	str	r3, [sp, #12]
 800a0b4:	b342      	cbz	r2, 800a108 <__hexnan+0x88>
 800a0b6:	4610      	mov	r0, r2
 800a0b8:	9105      	str	r1, [sp, #20]
 800a0ba:	9204      	str	r2, [sp, #16]
 800a0bc:	f7ff fd76 	bl	8009bac <__hexdig_fun>
 800a0c0:	2800      	cmp	r0, #0
 800a0c2:	d14f      	bne.n	800a164 <__hexnan+0xe4>
 800a0c4:	9a04      	ldr	r2, [sp, #16]
 800a0c6:	9905      	ldr	r1, [sp, #20]
 800a0c8:	2a20      	cmp	r2, #32
 800a0ca:	d818      	bhi.n	800a0fe <__hexnan+0x7e>
 800a0cc:	9b02      	ldr	r3, [sp, #8]
 800a0ce:	459b      	cmp	fp, r3
 800a0d0:	dd13      	ble.n	800a0fa <__hexnan+0x7a>
 800a0d2:	454c      	cmp	r4, r9
 800a0d4:	d206      	bcs.n	800a0e4 <__hexnan+0x64>
 800a0d6:	2d07      	cmp	r5, #7
 800a0d8:	dc04      	bgt.n	800a0e4 <__hexnan+0x64>
 800a0da:	462a      	mov	r2, r5
 800a0dc:	4649      	mov	r1, r9
 800a0de:	4620      	mov	r0, r4
 800a0e0:	f7ff ffa8 	bl	800a034 <L_shift>
 800a0e4:	4544      	cmp	r4, r8
 800a0e6:	d950      	bls.n	800a18a <__hexnan+0x10a>
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	f1a4 0904 	sub.w	r9, r4, #4
 800a0ee:	f844 3c04 	str.w	r3, [r4, #-4]
 800a0f2:	f8cd b008 	str.w	fp, [sp, #8]
 800a0f6:	464c      	mov	r4, r9
 800a0f8:	461d      	mov	r5, r3
 800a0fa:	9903      	ldr	r1, [sp, #12]
 800a0fc:	e7d7      	b.n	800a0ae <__hexnan+0x2e>
 800a0fe:	2a29      	cmp	r2, #41	; 0x29
 800a100:	d155      	bne.n	800a1ae <__hexnan+0x12e>
 800a102:	3102      	adds	r1, #2
 800a104:	f8ca 1000 	str.w	r1, [sl]
 800a108:	f1bb 0f00 	cmp.w	fp, #0
 800a10c:	d04f      	beq.n	800a1ae <__hexnan+0x12e>
 800a10e:	454c      	cmp	r4, r9
 800a110:	d206      	bcs.n	800a120 <__hexnan+0xa0>
 800a112:	2d07      	cmp	r5, #7
 800a114:	dc04      	bgt.n	800a120 <__hexnan+0xa0>
 800a116:	462a      	mov	r2, r5
 800a118:	4649      	mov	r1, r9
 800a11a:	4620      	mov	r0, r4
 800a11c:	f7ff ff8a 	bl	800a034 <L_shift>
 800a120:	4544      	cmp	r4, r8
 800a122:	d934      	bls.n	800a18e <__hexnan+0x10e>
 800a124:	f1a8 0204 	sub.w	r2, r8, #4
 800a128:	4623      	mov	r3, r4
 800a12a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a12e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a132:	429f      	cmp	r7, r3
 800a134:	d2f9      	bcs.n	800a12a <__hexnan+0xaa>
 800a136:	1b3b      	subs	r3, r7, r4
 800a138:	f023 0303 	bic.w	r3, r3, #3
 800a13c:	3304      	adds	r3, #4
 800a13e:	3e03      	subs	r6, #3
 800a140:	3401      	adds	r4, #1
 800a142:	42a6      	cmp	r6, r4
 800a144:	bf38      	it	cc
 800a146:	2304      	movcc	r3, #4
 800a148:	4443      	add	r3, r8
 800a14a:	2200      	movs	r2, #0
 800a14c:	f843 2b04 	str.w	r2, [r3], #4
 800a150:	429f      	cmp	r7, r3
 800a152:	d2fb      	bcs.n	800a14c <__hexnan+0xcc>
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	b91b      	cbnz	r3, 800a160 <__hexnan+0xe0>
 800a158:	4547      	cmp	r7, r8
 800a15a:	d126      	bne.n	800a1aa <__hexnan+0x12a>
 800a15c:	2301      	movs	r3, #1
 800a15e:	603b      	str	r3, [r7, #0]
 800a160:	2005      	movs	r0, #5
 800a162:	e025      	b.n	800a1b0 <__hexnan+0x130>
 800a164:	3501      	adds	r5, #1
 800a166:	2d08      	cmp	r5, #8
 800a168:	f10b 0b01 	add.w	fp, fp, #1
 800a16c:	dd06      	ble.n	800a17c <__hexnan+0xfc>
 800a16e:	4544      	cmp	r4, r8
 800a170:	d9c3      	bls.n	800a0fa <__hexnan+0x7a>
 800a172:	2300      	movs	r3, #0
 800a174:	f844 3c04 	str.w	r3, [r4, #-4]
 800a178:	2501      	movs	r5, #1
 800a17a:	3c04      	subs	r4, #4
 800a17c:	6822      	ldr	r2, [r4, #0]
 800a17e:	f000 000f 	and.w	r0, r0, #15
 800a182:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a186:	6020      	str	r0, [r4, #0]
 800a188:	e7b7      	b.n	800a0fa <__hexnan+0x7a>
 800a18a:	2508      	movs	r5, #8
 800a18c:	e7b5      	b.n	800a0fa <__hexnan+0x7a>
 800a18e:	9b01      	ldr	r3, [sp, #4]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d0df      	beq.n	800a154 <__hexnan+0xd4>
 800a194:	f1c3 0320 	rsb	r3, r3, #32
 800a198:	f04f 32ff 	mov.w	r2, #4294967295
 800a19c:	40da      	lsrs	r2, r3
 800a19e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a1a2:	4013      	ands	r3, r2
 800a1a4:	f846 3c04 	str.w	r3, [r6, #-4]
 800a1a8:	e7d4      	b.n	800a154 <__hexnan+0xd4>
 800a1aa:	3f04      	subs	r7, #4
 800a1ac:	e7d2      	b.n	800a154 <__hexnan+0xd4>
 800a1ae:	2004      	movs	r0, #4
 800a1b0:	b007      	add	sp, #28
 800a1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1b6 <__ascii_mbtowc>:
 800a1b6:	b082      	sub	sp, #8
 800a1b8:	b901      	cbnz	r1, 800a1bc <__ascii_mbtowc+0x6>
 800a1ba:	a901      	add	r1, sp, #4
 800a1bc:	b142      	cbz	r2, 800a1d0 <__ascii_mbtowc+0x1a>
 800a1be:	b14b      	cbz	r3, 800a1d4 <__ascii_mbtowc+0x1e>
 800a1c0:	7813      	ldrb	r3, [r2, #0]
 800a1c2:	600b      	str	r3, [r1, #0]
 800a1c4:	7812      	ldrb	r2, [r2, #0]
 800a1c6:	1e10      	subs	r0, r2, #0
 800a1c8:	bf18      	it	ne
 800a1ca:	2001      	movne	r0, #1
 800a1cc:	b002      	add	sp, #8
 800a1ce:	4770      	bx	lr
 800a1d0:	4610      	mov	r0, r2
 800a1d2:	e7fb      	b.n	800a1cc <__ascii_mbtowc+0x16>
 800a1d4:	f06f 0001 	mvn.w	r0, #1
 800a1d8:	e7f8      	b.n	800a1cc <__ascii_mbtowc+0x16>

0800a1da <_realloc_r>:
 800a1da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1de:	4680      	mov	r8, r0
 800a1e0:	4614      	mov	r4, r2
 800a1e2:	460e      	mov	r6, r1
 800a1e4:	b921      	cbnz	r1, 800a1f0 <_realloc_r+0x16>
 800a1e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1ea:	4611      	mov	r1, r2
 800a1ec:	f7fd be2e 	b.w	8007e4c <_malloc_r>
 800a1f0:	b92a      	cbnz	r2, 800a1fe <_realloc_r+0x24>
 800a1f2:	f7fd fdb7 	bl	8007d64 <_free_r>
 800a1f6:	4625      	mov	r5, r4
 800a1f8:	4628      	mov	r0, r5
 800a1fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1fe:	f000 f842 	bl	800a286 <_malloc_usable_size_r>
 800a202:	4284      	cmp	r4, r0
 800a204:	4607      	mov	r7, r0
 800a206:	d802      	bhi.n	800a20e <_realloc_r+0x34>
 800a208:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a20c:	d812      	bhi.n	800a234 <_realloc_r+0x5a>
 800a20e:	4621      	mov	r1, r4
 800a210:	4640      	mov	r0, r8
 800a212:	f7fd fe1b 	bl	8007e4c <_malloc_r>
 800a216:	4605      	mov	r5, r0
 800a218:	2800      	cmp	r0, #0
 800a21a:	d0ed      	beq.n	800a1f8 <_realloc_r+0x1e>
 800a21c:	42bc      	cmp	r4, r7
 800a21e:	4622      	mov	r2, r4
 800a220:	4631      	mov	r1, r6
 800a222:	bf28      	it	cs
 800a224:	463a      	movcs	r2, r7
 800a226:	f7ff fc23 	bl	8009a70 <memcpy>
 800a22a:	4631      	mov	r1, r6
 800a22c:	4640      	mov	r0, r8
 800a22e:	f7fd fd99 	bl	8007d64 <_free_r>
 800a232:	e7e1      	b.n	800a1f8 <_realloc_r+0x1e>
 800a234:	4635      	mov	r5, r6
 800a236:	e7df      	b.n	800a1f8 <_realloc_r+0x1e>

0800a238 <__ascii_wctomb>:
 800a238:	b149      	cbz	r1, 800a24e <__ascii_wctomb+0x16>
 800a23a:	2aff      	cmp	r2, #255	; 0xff
 800a23c:	bf85      	ittet	hi
 800a23e:	238a      	movhi	r3, #138	; 0x8a
 800a240:	6003      	strhi	r3, [r0, #0]
 800a242:	700a      	strbls	r2, [r1, #0]
 800a244:	f04f 30ff 	movhi.w	r0, #4294967295
 800a248:	bf98      	it	ls
 800a24a:	2001      	movls	r0, #1
 800a24c:	4770      	bx	lr
 800a24e:	4608      	mov	r0, r1
 800a250:	4770      	bx	lr
	...

0800a254 <fiprintf>:
 800a254:	b40e      	push	{r1, r2, r3}
 800a256:	b503      	push	{r0, r1, lr}
 800a258:	4601      	mov	r1, r0
 800a25a:	ab03      	add	r3, sp, #12
 800a25c:	4805      	ldr	r0, [pc, #20]	; (800a274 <fiprintf+0x20>)
 800a25e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a262:	6800      	ldr	r0, [r0, #0]
 800a264:	9301      	str	r3, [sp, #4]
 800a266:	f000 f83f 	bl	800a2e8 <_vfiprintf_r>
 800a26a:	b002      	add	sp, #8
 800a26c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a270:	b003      	add	sp, #12
 800a272:	4770      	bx	lr
 800a274:	20000074 	.word	0x20000074

0800a278 <abort>:
 800a278:	b508      	push	{r3, lr}
 800a27a:	2006      	movs	r0, #6
 800a27c:	f000 fa0c 	bl	800a698 <raise>
 800a280:	2001      	movs	r0, #1
 800a282:	f7f8 f80d 	bl	80022a0 <_exit>

0800a286 <_malloc_usable_size_r>:
 800a286:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a28a:	1f18      	subs	r0, r3, #4
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	bfbc      	itt	lt
 800a290:	580b      	ldrlt	r3, [r1, r0]
 800a292:	18c0      	addlt	r0, r0, r3
 800a294:	4770      	bx	lr

0800a296 <__sfputc_r>:
 800a296:	6893      	ldr	r3, [r2, #8]
 800a298:	3b01      	subs	r3, #1
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	b410      	push	{r4}
 800a29e:	6093      	str	r3, [r2, #8]
 800a2a0:	da08      	bge.n	800a2b4 <__sfputc_r+0x1e>
 800a2a2:	6994      	ldr	r4, [r2, #24]
 800a2a4:	42a3      	cmp	r3, r4
 800a2a6:	db01      	blt.n	800a2ac <__sfputc_r+0x16>
 800a2a8:	290a      	cmp	r1, #10
 800a2aa:	d103      	bne.n	800a2b4 <__sfputc_r+0x1e>
 800a2ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2b0:	f000 b934 	b.w	800a51c <__swbuf_r>
 800a2b4:	6813      	ldr	r3, [r2, #0]
 800a2b6:	1c58      	adds	r0, r3, #1
 800a2b8:	6010      	str	r0, [r2, #0]
 800a2ba:	7019      	strb	r1, [r3, #0]
 800a2bc:	4608      	mov	r0, r1
 800a2be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2c2:	4770      	bx	lr

0800a2c4 <__sfputs_r>:
 800a2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2c6:	4606      	mov	r6, r0
 800a2c8:	460f      	mov	r7, r1
 800a2ca:	4614      	mov	r4, r2
 800a2cc:	18d5      	adds	r5, r2, r3
 800a2ce:	42ac      	cmp	r4, r5
 800a2d0:	d101      	bne.n	800a2d6 <__sfputs_r+0x12>
 800a2d2:	2000      	movs	r0, #0
 800a2d4:	e007      	b.n	800a2e6 <__sfputs_r+0x22>
 800a2d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2da:	463a      	mov	r2, r7
 800a2dc:	4630      	mov	r0, r6
 800a2de:	f7ff ffda 	bl	800a296 <__sfputc_r>
 800a2e2:	1c43      	adds	r3, r0, #1
 800a2e4:	d1f3      	bne.n	800a2ce <__sfputs_r+0xa>
 800a2e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a2e8 <_vfiprintf_r>:
 800a2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ec:	460d      	mov	r5, r1
 800a2ee:	b09d      	sub	sp, #116	; 0x74
 800a2f0:	4614      	mov	r4, r2
 800a2f2:	4698      	mov	r8, r3
 800a2f4:	4606      	mov	r6, r0
 800a2f6:	b118      	cbz	r0, 800a300 <_vfiprintf_r+0x18>
 800a2f8:	6a03      	ldr	r3, [r0, #32]
 800a2fa:	b90b      	cbnz	r3, 800a300 <_vfiprintf_r+0x18>
 800a2fc:	f7fc fd96 	bl	8006e2c <__sinit>
 800a300:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a302:	07d9      	lsls	r1, r3, #31
 800a304:	d405      	bmi.n	800a312 <_vfiprintf_r+0x2a>
 800a306:	89ab      	ldrh	r3, [r5, #12]
 800a308:	059a      	lsls	r2, r3, #22
 800a30a:	d402      	bmi.n	800a312 <_vfiprintf_r+0x2a>
 800a30c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a30e:	f7fc fea4 	bl	800705a <__retarget_lock_acquire_recursive>
 800a312:	89ab      	ldrh	r3, [r5, #12]
 800a314:	071b      	lsls	r3, r3, #28
 800a316:	d501      	bpl.n	800a31c <_vfiprintf_r+0x34>
 800a318:	692b      	ldr	r3, [r5, #16]
 800a31a:	b99b      	cbnz	r3, 800a344 <_vfiprintf_r+0x5c>
 800a31c:	4629      	mov	r1, r5
 800a31e:	4630      	mov	r0, r6
 800a320:	f000 f93a 	bl	800a598 <__swsetup_r>
 800a324:	b170      	cbz	r0, 800a344 <_vfiprintf_r+0x5c>
 800a326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a328:	07dc      	lsls	r4, r3, #31
 800a32a:	d504      	bpl.n	800a336 <_vfiprintf_r+0x4e>
 800a32c:	f04f 30ff 	mov.w	r0, #4294967295
 800a330:	b01d      	add	sp, #116	; 0x74
 800a332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a336:	89ab      	ldrh	r3, [r5, #12]
 800a338:	0598      	lsls	r0, r3, #22
 800a33a:	d4f7      	bmi.n	800a32c <_vfiprintf_r+0x44>
 800a33c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a33e:	f7fc fe8d 	bl	800705c <__retarget_lock_release_recursive>
 800a342:	e7f3      	b.n	800a32c <_vfiprintf_r+0x44>
 800a344:	2300      	movs	r3, #0
 800a346:	9309      	str	r3, [sp, #36]	; 0x24
 800a348:	2320      	movs	r3, #32
 800a34a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a34e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a352:	2330      	movs	r3, #48	; 0x30
 800a354:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a508 <_vfiprintf_r+0x220>
 800a358:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a35c:	f04f 0901 	mov.w	r9, #1
 800a360:	4623      	mov	r3, r4
 800a362:	469a      	mov	sl, r3
 800a364:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a368:	b10a      	cbz	r2, 800a36e <_vfiprintf_r+0x86>
 800a36a:	2a25      	cmp	r2, #37	; 0x25
 800a36c:	d1f9      	bne.n	800a362 <_vfiprintf_r+0x7a>
 800a36e:	ebba 0b04 	subs.w	fp, sl, r4
 800a372:	d00b      	beq.n	800a38c <_vfiprintf_r+0xa4>
 800a374:	465b      	mov	r3, fp
 800a376:	4622      	mov	r2, r4
 800a378:	4629      	mov	r1, r5
 800a37a:	4630      	mov	r0, r6
 800a37c:	f7ff ffa2 	bl	800a2c4 <__sfputs_r>
 800a380:	3001      	adds	r0, #1
 800a382:	f000 80a9 	beq.w	800a4d8 <_vfiprintf_r+0x1f0>
 800a386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a388:	445a      	add	r2, fp
 800a38a:	9209      	str	r2, [sp, #36]	; 0x24
 800a38c:	f89a 3000 	ldrb.w	r3, [sl]
 800a390:	2b00      	cmp	r3, #0
 800a392:	f000 80a1 	beq.w	800a4d8 <_vfiprintf_r+0x1f0>
 800a396:	2300      	movs	r3, #0
 800a398:	f04f 32ff 	mov.w	r2, #4294967295
 800a39c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3a0:	f10a 0a01 	add.w	sl, sl, #1
 800a3a4:	9304      	str	r3, [sp, #16]
 800a3a6:	9307      	str	r3, [sp, #28]
 800a3a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a3ac:	931a      	str	r3, [sp, #104]	; 0x68
 800a3ae:	4654      	mov	r4, sl
 800a3b0:	2205      	movs	r2, #5
 800a3b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3b6:	4854      	ldr	r0, [pc, #336]	; (800a508 <_vfiprintf_r+0x220>)
 800a3b8:	f7f5 ff22 	bl	8000200 <memchr>
 800a3bc:	9a04      	ldr	r2, [sp, #16]
 800a3be:	b9d8      	cbnz	r0, 800a3f8 <_vfiprintf_r+0x110>
 800a3c0:	06d1      	lsls	r1, r2, #27
 800a3c2:	bf44      	itt	mi
 800a3c4:	2320      	movmi	r3, #32
 800a3c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3ca:	0713      	lsls	r3, r2, #28
 800a3cc:	bf44      	itt	mi
 800a3ce:	232b      	movmi	r3, #43	; 0x2b
 800a3d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a3d8:	2b2a      	cmp	r3, #42	; 0x2a
 800a3da:	d015      	beq.n	800a408 <_vfiprintf_r+0x120>
 800a3dc:	9a07      	ldr	r2, [sp, #28]
 800a3de:	4654      	mov	r4, sl
 800a3e0:	2000      	movs	r0, #0
 800a3e2:	f04f 0c0a 	mov.w	ip, #10
 800a3e6:	4621      	mov	r1, r4
 800a3e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3ec:	3b30      	subs	r3, #48	; 0x30
 800a3ee:	2b09      	cmp	r3, #9
 800a3f0:	d94d      	bls.n	800a48e <_vfiprintf_r+0x1a6>
 800a3f2:	b1b0      	cbz	r0, 800a422 <_vfiprintf_r+0x13a>
 800a3f4:	9207      	str	r2, [sp, #28]
 800a3f6:	e014      	b.n	800a422 <_vfiprintf_r+0x13a>
 800a3f8:	eba0 0308 	sub.w	r3, r0, r8
 800a3fc:	fa09 f303 	lsl.w	r3, r9, r3
 800a400:	4313      	orrs	r3, r2
 800a402:	9304      	str	r3, [sp, #16]
 800a404:	46a2      	mov	sl, r4
 800a406:	e7d2      	b.n	800a3ae <_vfiprintf_r+0xc6>
 800a408:	9b03      	ldr	r3, [sp, #12]
 800a40a:	1d19      	adds	r1, r3, #4
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	9103      	str	r1, [sp, #12]
 800a410:	2b00      	cmp	r3, #0
 800a412:	bfbb      	ittet	lt
 800a414:	425b      	neglt	r3, r3
 800a416:	f042 0202 	orrlt.w	r2, r2, #2
 800a41a:	9307      	strge	r3, [sp, #28]
 800a41c:	9307      	strlt	r3, [sp, #28]
 800a41e:	bfb8      	it	lt
 800a420:	9204      	strlt	r2, [sp, #16]
 800a422:	7823      	ldrb	r3, [r4, #0]
 800a424:	2b2e      	cmp	r3, #46	; 0x2e
 800a426:	d10c      	bne.n	800a442 <_vfiprintf_r+0x15a>
 800a428:	7863      	ldrb	r3, [r4, #1]
 800a42a:	2b2a      	cmp	r3, #42	; 0x2a
 800a42c:	d134      	bne.n	800a498 <_vfiprintf_r+0x1b0>
 800a42e:	9b03      	ldr	r3, [sp, #12]
 800a430:	1d1a      	adds	r2, r3, #4
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	9203      	str	r2, [sp, #12]
 800a436:	2b00      	cmp	r3, #0
 800a438:	bfb8      	it	lt
 800a43a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a43e:	3402      	adds	r4, #2
 800a440:	9305      	str	r3, [sp, #20]
 800a442:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a518 <_vfiprintf_r+0x230>
 800a446:	7821      	ldrb	r1, [r4, #0]
 800a448:	2203      	movs	r2, #3
 800a44a:	4650      	mov	r0, sl
 800a44c:	f7f5 fed8 	bl	8000200 <memchr>
 800a450:	b138      	cbz	r0, 800a462 <_vfiprintf_r+0x17a>
 800a452:	9b04      	ldr	r3, [sp, #16]
 800a454:	eba0 000a 	sub.w	r0, r0, sl
 800a458:	2240      	movs	r2, #64	; 0x40
 800a45a:	4082      	lsls	r2, r0
 800a45c:	4313      	orrs	r3, r2
 800a45e:	3401      	adds	r4, #1
 800a460:	9304      	str	r3, [sp, #16]
 800a462:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a466:	4829      	ldr	r0, [pc, #164]	; (800a50c <_vfiprintf_r+0x224>)
 800a468:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a46c:	2206      	movs	r2, #6
 800a46e:	f7f5 fec7 	bl	8000200 <memchr>
 800a472:	2800      	cmp	r0, #0
 800a474:	d03f      	beq.n	800a4f6 <_vfiprintf_r+0x20e>
 800a476:	4b26      	ldr	r3, [pc, #152]	; (800a510 <_vfiprintf_r+0x228>)
 800a478:	bb1b      	cbnz	r3, 800a4c2 <_vfiprintf_r+0x1da>
 800a47a:	9b03      	ldr	r3, [sp, #12]
 800a47c:	3307      	adds	r3, #7
 800a47e:	f023 0307 	bic.w	r3, r3, #7
 800a482:	3308      	adds	r3, #8
 800a484:	9303      	str	r3, [sp, #12]
 800a486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a488:	443b      	add	r3, r7
 800a48a:	9309      	str	r3, [sp, #36]	; 0x24
 800a48c:	e768      	b.n	800a360 <_vfiprintf_r+0x78>
 800a48e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a492:	460c      	mov	r4, r1
 800a494:	2001      	movs	r0, #1
 800a496:	e7a6      	b.n	800a3e6 <_vfiprintf_r+0xfe>
 800a498:	2300      	movs	r3, #0
 800a49a:	3401      	adds	r4, #1
 800a49c:	9305      	str	r3, [sp, #20]
 800a49e:	4619      	mov	r1, r3
 800a4a0:	f04f 0c0a 	mov.w	ip, #10
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4aa:	3a30      	subs	r2, #48	; 0x30
 800a4ac:	2a09      	cmp	r2, #9
 800a4ae:	d903      	bls.n	800a4b8 <_vfiprintf_r+0x1d0>
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d0c6      	beq.n	800a442 <_vfiprintf_r+0x15a>
 800a4b4:	9105      	str	r1, [sp, #20]
 800a4b6:	e7c4      	b.n	800a442 <_vfiprintf_r+0x15a>
 800a4b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4bc:	4604      	mov	r4, r0
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e7f0      	b.n	800a4a4 <_vfiprintf_r+0x1bc>
 800a4c2:	ab03      	add	r3, sp, #12
 800a4c4:	9300      	str	r3, [sp, #0]
 800a4c6:	462a      	mov	r2, r5
 800a4c8:	4b12      	ldr	r3, [pc, #72]	; (800a514 <_vfiprintf_r+0x22c>)
 800a4ca:	a904      	add	r1, sp, #16
 800a4cc:	4630      	mov	r0, r6
 800a4ce:	f7fb fe4b 	bl	8006168 <_printf_float>
 800a4d2:	4607      	mov	r7, r0
 800a4d4:	1c78      	adds	r0, r7, #1
 800a4d6:	d1d6      	bne.n	800a486 <_vfiprintf_r+0x19e>
 800a4d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4da:	07d9      	lsls	r1, r3, #31
 800a4dc:	d405      	bmi.n	800a4ea <_vfiprintf_r+0x202>
 800a4de:	89ab      	ldrh	r3, [r5, #12]
 800a4e0:	059a      	lsls	r2, r3, #22
 800a4e2:	d402      	bmi.n	800a4ea <_vfiprintf_r+0x202>
 800a4e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4e6:	f7fc fdb9 	bl	800705c <__retarget_lock_release_recursive>
 800a4ea:	89ab      	ldrh	r3, [r5, #12]
 800a4ec:	065b      	lsls	r3, r3, #25
 800a4ee:	f53f af1d 	bmi.w	800a32c <_vfiprintf_r+0x44>
 800a4f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4f4:	e71c      	b.n	800a330 <_vfiprintf_r+0x48>
 800a4f6:	ab03      	add	r3, sp, #12
 800a4f8:	9300      	str	r3, [sp, #0]
 800a4fa:	462a      	mov	r2, r5
 800a4fc:	4b05      	ldr	r3, [pc, #20]	; (800a514 <_vfiprintf_r+0x22c>)
 800a4fe:	a904      	add	r1, sp, #16
 800a500:	4630      	mov	r0, r6
 800a502:	f7fc f8d5 	bl	80066b0 <_printf_i>
 800a506:	e7e4      	b.n	800a4d2 <_vfiprintf_r+0x1ea>
 800a508:	0800afc1 	.word	0x0800afc1
 800a50c:	0800afcb 	.word	0x0800afcb
 800a510:	08006169 	.word	0x08006169
 800a514:	0800a2c5 	.word	0x0800a2c5
 800a518:	0800afc7 	.word	0x0800afc7

0800a51c <__swbuf_r>:
 800a51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a51e:	460e      	mov	r6, r1
 800a520:	4614      	mov	r4, r2
 800a522:	4605      	mov	r5, r0
 800a524:	b118      	cbz	r0, 800a52e <__swbuf_r+0x12>
 800a526:	6a03      	ldr	r3, [r0, #32]
 800a528:	b90b      	cbnz	r3, 800a52e <__swbuf_r+0x12>
 800a52a:	f7fc fc7f 	bl	8006e2c <__sinit>
 800a52e:	69a3      	ldr	r3, [r4, #24]
 800a530:	60a3      	str	r3, [r4, #8]
 800a532:	89a3      	ldrh	r3, [r4, #12]
 800a534:	071a      	lsls	r2, r3, #28
 800a536:	d525      	bpl.n	800a584 <__swbuf_r+0x68>
 800a538:	6923      	ldr	r3, [r4, #16]
 800a53a:	b31b      	cbz	r3, 800a584 <__swbuf_r+0x68>
 800a53c:	6823      	ldr	r3, [r4, #0]
 800a53e:	6922      	ldr	r2, [r4, #16]
 800a540:	1a98      	subs	r0, r3, r2
 800a542:	6963      	ldr	r3, [r4, #20]
 800a544:	b2f6      	uxtb	r6, r6
 800a546:	4283      	cmp	r3, r0
 800a548:	4637      	mov	r7, r6
 800a54a:	dc04      	bgt.n	800a556 <__swbuf_r+0x3a>
 800a54c:	4621      	mov	r1, r4
 800a54e:	4628      	mov	r0, r5
 800a550:	f7ff fa2a 	bl	80099a8 <_fflush_r>
 800a554:	b9e0      	cbnz	r0, 800a590 <__swbuf_r+0x74>
 800a556:	68a3      	ldr	r3, [r4, #8]
 800a558:	3b01      	subs	r3, #1
 800a55a:	60a3      	str	r3, [r4, #8]
 800a55c:	6823      	ldr	r3, [r4, #0]
 800a55e:	1c5a      	adds	r2, r3, #1
 800a560:	6022      	str	r2, [r4, #0]
 800a562:	701e      	strb	r6, [r3, #0]
 800a564:	6962      	ldr	r2, [r4, #20]
 800a566:	1c43      	adds	r3, r0, #1
 800a568:	429a      	cmp	r2, r3
 800a56a:	d004      	beq.n	800a576 <__swbuf_r+0x5a>
 800a56c:	89a3      	ldrh	r3, [r4, #12]
 800a56e:	07db      	lsls	r3, r3, #31
 800a570:	d506      	bpl.n	800a580 <__swbuf_r+0x64>
 800a572:	2e0a      	cmp	r6, #10
 800a574:	d104      	bne.n	800a580 <__swbuf_r+0x64>
 800a576:	4621      	mov	r1, r4
 800a578:	4628      	mov	r0, r5
 800a57a:	f7ff fa15 	bl	80099a8 <_fflush_r>
 800a57e:	b938      	cbnz	r0, 800a590 <__swbuf_r+0x74>
 800a580:	4638      	mov	r0, r7
 800a582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a584:	4621      	mov	r1, r4
 800a586:	4628      	mov	r0, r5
 800a588:	f000 f806 	bl	800a598 <__swsetup_r>
 800a58c:	2800      	cmp	r0, #0
 800a58e:	d0d5      	beq.n	800a53c <__swbuf_r+0x20>
 800a590:	f04f 37ff 	mov.w	r7, #4294967295
 800a594:	e7f4      	b.n	800a580 <__swbuf_r+0x64>
	...

0800a598 <__swsetup_r>:
 800a598:	b538      	push	{r3, r4, r5, lr}
 800a59a:	4b2a      	ldr	r3, [pc, #168]	; (800a644 <__swsetup_r+0xac>)
 800a59c:	4605      	mov	r5, r0
 800a59e:	6818      	ldr	r0, [r3, #0]
 800a5a0:	460c      	mov	r4, r1
 800a5a2:	b118      	cbz	r0, 800a5ac <__swsetup_r+0x14>
 800a5a4:	6a03      	ldr	r3, [r0, #32]
 800a5a6:	b90b      	cbnz	r3, 800a5ac <__swsetup_r+0x14>
 800a5a8:	f7fc fc40 	bl	8006e2c <__sinit>
 800a5ac:	89a3      	ldrh	r3, [r4, #12]
 800a5ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5b2:	0718      	lsls	r0, r3, #28
 800a5b4:	d422      	bmi.n	800a5fc <__swsetup_r+0x64>
 800a5b6:	06d9      	lsls	r1, r3, #27
 800a5b8:	d407      	bmi.n	800a5ca <__swsetup_r+0x32>
 800a5ba:	2309      	movs	r3, #9
 800a5bc:	602b      	str	r3, [r5, #0]
 800a5be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a5c2:	81a3      	strh	r3, [r4, #12]
 800a5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5c8:	e034      	b.n	800a634 <__swsetup_r+0x9c>
 800a5ca:	0758      	lsls	r0, r3, #29
 800a5cc:	d512      	bpl.n	800a5f4 <__swsetup_r+0x5c>
 800a5ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5d0:	b141      	cbz	r1, 800a5e4 <__swsetup_r+0x4c>
 800a5d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5d6:	4299      	cmp	r1, r3
 800a5d8:	d002      	beq.n	800a5e0 <__swsetup_r+0x48>
 800a5da:	4628      	mov	r0, r5
 800a5dc:	f7fd fbc2 	bl	8007d64 <_free_r>
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	6363      	str	r3, [r4, #52]	; 0x34
 800a5e4:	89a3      	ldrh	r3, [r4, #12]
 800a5e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5ea:	81a3      	strh	r3, [r4, #12]
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	6063      	str	r3, [r4, #4]
 800a5f0:	6923      	ldr	r3, [r4, #16]
 800a5f2:	6023      	str	r3, [r4, #0]
 800a5f4:	89a3      	ldrh	r3, [r4, #12]
 800a5f6:	f043 0308 	orr.w	r3, r3, #8
 800a5fa:	81a3      	strh	r3, [r4, #12]
 800a5fc:	6923      	ldr	r3, [r4, #16]
 800a5fe:	b94b      	cbnz	r3, 800a614 <__swsetup_r+0x7c>
 800a600:	89a3      	ldrh	r3, [r4, #12]
 800a602:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a606:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a60a:	d003      	beq.n	800a614 <__swsetup_r+0x7c>
 800a60c:	4621      	mov	r1, r4
 800a60e:	4628      	mov	r0, r5
 800a610:	f000 f884 	bl	800a71c <__smakebuf_r>
 800a614:	89a0      	ldrh	r0, [r4, #12]
 800a616:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a61a:	f010 0301 	ands.w	r3, r0, #1
 800a61e:	d00a      	beq.n	800a636 <__swsetup_r+0x9e>
 800a620:	2300      	movs	r3, #0
 800a622:	60a3      	str	r3, [r4, #8]
 800a624:	6963      	ldr	r3, [r4, #20]
 800a626:	425b      	negs	r3, r3
 800a628:	61a3      	str	r3, [r4, #24]
 800a62a:	6923      	ldr	r3, [r4, #16]
 800a62c:	b943      	cbnz	r3, 800a640 <__swsetup_r+0xa8>
 800a62e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a632:	d1c4      	bne.n	800a5be <__swsetup_r+0x26>
 800a634:	bd38      	pop	{r3, r4, r5, pc}
 800a636:	0781      	lsls	r1, r0, #30
 800a638:	bf58      	it	pl
 800a63a:	6963      	ldrpl	r3, [r4, #20]
 800a63c:	60a3      	str	r3, [r4, #8]
 800a63e:	e7f4      	b.n	800a62a <__swsetup_r+0x92>
 800a640:	2000      	movs	r0, #0
 800a642:	e7f7      	b.n	800a634 <__swsetup_r+0x9c>
 800a644:	20000074 	.word	0x20000074

0800a648 <_raise_r>:
 800a648:	291f      	cmp	r1, #31
 800a64a:	b538      	push	{r3, r4, r5, lr}
 800a64c:	4604      	mov	r4, r0
 800a64e:	460d      	mov	r5, r1
 800a650:	d904      	bls.n	800a65c <_raise_r+0x14>
 800a652:	2316      	movs	r3, #22
 800a654:	6003      	str	r3, [r0, #0]
 800a656:	f04f 30ff 	mov.w	r0, #4294967295
 800a65a:	bd38      	pop	{r3, r4, r5, pc}
 800a65c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a65e:	b112      	cbz	r2, 800a666 <_raise_r+0x1e>
 800a660:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a664:	b94b      	cbnz	r3, 800a67a <_raise_r+0x32>
 800a666:	4620      	mov	r0, r4
 800a668:	f000 f830 	bl	800a6cc <_getpid_r>
 800a66c:	462a      	mov	r2, r5
 800a66e:	4601      	mov	r1, r0
 800a670:	4620      	mov	r0, r4
 800a672:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a676:	f000 b817 	b.w	800a6a8 <_kill_r>
 800a67a:	2b01      	cmp	r3, #1
 800a67c:	d00a      	beq.n	800a694 <_raise_r+0x4c>
 800a67e:	1c59      	adds	r1, r3, #1
 800a680:	d103      	bne.n	800a68a <_raise_r+0x42>
 800a682:	2316      	movs	r3, #22
 800a684:	6003      	str	r3, [r0, #0]
 800a686:	2001      	movs	r0, #1
 800a688:	e7e7      	b.n	800a65a <_raise_r+0x12>
 800a68a:	2400      	movs	r4, #0
 800a68c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a690:	4628      	mov	r0, r5
 800a692:	4798      	blx	r3
 800a694:	2000      	movs	r0, #0
 800a696:	e7e0      	b.n	800a65a <_raise_r+0x12>

0800a698 <raise>:
 800a698:	4b02      	ldr	r3, [pc, #8]	; (800a6a4 <raise+0xc>)
 800a69a:	4601      	mov	r1, r0
 800a69c:	6818      	ldr	r0, [r3, #0]
 800a69e:	f7ff bfd3 	b.w	800a648 <_raise_r>
 800a6a2:	bf00      	nop
 800a6a4:	20000074 	.word	0x20000074

0800a6a8 <_kill_r>:
 800a6a8:	b538      	push	{r3, r4, r5, lr}
 800a6aa:	4d07      	ldr	r5, [pc, #28]	; (800a6c8 <_kill_r+0x20>)
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	4604      	mov	r4, r0
 800a6b0:	4608      	mov	r0, r1
 800a6b2:	4611      	mov	r1, r2
 800a6b4:	602b      	str	r3, [r5, #0]
 800a6b6:	f7f7 fde3 	bl	8002280 <_kill>
 800a6ba:	1c43      	adds	r3, r0, #1
 800a6bc:	d102      	bne.n	800a6c4 <_kill_r+0x1c>
 800a6be:	682b      	ldr	r3, [r5, #0]
 800a6c0:	b103      	cbz	r3, 800a6c4 <_kill_r+0x1c>
 800a6c2:	6023      	str	r3, [r4, #0]
 800a6c4:	bd38      	pop	{r3, r4, r5, pc}
 800a6c6:	bf00      	nop
 800a6c8:	200007e8 	.word	0x200007e8

0800a6cc <_getpid_r>:
 800a6cc:	f7f7 bdd0 	b.w	8002270 <_getpid>

0800a6d0 <__swhatbuf_r>:
 800a6d0:	b570      	push	{r4, r5, r6, lr}
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6d8:	2900      	cmp	r1, #0
 800a6da:	b096      	sub	sp, #88	; 0x58
 800a6dc:	4615      	mov	r5, r2
 800a6de:	461e      	mov	r6, r3
 800a6e0:	da0d      	bge.n	800a6fe <__swhatbuf_r+0x2e>
 800a6e2:	89a3      	ldrh	r3, [r4, #12]
 800a6e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a6e8:	f04f 0100 	mov.w	r1, #0
 800a6ec:	bf0c      	ite	eq
 800a6ee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a6f2:	2340      	movne	r3, #64	; 0x40
 800a6f4:	2000      	movs	r0, #0
 800a6f6:	6031      	str	r1, [r6, #0]
 800a6f8:	602b      	str	r3, [r5, #0]
 800a6fa:	b016      	add	sp, #88	; 0x58
 800a6fc:	bd70      	pop	{r4, r5, r6, pc}
 800a6fe:	466a      	mov	r2, sp
 800a700:	f000 f848 	bl	800a794 <_fstat_r>
 800a704:	2800      	cmp	r0, #0
 800a706:	dbec      	blt.n	800a6e2 <__swhatbuf_r+0x12>
 800a708:	9901      	ldr	r1, [sp, #4]
 800a70a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a70e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a712:	4259      	negs	r1, r3
 800a714:	4159      	adcs	r1, r3
 800a716:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a71a:	e7eb      	b.n	800a6f4 <__swhatbuf_r+0x24>

0800a71c <__smakebuf_r>:
 800a71c:	898b      	ldrh	r3, [r1, #12]
 800a71e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a720:	079d      	lsls	r5, r3, #30
 800a722:	4606      	mov	r6, r0
 800a724:	460c      	mov	r4, r1
 800a726:	d507      	bpl.n	800a738 <__smakebuf_r+0x1c>
 800a728:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a72c:	6023      	str	r3, [r4, #0]
 800a72e:	6123      	str	r3, [r4, #16]
 800a730:	2301      	movs	r3, #1
 800a732:	6163      	str	r3, [r4, #20]
 800a734:	b002      	add	sp, #8
 800a736:	bd70      	pop	{r4, r5, r6, pc}
 800a738:	ab01      	add	r3, sp, #4
 800a73a:	466a      	mov	r2, sp
 800a73c:	f7ff ffc8 	bl	800a6d0 <__swhatbuf_r>
 800a740:	9900      	ldr	r1, [sp, #0]
 800a742:	4605      	mov	r5, r0
 800a744:	4630      	mov	r0, r6
 800a746:	f7fd fb81 	bl	8007e4c <_malloc_r>
 800a74a:	b948      	cbnz	r0, 800a760 <__smakebuf_r+0x44>
 800a74c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a750:	059a      	lsls	r2, r3, #22
 800a752:	d4ef      	bmi.n	800a734 <__smakebuf_r+0x18>
 800a754:	f023 0303 	bic.w	r3, r3, #3
 800a758:	f043 0302 	orr.w	r3, r3, #2
 800a75c:	81a3      	strh	r3, [r4, #12]
 800a75e:	e7e3      	b.n	800a728 <__smakebuf_r+0xc>
 800a760:	89a3      	ldrh	r3, [r4, #12]
 800a762:	6020      	str	r0, [r4, #0]
 800a764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a768:	81a3      	strh	r3, [r4, #12]
 800a76a:	9b00      	ldr	r3, [sp, #0]
 800a76c:	6163      	str	r3, [r4, #20]
 800a76e:	9b01      	ldr	r3, [sp, #4]
 800a770:	6120      	str	r0, [r4, #16]
 800a772:	b15b      	cbz	r3, 800a78c <__smakebuf_r+0x70>
 800a774:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a778:	4630      	mov	r0, r6
 800a77a:	f000 f81d 	bl	800a7b8 <_isatty_r>
 800a77e:	b128      	cbz	r0, 800a78c <__smakebuf_r+0x70>
 800a780:	89a3      	ldrh	r3, [r4, #12]
 800a782:	f023 0303 	bic.w	r3, r3, #3
 800a786:	f043 0301 	orr.w	r3, r3, #1
 800a78a:	81a3      	strh	r3, [r4, #12]
 800a78c:	89a3      	ldrh	r3, [r4, #12]
 800a78e:	431d      	orrs	r5, r3
 800a790:	81a5      	strh	r5, [r4, #12]
 800a792:	e7cf      	b.n	800a734 <__smakebuf_r+0x18>

0800a794 <_fstat_r>:
 800a794:	b538      	push	{r3, r4, r5, lr}
 800a796:	4d07      	ldr	r5, [pc, #28]	; (800a7b4 <_fstat_r+0x20>)
 800a798:	2300      	movs	r3, #0
 800a79a:	4604      	mov	r4, r0
 800a79c:	4608      	mov	r0, r1
 800a79e:	4611      	mov	r1, r2
 800a7a0:	602b      	str	r3, [r5, #0]
 800a7a2:	f7f7 fdcc 	bl	800233e <_fstat>
 800a7a6:	1c43      	adds	r3, r0, #1
 800a7a8:	d102      	bne.n	800a7b0 <_fstat_r+0x1c>
 800a7aa:	682b      	ldr	r3, [r5, #0]
 800a7ac:	b103      	cbz	r3, 800a7b0 <_fstat_r+0x1c>
 800a7ae:	6023      	str	r3, [r4, #0]
 800a7b0:	bd38      	pop	{r3, r4, r5, pc}
 800a7b2:	bf00      	nop
 800a7b4:	200007e8 	.word	0x200007e8

0800a7b8 <_isatty_r>:
 800a7b8:	b538      	push	{r3, r4, r5, lr}
 800a7ba:	4d06      	ldr	r5, [pc, #24]	; (800a7d4 <_isatty_r+0x1c>)
 800a7bc:	2300      	movs	r3, #0
 800a7be:	4604      	mov	r4, r0
 800a7c0:	4608      	mov	r0, r1
 800a7c2:	602b      	str	r3, [r5, #0]
 800a7c4:	f7f7 fdcb 	bl	800235e <_isatty>
 800a7c8:	1c43      	adds	r3, r0, #1
 800a7ca:	d102      	bne.n	800a7d2 <_isatty_r+0x1a>
 800a7cc:	682b      	ldr	r3, [r5, #0]
 800a7ce:	b103      	cbz	r3, 800a7d2 <_isatty_r+0x1a>
 800a7d0:	6023      	str	r3, [r4, #0]
 800a7d2:	bd38      	pop	{r3, r4, r5, pc}
 800a7d4:	200007e8 	.word	0x200007e8

0800a7d8 <log>:
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	ed2d 8b02 	vpush	{d8}
 800a7de:	ec55 4b10 	vmov	r4, r5, d0
 800a7e2:	f000 f839 	bl	800a858 <__ieee754_log>
 800a7e6:	4622      	mov	r2, r4
 800a7e8:	462b      	mov	r3, r5
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	4629      	mov	r1, r5
 800a7ee:	eeb0 8a40 	vmov.f32	s16, s0
 800a7f2:	eef0 8a60 	vmov.f32	s17, s1
 800a7f6:	f7f6 f9b1 	bl	8000b5c <__aeabi_dcmpun>
 800a7fa:	b998      	cbnz	r0, 800a824 <log+0x4c>
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	2300      	movs	r3, #0
 800a800:	4620      	mov	r0, r4
 800a802:	4629      	mov	r1, r5
 800a804:	f7f6 f9a0 	bl	8000b48 <__aeabi_dcmpgt>
 800a808:	b960      	cbnz	r0, 800a824 <log+0x4c>
 800a80a:	2200      	movs	r2, #0
 800a80c:	2300      	movs	r3, #0
 800a80e:	4620      	mov	r0, r4
 800a810:	4629      	mov	r1, r5
 800a812:	f7f6 f971 	bl	8000af8 <__aeabi_dcmpeq>
 800a816:	b160      	cbz	r0, 800a832 <log+0x5a>
 800a818:	f7fc fbf4 	bl	8007004 <__errno>
 800a81c:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800a848 <log+0x70>
 800a820:	2322      	movs	r3, #34	; 0x22
 800a822:	6003      	str	r3, [r0, #0]
 800a824:	eeb0 0a48 	vmov.f32	s0, s16
 800a828:	eef0 0a68 	vmov.f32	s1, s17
 800a82c:	ecbd 8b02 	vpop	{d8}
 800a830:	bd38      	pop	{r3, r4, r5, pc}
 800a832:	f7fc fbe7 	bl	8007004 <__errno>
 800a836:	ecbd 8b02 	vpop	{d8}
 800a83a:	2321      	movs	r3, #33	; 0x21
 800a83c:	6003      	str	r3, [r0, #0]
 800a83e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a842:	4803      	ldr	r0, [pc, #12]	; (800a850 <log+0x78>)
 800a844:	f7ff b924 	b.w	8009a90 <nan>
 800a848:	00000000 	.word	0x00000000
 800a84c:	fff00000 	.word	0xfff00000
 800a850:	0800b015 	.word	0x0800b015
 800a854:	00000000 	.word	0x00000000

0800a858 <__ieee754_log>:
 800a858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a85c:	ec51 0b10 	vmov	r0, r1, d0
 800a860:	ed2d 8b04 	vpush	{d8-d9}
 800a864:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a868:	b083      	sub	sp, #12
 800a86a:	460d      	mov	r5, r1
 800a86c:	da29      	bge.n	800a8c2 <__ieee754_log+0x6a>
 800a86e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a872:	4303      	orrs	r3, r0
 800a874:	ee10 2a10 	vmov	r2, s0
 800a878:	d10c      	bne.n	800a894 <__ieee754_log+0x3c>
 800a87a:	49cf      	ldr	r1, [pc, #828]	; (800abb8 <__ieee754_log+0x360>)
 800a87c:	2200      	movs	r2, #0
 800a87e:	2300      	movs	r3, #0
 800a880:	2000      	movs	r0, #0
 800a882:	f7f5 fffb 	bl	800087c <__aeabi_ddiv>
 800a886:	ec41 0b10 	vmov	d0, r0, r1
 800a88a:	b003      	add	sp, #12
 800a88c:	ecbd 8b04 	vpop	{d8-d9}
 800a890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a894:	2900      	cmp	r1, #0
 800a896:	da05      	bge.n	800a8a4 <__ieee754_log+0x4c>
 800a898:	460b      	mov	r3, r1
 800a89a:	f7f5 fd0d 	bl	80002b8 <__aeabi_dsub>
 800a89e:	2200      	movs	r2, #0
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	e7ee      	b.n	800a882 <__ieee754_log+0x2a>
 800a8a4:	4bc5      	ldr	r3, [pc, #788]	; (800abbc <__ieee754_log+0x364>)
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	f7f5 febe 	bl	8000628 <__aeabi_dmul>
 800a8ac:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800a8b0:	460d      	mov	r5, r1
 800a8b2:	4ac3      	ldr	r2, [pc, #780]	; (800abc0 <__ieee754_log+0x368>)
 800a8b4:	4295      	cmp	r5, r2
 800a8b6:	dd06      	ble.n	800a8c6 <__ieee754_log+0x6e>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	460b      	mov	r3, r1
 800a8bc:	f7f5 fcfe 	bl	80002bc <__adddf3>
 800a8c0:	e7e1      	b.n	800a886 <__ieee754_log+0x2e>
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	e7f5      	b.n	800a8b2 <__ieee754_log+0x5a>
 800a8c6:	152c      	asrs	r4, r5, #20
 800a8c8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a8cc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a8d0:	441c      	add	r4, r3
 800a8d2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800a8d6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800a8da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a8de:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800a8e2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800a8e6:	ea42 0105 	orr.w	r1, r2, r5
 800a8ea:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	4bb4      	ldr	r3, [pc, #720]	; (800abc4 <__ieee754_log+0x36c>)
 800a8f2:	f7f5 fce1 	bl	80002b8 <__aeabi_dsub>
 800a8f6:	1cab      	adds	r3, r5, #2
 800a8f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8fc:	2b02      	cmp	r3, #2
 800a8fe:	4682      	mov	sl, r0
 800a900:	468b      	mov	fp, r1
 800a902:	f04f 0200 	mov.w	r2, #0
 800a906:	dc53      	bgt.n	800a9b0 <__ieee754_log+0x158>
 800a908:	2300      	movs	r3, #0
 800a90a:	f7f6 f8f5 	bl	8000af8 <__aeabi_dcmpeq>
 800a90e:	b1d0      	cbz	r0, 800a946 <__ieee754_log+0xee>
 800a910:	2c00      	cmp	r4, #0
 800a912:	f000 8122 	beq.w	800ab5a <__ieee754_log+0x302>
 800a916:	4620      	mov	r0, r4
 800a918:	f7f5 fe1c 	bl	8000554 <__aeabi_i2d>
 800a91c:	a390      	add	r3, pc, #576	; (adr r3, 800ab60 <__ieee754_log+0x308>)
 800a91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a922:	4606      	mov	r6, r0
 800a924:	460f      	mov	r7, r1
 800a926:	f7f5 fe7f 	bl	8000628 <__aeabi_dmul>
 800a92a:	a38f      	add	r3, pc, #572	; (adr r3, 800ab68 <__ieee754_log+0x310>)
 800a92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a930:	4604      	mov	r4, r0
 800a932:	460d      	mov	r5, r1
 800a934:	4630      	mov	r0, r6
 800a936:	4639      	mov	r1, r7
 800a938:	f7f5 fe76 	bl	8000628 <__aeabi_dmul>
 800a93c:	4602      	mov	r2, r0
 800a93e:	460b      	mov	r3, r1
 800a940:	4620      	mov	r0, r4
 800a942:	4629      	mov	r1, r5
 800a944:	e7ba      	b.n	800a8bc <__ieee754_log+0x64>
 800a946:	a38a      	add	r3, pc, #552	; (adr r3, 800ab70 <__ieee754_log+0x318>)
 800a948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a94c:	4650      	mov	r0, sl
 800a94e:	4659      	mov	r1, fp
 800a950:	f7f5 fe6a 	bl	8000628 <__aeabi_dmul>
 800a954:	4602      	mov	r2, r0
 800a956:	460b      	mov	r3, r1
 800a958:	2000      	movs	r0, #0
 800a95a:	499b      	ldr	r1, [pc, #620]	; (800abc8 <__ieee754_log+0x370>)
 800a95c:	f7f5 fcac 	bl	80002b8 <__aeabi_dsub>
 800a960:	4652      	mov	r2, sl
 800a962:	4606      	mov	r6, r0
 800a964:	460f      	mov	r7, r1
 800a966:	465b      	mov	r3, fp
 800a968:	4650      	mov	r0, sl
 800a96a:	4659      	mov	r1, fp
 800a96c:	f7f5 fe5c 	bl	8000628 <__aeabi_dmul>
 800a970:	4602      	mov	r2, r0
 800a972:	460b      	mov	r3, r1
 800a974:	4630      	mov	r0, r6
 800a976:	4639      	mov	r1, r7
 800a978:	f7f5 fe56 	bl	8000628 <__aeabi_dmul>
 800a97c:	4606      	mov	r6, r0
 800a97e:	460f      	mov	r7, r1
 800a980:	b914      	cbnz	r4, 800a988 <__ieee754_log+0x130>
 800a982:	4632      	mov	r2, r6
 800a984:	463b      	mov	r3, r7
 800a986:	e0a2      	b.n	800aace <__ieee754_log+0x276>
 800a988:	4620      	mov	r0, r4
 800a98a:	f7f5 fde3 	bl	8000554 <__aeabi_i2d>
 800a98e:	a374      	add	r3, pc, #464	; (adr r3, 800ab60 <__ieee754_log+0x308>)
 800a990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a994:	4680      	mov	r8, r0
 800a996:	4689      	mov	r9, r1
 800a998:	f7f5 fe46 	bl	8000628 <__aeabi_dmul>
 800a99c:	a372      	add	r3, pc, #456	; (adr r3, 800ab68 <__ieee754_log+0x310>)
 800a99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a2:	4604      	mov	r4, r0
 800a9a4:	460d      	mov	r5, r1
 800a9a6:	4640      	mov	r0, r8
 800a9a8:	4649      	mov	r1, r9
 800a9aa:	f7f5 fe3d 	bl	8000628 <__aeabi_dmul>
 800a9ae:	e0a7      	b.n	800ab00 <__ieee754_log+0x2a8>
 800a9b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a9b4:	f7f5 fc82 	bl	80002bc <__adddf3>
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	460b      	mov	r3, r1
 800a9bc:	4650      	mov	r0, sl
 800a9be:	4659      	mov	r1, fp
 800a9c0:	f7f5 ff5c 	bl	800087c <__aeabi_ddiv>
 800a9c4:	ec41 0b18 	vmov	d8, r0, r1
 800a9c8:	4620      	mov	r0, r4
 800a9ca:	f7f5 fdc3 	bl	8000554 <__aeabi_i2d>
 800a9ce:	ec53 2b18 	vmov	r2, r3, d8
 800a9d2:	ec41 0b19 	vmov	d9, r0, r1
 800a9d6:	ec51 0b18 	vmov	r0, r1, d8
 800a9da:	f7f5 fe25 	bl	8000628 <__aeabi_dmul>
 800a9de:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800a9e2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800a9e6:	9301      	str	r3, [sp, #4]
 800a9e8:	4602      	mov	r2, r0
 800a9ea:	460b      	mov	r3, r1
 800a9ec:	4680      	mov	r8, r0
 800a9ee:	4689      	mov	r9, r1
 800a9f0:	f7f5 fe1a 	bl	8000628 <__aeabi_dmul>
 800a9f4:	a360      	add	r3, pc, #384	; (adr r3, 800ab78 <__ieee754_log+0x320>)
 800a9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9fa:	4606      	mov	r6, r0
 800a9fc:	460f      	mov	r7, r1
 800a9fe:	f7f5 fe13 	bl	8000628 <__aeabi_dmul>
 800aa02:	a35f      	add	r3, pc, #380	; (adr r3, 800ab80 <__ieee754_log+0x328>)
 800aa04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa08:	f7f5 fc58 	bl	80002bc <__adddf3>
 800aa0c:	4632      	mov	r2, r6
 800aa0e:	463b      	mov	r3, r7
 800aa10:	f7f5 fe0a 	bl	8000628 <__aeabi_dmul>
 800aa14:	a35c      	add	r3, pc, #368	; (adr r3, 800ab88 <__ieee754_log+0x330>)
 800aa16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa1a:	f7f5 fc4f 	bl	80002bc <__adddf3>
 800aa1e:	4632      	mov	r2, r6
 800aa20:	463b      	mov	r3, r7
 800aa22:	f7f5 fe01 	bl	8000628 <__aeabi_dmul>
 800aa26:	a35a      	add	r3, pc, #360	; (adr r3, 800ab90 <__ieee754_log+0x338>)
 800aa28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa2c:	f7f5 fc46 	bl	80002bc <__adddf3>
 800aa30:	4642      	mov	r2, r8
 800aa32:	464b      	mov	r3, r9
 800aa34:	f7f5 fdf8 	bl	8000628 <__aeabi_dmul>
 800aa38:	a357      	add	r3, pc, #348	; (adr r3, 800ab98 <__ieee754_log+0x340>)
 800aa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3e:	4680      	mov	r8, r0
 800aa40:	4689      	mov	r9, r1
 800aa42:	4630      	mov	r0, r6
 800aa44:	4639      	mov	r1, r7
 800aa46:	f7f5 fdef 	bl	8000628 <__aeabi_dmul>
 800aa4a:	a355      	add	r3, pc, #340	; (adr r3, 800aba0 <__ieee754_log+0x348>)
 800aa4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa50:	f7f5 fc34 	bl	80002bc <__adddf3>
 800aa54:	4632      	mov	r2, r6
 800aa56:	463b      	mov	r3, r7
 800aa58:	f7f5 fde6 	bl	8000628 <__aeabi_dmul>
 800aa5c:	a352      	add	r3, pc, #328	; (adr r3, 800aba8 <__ieee754_log+0x350>)
 800aa5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa62:	f7f5 fc2b 	bl	80002bc <__adddf3>
 800aa66:	4632      	mov	r2, r6
 800aa68:	463b      	mov	r3, r7
 800aa6a:	f7f5 fddd 	bl	8000628 <__aeabi_dmul>
 800aa6e:	460b      	mov	r3, r1
 800aa70:	4602      	mov	r2, r0
 800aa72:	4649      	mov	r1, r9
 800aa74:	4640      	mov	r0, r8
 800aa76:	f7f5 fc21 	bl	80002bc <__adddf3>
 800aa7a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800aa7e:	9b01      	ldr	r3, [sp, #4]
 800aa80:	3551      	adds	r5, #81	; 0x51
 800aa82:	431d      	orrs	r5, r3
 800aa84:	2d00      	cmp	r5, #0
 800aa86:	4680      	mov	r8, r0
 800aa88:	4689      	mov	r9, r1
 800aa8a:	dd48      	ble.n	800ab1e <__ieee754_log+0x2c6>
 800aa8c:	4b4e      	ldr	r3, [pc, #312]	; (800abc8 <__ieee754_log+0x370>)
 800aa8e:	2200      	movs	r2, #0
 800aa90:	4650      	mov	r0, sl
 800aa92:	4659      	mov	r1, fp
 800aa94:	f7f5 fdc8 	bl	8000628 <__aeabi_dmul>
 800aa98:	4652      	mov	r2, sl
 800aa9a:	465b      	mov	r3, fp
 800aa9c:	f7f5 fdc4 	bl	8000628 <__aeabi_dmul>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	4606      	mov	r6, r0
 800aaa6:	460f      	mov	r7, r1
 800aaa8:	4640      	mov	r0, r8
 800aaaa:	4649      	mov	r1, r9
 800aaac:	f7f5 fc06 	bl	80002bc <__adddf3>
 800aab0:	ec53 2b18 	vmov	r2, r3, d8
 800aab4:	f7f5 fdb8 	bl	8000628 <__aeabi_dmul>
 800aab8:	4680      	mov	r8, r0
 800aaba:	4689      	mov	r9, r1
 800aabc:	b964      	cbnz	r4, 800aad8 <__ieee754_log+0x280>
 800aabe:	4602      	mov	r2, r0
 800aac0:	460b      	mov	r3, r1
 800aac2:	4630      	mov	r0, r6
 800aac4:	4639      	mov	r1, r7
 800aac6:	f7f5 fbf7 	bl	80002b8 <__aeabi_dsub>
 800aaca:	4602      	mov	r2, r0
 800aacc:	460b      	mov	r3, r1
 800aace:	4650      	mov	r0, sl
 800aad0:	4659      	mov	r1, fp
 800aad2:	f7f5 fbf1 	bl	80002b8 <__aeabi_dsub>
 800aad6:	e6d6      	b.n	800a886 <__ieee754_log+0x2e>
 800aad8:	a321      	add	r3, pc, #132	; (adr r3, 800ab60 <__ieee754_log+0x308>)
 800aada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aade:	ec51 0b19 	vmov	r0, r1, d9
 800aae2:	f7f5 fda1 	bl	8000628 <__aeabi_dmul>
 800aae6:	a320      	add	r3, pc, #128	; (adr r3, 800ab68 <__ieee754_log+0x310>)
 800aae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaec:	4604      	mov	r4, r0
 800aaee:	460d      	mov	r5, r1
 800aaf0:	ec51 0b19 	vmov	r0, r1, d9
 800aaf4:	f7f5 fd98 	bl	8000628 <__aeabi_dmul>
 800aaf8:	4642      	mov	r2, r8
 800aafa:	464b      	mov	r3, r9
 800aafc:	f7f5 fbde 	bl	80002bc <__adddf3>
 800ab00:	4602      	mov	r2, r0
 800ab02:	460b      	mov	r3, r1
 800ab04:	4630      	mov	r0, r6
 800ab06:	4639      	mov	r1, r7
 800ab08:	f7f5 fbd6 	bl	80002b8 <__aeabi_dsub>
 800ab0c:	4652      	mov	r2, sl
 800ab0e:	465b      	mov	r3, fp
 800ab10:	f7f5 fbd2 	bl	80002b8 <__aeabi_dsub>
 800ab14:	4602      	mov	r2, r0
 800ab16:	460b      	mov	r3, r1
 800ab18:	4620      	mov	r0, r4
 800ab1a:	4629      	mov	r1, r5
 800ab1c:	e7d9      	b.n	800aad2 <__ieee754_log+0x27a>
 800ab1e:	4602      	mov	r2, r0
 800ab20:	460b      	mov	r3, r1
 800ab22:	4650      	mov	r0, sl
 800ab24:	4659      	mov	r1, fp
 800ab26:	f7f5 fbc7 	bl	80002b8 <__aeabi_dsub>
 800ab2a:	ec53 2b18 	vmov	r2, r3, d8
 800ab2e:	f7f5 fd7b 	bl	8000628 <__aeabi_dmul>
 800ab32:	4606      	mov	r6, r0
 800ab34:	460f      	mov	r7, r1
 800ab36:	2c00      	cmp	r4, #0
 800ab38:	f43f af23 	beq.w	800a982 <__ieee754_log+0x12a>
 800ab3c:	a308      	add	r3, pc, #32	; (adr r3, 800ab60 <__ieee754_log+0x308>)
 800ab3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab42:	ec51 0b19 	vmov	r0, r1, d9
 800ab46:	f7f5 fd6f 	bl	8000628 <__aeabi_dmul>
 800ab4a:	a307      	add	r3, pc, #28	; (adr r3, 800ab68 <__ieee754_log+0x310>)
 800ab4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab50:	4604      	mov	r4, r0
 800ab52:	460d      	mov	r5, r1
 800ab54:	ec51 0b19 	vmov	r0, r1, d9
 800ab58:	e727      	b.n	800a9aa <__ieee754_log+0x152>
 800ab5a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800abb0 <__ieee754_log+0x358>
 800ab5e:	e694      	b.n	800a88a <__ieee754_log+0x32>
 800ab60:	fee00000 	.word	0xfee00000
 800ab64:	3fe62e42 	.word	0x3fe62e42
 800ab68:	35793c76 	.word	0x35793c76
 800ab6c:	3dea39ef 	.word	0x3dea39ef
 800ab70:	55555555 	.word	0x55555555
 800ab74:	3fd55555 	.word	0x3fd55555
 800ab78:	df3e5244 	.word	0xdf3e5244
 800ab7c:	3fc2f112 	.word	0x3fc2f112
 800ab80:	96cb03de 	.word	0x96cb03de
 800ab84:	3fc74664 	.word	0x3fc74664
 800ab88:	94229359 	.word	0x94229359
 800ab8c:	3fd24924 	.word	0x3fd24924
 800ab90:	55555593 	.word	0x55555593
 800ab94:	3fe55555 	.word	0x3fe55555
 800ab98:	d078c69f 	.word	0xd078c69f
 800ab9c:	3fc39a09 	.word	0x3fc39a09
 800aba0:	1d8e78af 	.word	0x1d8e78af
 800aba4:	3fcc71c5 	.word	0x3fcc71c5
 800aba8:	9997fa04 	.word	0x9997fa04
 800abac:	3fd99999 	.word	0x3fd99999
	...
 800abb8:	c3500000 	.word	0xc3500000
 800abbc:	43500000 	.word	0x43500000
 800abc0:	7fefffff 	.word	0x7fefffff
 800abc4:	3ff00000 	.word	0x3ff00000
 800abc8:	3fe00000 	.word	0x3fe00000

0800abcc <_init>:
 800abcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abce:	bf00      	nop
 800abd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abd2:	bc08      	pop	{r3}
 800abd4:	469e      	mov	lr, r3
 800abd6:	4770      	bx	lr

0800abd8 <_fini>:
 800abd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abda:	bf00      	nop
 800abdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abde:	bc08      	pop	{r3}
 800abe0:	469e      	mov	lr, r3
 800abe2:	4770      	bx	lr
