Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 21 12:14:43 2022
| Host         : DESKTOP-1SAUHT5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      4 |            1 |
|      5 |            2 |
|      7 |            2 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+---------------------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG              |               |                                 |                1 |              1 |
|  NP/MHztoKHz/CP             |               | NP/AN[0]_i_1_n_1                |                1 |              1 |
|  NP/MHztoKHz/CP             |               | NP/Q[0]                         |                1 |              1 |
|  NP/MHztoKHz/CP             |               | NP/Q[2]                         |                1 |              2 |
|  NP/MHztoKHz/CP             |               | NP/Q[1]                         |                3 |              4 |
|  ir/IR_Data_Out_reg[2]_0[0] |               |                                 |                2 |              5 |
|  ir/IR_Data_Out_reg[6]_1[0] |               |                                 |                2 |              5 |
|  ir/IR_Data_Out_reg[6]_0[0] |               |                                 |                2 |              7 |
|  NP/MHztoKHz/CP             |               |                                 |                4 |              7 |
|  ir/E[0]                    |               |                                 |                2 |              8 |
|  clk_IBUF_BUFG              |               | NP/MHztoKHz/cnt_pos[16]_i_1_n_1 |                4 |             17 |
|  clk_im_IBUF_BUFG           | PC_Write_IBUF | ir/rst_n                        |                8 |             30 |
|  n_0_139_BUFG               |               |                                 |               15 |             32 |
|  clk_im_IBUF_BUFG           | IR_Write_IBUF | ir/rst_n                        |                7 |             32 |
+-----------------------------+---------------+---------------------------------+------------------+----------------+


