FIFO_256_72.v,verilog,xil_defaultlib,../../../../artyS7.srcs/sources_1/ip/FIFO_256_72/sim/FIFO_256_72.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
