/*
 * Microcode declarations for Broadcom 802.11abg
 * Networking Adapter Device Driver
 *
 * FILE-CSTYLED 
 *
 * Ucode directory: ../
 * Derived from major_rev = 1177, minor_rev = 102
 *
 * Broadcom Proprietary and Confidential. Copyright (C) 2016, 
 * All Rights Reserved. 
 *  
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom; 
 * the contents of this file may not be disclosed to third parties, copied 
 * or duplicated in any form, in whole or in part, without the prior 
 * written permission of Broadcom. 
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>> 
 *
 * $Id: /projects/ucode_group_ext/work/patrick/05_wowl/96_branch_1177_102/d11ucode/d11ucode_shmdefs_std.h Sep. 09, 2016 07:00:45 PM <yup> $
 */
// COMMON SHMS
#define	M_PSM_SOFT_REGS	(0x0*2)
#define	M_PSM_SOFT_REGS_SIZE	112
#define	M_PSM2HOST_STATS	(0x70*2)
#define	M_PSM2HOST_STATS_SIZE	64
#define	M_BOM_REV_MAJOR	(M_PSM_SOFT_REGS+(0x0*2))
#define	M_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	M_BOM_REV_MINOR	(M_PSM_SOFT_REGS+(0x1*2))
#define	M_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	M_REV_L	(M_PSM_SOFT_REGS+(0x2*2))
#define	M_REV_L_OFFSET	(0x2*2)
#define	M_REV_H	(M_PSM_SOFT_REGS+(0x3*2))
#define	M_REV_H_OFFSET	(0x3*2)
#define	M_UDIFFS1	(M_PSM_SOFT_REGS+(0x4*2))
#define	M_UDIFFS1_OFFSET	(0x4*2)
#define	M_UCODE_FEATURES	(M_PSM_SOFT_REGS+(0x5*2))
#define	M_UCODE_FEATURES_OFFSET	(0x5*2)
#define	M_DOT11_PHDRDUR	(M_PSM_SOFT_REGS+(0x6*2))
#define	M_DOT11_PHDRDUR_OFFSET	(0x6*2)
#define	M_DOT11_SIFS	(M_PSM_SOFT_REGS+(0x7*2))
#define	M_DOT11_SIFS_OFFSET	(0x7*2)
#define	M_DOT11_SLOT	(M_PSM_SOFT_REGS+(0x8*2))
#define	M_DOT11_SLOT_OFFSET	(0x8*2)
#define	M_DOT11_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x9*2))
#define	M_DOT11_DTIMPERIOD_OFFSET	(0x9*2)
#define	M_SHM_BYT_CNT	(M_PSM_SOFT_REGS+(0xa*2))
#define	M_SHM_BYT_CNT_OFFSET	(0xa*2)
#define	M_MACHW_VER	(M_PSM_SOFT_REGS+(0xb*2))
#define	M_MACHW_VER_OFFSET	(0xb*2)
#define	M_BCN0_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0xc*2))
#define	M_BCN0_FRM_BYTESZ_OFFSET	(0xc*2)
#define	M_BCN1_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0xd*2))
#define	M_BCN1_FRM_BYTESZ_OFFSET	(0xd*2)
#define	M_BCN_TXTSF_OFFSET	(M_PSM_SOFT_REGS+(0xe*2))
#define	M_BCN_TXTSF_OFFSET_OFFSET	(0xe*2)
#define	M_TIMBPOS_INBEACON	(M_PSM_SOFT_REGS+(0xf*2))
#define	M_TIMBPOS_INBEACON_OFFSET	(0xf*2)
#define	M_MAXRXFRM_LEN	(M_PSM_SOFT_REGS+(0x10*2))
#define	M_MAXRXFRM_LEN_OFFSET	(0x10*2)
#define	M_PMQADDINT_THSD	(M_PSM_SOFT_REGS+(0x15*2))
#define	M_PMQADDINT_THSD_OFFSET	(0x15*2)
#define	M_PMQCTLWD	(M_PSM_SOFT_REGS+(0x16*2))
#define	M_PMQCTLWD_OFFSET	(0x16*2)
#define	M_WATCHDOG_8TU	(M_PSM_SOFT_REGS+(0x1e*2))
#define	M_WATCHDOG_8TU_OFFSET	(0x1e*2)
#define	M_UCODE_DBGST	(M_PSM_SOFT_REGS+(0x20*2))
#define	M_UCODE_DBGST_OFFSET	(0x20*2)
#define	M_SFRMTXCNTFBRTHSD	(M_PSM_SOFT_REGS+(0x22*2))
#define	M_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	M_LFRMTXCNTFBRTHSD	(M_PSM_SOFT_REGS+(0x23*2))
#define	M_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	M_SSID_BYTESZ	(M_PSM_SOFT_REGS+(0x24*2))
#define	M_SSID_BYTESZ_OFFSET	(0x24*2)
#define	M_PRS_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0x25*2))
#define	M_PRS_FRM_BYTESZ_OFFSET	(0x25*2)
#define	M_POSTDTIM0_NOSLPTIME	(M_PSM_SOFT_REGS+(0x26*2))
#define	M_POSTDTIM0_NOSLPTIME_OFFSET	(0x26*2)
#define	M_PHYVER	(M_PSM_SOFT_REGS+(0x28*2))
#define	M_PHYVER_OFFSET	(0x28*2)
#define	M_PHYTYPE	(M_PSM_SOFT_REGS+(0x29*2))
#define	M_PHYTYPE_OFFSET	(0x29*2)
#define	M_TSSI_0	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_TSSI_0_OFFSET	(0x2c*2)
#define	M_MAX_ANTCNT	(M_PSM_SOFT_REGS+(0x2e*2))
#define	M_MAX_ANTCNT_OFFSET	(0x2e*2)
#define	M_HOST_FLAGS	(M_PSM_SOFT_REGS+(0x2f*2))
#define	M_HOST_FLAGS_OFFSET	(0x2f*2)
#define	M_HOST_FLAGS2	(M_PSM_SOFT_REGS+(0x30*2))
#define	M_HOST_FLAGS2_OFFSET	(0x30*2)
#define	M_HOST_FLAGS3	(M_PSM_SOFT_REGS+(0x31*2))
#define	M_HOST_FLAGS3_OFFSET	(0x31*2)
#define	M_RADAR_REG	(M_PSM_SOFT_REGS+(0x33*2))
#define	M_RADAR_REG_OFFSET	(0x33*2)
#define	M_PHY_NOISE	(M_PSM_SOFT_REGS+(0x37*2))
#define	M_PHY_NOISE_OFFSET	(0x37*2)
#define	M_PRS_MAXTIME	(M_PSM_SOFT_REGS+(0x3a*2))
#define	M_PRS_MAXTIME_OFFSET	(0x3a*2)
#define	M_HOST_FLAGS4	(M_PSM_SOFT_REGS+(0x3c*2))
#define	M_HOST_FLAGS4_OFFSET	(0x3c*2)
#define	M_AGING_THRSH	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AGING_THRSH_OFFSET	(0x3e*2)
#define	M_MBURST_SIZE	(M_PSM_SOFT_REGS+(0x40*2))
#define	M_MBURST_SIZE_OFFSET	(0x40*2)
#define	M_MBURST_TXOP	(M_PSM_SOFT_REGS+(0x41*2))
#define	M_MBURST_TXOP_OFFSET	(0x41*2)
#define	M_MBURST_CNT	(M_PSM_SOFT_REGS+(0x42*2))
#define	M_MBURST_CNT_OFFSET	(0x42*2)
#define	M_MBURST_TSTAMP	(M_PSM_SOFT_REGS+(0x43*2))
#define	M_MBURST_TSTAMP_OFFSET	(0x43*2)
#define	M_JSSI_AUX	(M_PSM_SOFT_REGS+(0x46*2))
#define	M_JSSI_AUX_OFFSET	(0x46*2)
#define	M_BTCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x49*2))
#define	M_BTCX_BLK_PTR_OFFSET	(0x49*2)
#define	M_SYNTHPU_DELAY	(M_PSM_SOFT_REGS+(0x4a*2))
#define	M_SYNTHPU_DELAY_OFFSET	(0x4a*2)
#define	M_PRETBTT	(M_PSM_SOFT_REGS+(0x4b*2))
#define	M_PRETBTT_OFFSET	(0x4b*2)
#define	M_CURCHANNEL	(M_PSM_SOFT_REGS+(0x50*2))
#define	M_CURCHANNEL_OFFSET	(0x50*2)
#define	M_BCMC_FID	(M_PSM_SOFT_REGS+(0x54*2))
#define	M_BCMC_FID_OFFSET	(0x54*2)
#define	M_NRATE_TBL_PTR	(M_PSM_SOFT_REGS+(0x56*2))
#define	M_NRATE_TBL_PTR_OFFSET	(0x56*2)
#define	M_P2P_BLK_PTR	(M_PSM_SOFT_REGS+(0x57*2))
#define	M_P2P_BLK_PTR_OFFSET	(0x57*2)
#define	M_PS_MORE_DTIM_TBTT	(M_PSM_SOFT_REGS+(0x5b*2))
#define	M_PS_MORE_DTIM_TBTT_OFFSET	(0x5b*2)
#define	M_CTS_DURATION	(M_PSM_SOFT_REGS+(0x5c*2))
#define	M_CTS_DURATION_OFFSET	(0x5c*2)
#define	M_MIMO_MAXSYM	(M_PSM_SOFT_REGS+(0x5d*2))
#define	M_MIMO_MAXSYM_OFFSET	(0x5d*2)
#define	M_PRQFIFO_RPTR	(M_PSM_SOFT_REGS+(0x5e*2))
#define	M_PRQFIFO_RPTR_OFFSET	(0x5e*2)
#define	M_PRQFIFO_WPTR	(M_PSM_SOFT_REGS+(0x5f*2))
#define	M_PRQFIFO_WPTR_OFFSET	(0x5f*2)
#define	M_MACHW_CAP_L	(M_PSM_SOFT_REGS+(0x60*2))
#define	M_MACHW_CAP_L_OFFSET	(0x60*2)
#define	M_MACHW_CAP_H	(M_PSM_SOFT_REGS+(0x61*2))
#define	M_MACHW_CAP_H_OFFSET	(0x61*2)
#define	M_HOST_FLAGS5	(M_PSM_SOFT_REGS+(0x6a*2))
#define	M_HOST_FLAGS5_OFFSET	(0x6a*2)
#define	M_MFGTEST_NUM	(M_PSM_SOFT_REGS+(0x6c*2))
#define	M_MFGTEST_NUM_OFFSET	(0x6c*2)
#define	M_MFGTEST_IO1	(M_PSM_SOFT_REGS+(0x6d*2))
#define	M_MFGTEST_IO1_OFFSET	(0x6d*2)
#define	M_MFGTEST_FRMCNT_LO	(M_PSM_SOFT_REGS+(0x6e*2))
#define	M_MFGTEST_FRMCNT_LO_OFFSET	(0x6e*2)
#define	M_MFGTEST_FRMCNT_HI	(M_PSM_SOFT_REGS+(0x6f*2))
#define	M_MFGTEST_FRMCNT_HI_OFFSET	(0x6f*2)
#define	M_TXFRAME_CNT	(M_PSM2HOST_STATS+(0x0*2))
#define	M_TXFRAME_CNT_OFFSET	(0x0*2)
#define	M_TXRTSFRM_CNT	(M_PSM2HOST_STATS+(0x1*2))
#define	M_TXRTSFRM_CNT_OFFSET	(0x1*2)
#define	M_TXCTSFRM_CNT	(M_PSM2HOST_STATS+(0x2*2))
#define	M_TXCTSFRM_CNT_OFFSET	(0x2*2)
#define	M_TXACKFRM_CNT	(M_PSM2HOST_STATS+(0x3*2))
#define	M_TXACKFRM_CNT_OFFSET	(0x3*2)
#define	M_TXDNLFRM_CNT	(M_PSM2HOST_STATS+(0x4*2))
#define	M_TXDNLFRM_CNT_OFFSET	(0x4*2)
#define	M_TXBCNFRM_CNT	(M_PSM2HOST_STATS+(0x5*2))
#define	M_TXBCNFRM_CNT_OFFSET	(0x5*2)
#define	M_TXF0UNFL_CNT	(M_PSM2HOST_STATS+(0x6*2))
#define	M_TXF0UNFL_CNT_OFFSET	(0x6*2)
#define	M_TXF1UNFL_CNT	(M_PSM2HOST_STATS+(0x7*2))
#define	M_TXF1UNFL_CNT_OFFSET	(0x7*2)
#define	M_TXF2UNFL_CNT	(M_PSM2HOST_STATS+(0x8*2))
#define	M_TXF2UNFL_CNT_OFFSET	(0x8*2)
#define	M_TXF3UNFL_CNT	(M_PSM2HOST_STATS+(0x9*2))
#define	M_TXF3UNFL_CNT_OFFSET	(0x9*2)
#define	M_TXF4UNFL_CNT	(M_PSM2HOST_STATS+(0xa*2))
#define	M_TXF4UNFL_CNT_OFFSET	(0xa*2)
#define	M_TXF5UNFL_CNT	(M_PSM2HOST_STATS+(0xb*2))
#define	M_TXF5UNFL_CNT_OFFSET	(0xb*2)
#define	M_TXAMPDU_CNT	(M_PSM2HOST_STATS+(0xc*2))
#define	M_TXAMPDU_CNT_OFFSET	(0xc*2)
#define	M_TXMPDU_CNT	(M_PSM2HOST_STATS+(0xd*2))
#define	M_TXMPDU_CNT_OFFSET	(0xd*2)
#define	M_TXTPLUNFL_CNT	(M_PSM2HOST_STATS+(0xe*2))
#define	M_TXTPLUNFL_CNT_OFFSET	(0xe*2)
#define	M_TXPHYERR_CNT	(M_PSM2HOST_STATS+(0xf*2))
#define	M_TXPHYERR_CNT_OFFSET	(0xf*2)
#define	M_RXGOODUCAST_CNT	(M_PSM2HOST_STATS+(0x10*2))
#define	M_RXGOODUCAST_CNT_OFFSET	(0x10*2)
#define	M_RXGOODOCAST_CNT	(M_PSM2HOST_STATS+(0x11*2))
#define	M_RXGOODOCAST_CNT_OFFSET	(0x11*2)
#define	M_RXFRMTOOLONG_CNT	(M_PSM2HOST_STATS+(0x12*2))
#define	M_RXFRMTOOLONG_CNT_OFFSET	(0x12*2)
#define	M_RXFRMTOOSHRT_CNT	(M_PSM2HOST_STATS+(0x13*2))
#define	M_RXFRMTOOSHRT_CNT_OFFSET	(0x13*2)
#define	M_RXANYERR_CNT	(M_PSM2HOST_STATS+(0x14*2))
#define	M_RXANYERR_CNT_OFFSET	(0x14*2)
#define	M_RXBADFCS_CNT	(M_PSM2HOST_STATS+(0x15*2))
#define	M_RXBADFCS_CNT_OFFSET	(0x15*2)
#define	M_RXBADPLCP_CNT	(M_PSM2HOST_STATS+(0x16*2))
#define	M_RXBADPLCP_CNT_OFFSET	(0x16*2)
#define	M_RXCRSGLITCH_CNT	(M_PSM2HOST_STATS+(0x17*2))
#define	M_RXCRSGLITCH_CNT_OFFSET	(0x17*2)
#define	M_RXSTRT_CNT	(M_PSM2HOST_STATS+(0x18*2))
#define	M_RXSTRT_CNT_OFFSET	(0x18*2)
#define	M_RXDFRMUCASTMBSS_CNT	(M_PSM2HOST_STATS+(0x19*2))
#define	M_RXDFRMUCASTMBSS_CNT_OFFSET	(0x19*2)
#define	M_RXMFRMUCASTMBSS_CNT	(M_PSM2HOST_STATS+(0x1a*2))
#define	M_RXMFRMUCASTMBSS_CNT_OFFSET	(0x1a*2)
#define	M_RXCFRMUCAST_CNT	(M_PSM2HOST_STATS+(0x1b*2))
#define	M_RXCFRMUCAST_CNT_OFFSET	(0x1b*2)
#define	M_RXRTSUCAST_CNT	(M_PSM2HOST_STATS+(0x1c*2))
#define	M_RXRTSUCAST_CNT_OFFSET	(0x1c*2)
#define	M_RXCTSUCAST_CNT	(M_PSM2HOST_STATS+(0x1d*2))
#define	M_RXCTSUCAST_CNT_OFFSET	(0x1d*2)
#define	M_RXACKUCAST_CNT	(M_PSM2HOST_STATS+(0x1e*2))
#define	M_RXACKUCAST_CNT_OFFSET	(0x1e*2)
#define	M_RXDFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x1f*2))
#define	M_RXDFRMOCAST_CNT_OFFSET	(0x1f*2)
#define	M_RXMFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x20*2))
#define	M_RXMFRMOCAST_CNT_OFFSET	(0x20*2)
#define	M_RXCFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x21*2))
#define	M_RXCFRMOCAST_CNT_OFFSET	(0x21*2)
#define	M_RXRTSOCAST_CNT	(M_PSM2HOST_STATS+(0x22*2))
#define	M_RXRTSOCAST_CNT_OFFSET	(0x22*2)
#define	M_RXCTSOCAST_CNT	(M_PSM2HOST_STATS+(0x23*2))
#define	M_RXCTSOCAST_CNT_OFFSET	(0x23*2)
#define	M_RXDFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x24*2))
#define	M_RXDFRMMCAST_CNT_OFFSET	(0x24*2)
#define	M_RXMFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x25*2))
#define	M_RXMFRMMCAST_CNT_OFFSET	(0x25*2)
#define	M_RXCFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x26*2))
#define	M_RXCFRMMCAST_CNT_OFFSET	(0x26*2)
#define	M_RXBEACONMBSS_CNT	(M_PSM2HOST_STATS+(0x27*2))
#define	M_RXBEACONMBSS_CNT_OFFSET	(0x27*2)
#define	M_RXDFRMUCASTOBSS_CNT	(M_PSM2HOST_STATS+(0x28*2))
#define	M_RXDFRMUCASTOBSS_CNT_OFFSET	(0x28*2)
#define	M_RXBEACONOBSS_CNT	(M_PSM2HOST_STATS+(0x29*2))
#define	M_RXBEACONOBSS_CNT_OFFSET	(0x29*2)
#define	M_RXRSPTMOUT_CNT	(M_PSM2HOST_STATS+(0x2a*2))
#define	M_RXRSPTMOUT_CNT_OFFSET	(0x2a*2)
#define	M_BCNTXCANCL_CNT	(M_PSM2HOST_STATS+(0x2b*2))
#define	M_BCNTXCANCL_CNT_OFFSET	(0x2b*2)
#define	M_RXNODELIM_CNT	(M_PSM2HOST_STATS+(0x2c*2))
#define	M_RXNODELIM_CNT_OFFSET	(0x2c*2)
#define	M_RXF0OVFL_CNT	(M_PSM2HOST_STATS+(0x2d*2))
#define	M_RXF0OVFL_CNT_OFFSET	(0x2d*2)
#define	M_PMQOVFL_CNT	(M_PSM2HOST_STATS+(0x31*2))
#define	M_PMQOVFL_CNT_OFFSET	(0x31*2)
#define	M_RXCGPRQFRM_CNT	(M_PSM2HOST_STATS+(0x32*2))
#define	M_RXCGPRQFRM_CNT_OFFSET	(0x32*2)
#define	M_RXCGPRSQOVFL_CNT	(M_PSM2HOST_STATS+(0x33*2))
#define	M_RXCGPRSQOVFL_CNT_OFFSET	(0x33*2)
#define	M_TXCGPRSFAIL_CNT	(M_PSM2HOST_STATS+(0x34*2))
#define	M_TXCGPRSFAIL_CNT_OFFSET	(0x34*2)
#define	M_TXCGPRSSUC_CNT	(M_PSM2HOST_STATS+(0x35*2))
#define	M_TXCGPRSSUC_CNT_OFFSET	(0x35*2)
#define	M_PREWDS_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PREWDS_CNT_OFFSET	(0x36*2)
#define	M_TXRTSFAIL_CNT	(M_PSM2HOST_STATS+(0x37*2))
#define	M_TXRTSFAIL_CNT_OFFSET	(0x37*2)
#define	M_TXUCAST_CNT	(M_PSM2HOST_STATS+(0x38*2))
#define	M_TXUCAST_CNT_OFFSET	(0x38*2)
#define	M_TXINRTSTXOP_CNT	(M_PSM2HOST_STATS+(0x39*2))
#define	M_TXINRTSTXOP_CNT_OFFSET	(0x39*2)
#define	M_RXBACK_CNT	(M_PSM2HOST_STATS+(0x3a*2))
#define	M_RXBACK_CNT_OFFSET	(0x3a*2)
#define	M_TXBACK_CNT	(M_PSM2HOST_STATS+(0x3b*2))
#define	M_TXBACK_CNT_OFFSET	(0x3b*2)
#define	M_BPHYGLITCH_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_BPHYGLITCH_CNT_OFFSET	(0x3c*2)
#define	M_RXTOOLATE_CNT	(M_PSM2HOST_STATS+(0x3e*2))
#define	M_RXTOOLATE_CNT_OFFSET	(0x3e*2)
#define	M_RXBPHY_BADPLCP_CNT	(M_PSM2HOST_STATS+(0x3f*2))
#define	M_RXBPHY_BADPLCP_CNT_OFFSET	(0x3f*2)
//REVID Specific SHMs
#if (D11_REV == 15)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_CF0201_BLK	(0x372*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x382*2)
#define	M_SSID_MASK_SIZE	16
#define	M_EPA_DELAY	(0x392*2)
#define	M_RXFRM_THRSH	(0x393*2)
#define	M_RATE_TABLE_A	(0x394*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x3e4*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x410*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x428*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x464*2)
#define	M_CTX_BLKS_SIZE	276
#define	M_P2P_INTF_BLK	(0x578*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x5e0*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x5df*2)
#define	M_P2P_TXFRM_BSSINDX	(0x5e3*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x5e4*2)
#define	M_P2P_SLPTIME_L	(0x5e5*2)
#define	M_P2P_SLPTIME_H	(0x5e6*2)
#define	M_P2P_WAKE_ONLYMAC	(0x5e7*2)
#define	M_P2P_INTR_IND	(0x5e8*2)
#define	M_P2P_BSS_TBTT_BLK	(0x5ea*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x5ee*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x5e9*2)
#define	M_RCMTA_IDX	(0x5f2*2)
#define	M_OPT_SLEEP_TIME	(0x5f3*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5f4*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5f6*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x608*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x662*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x672*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x676*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x606*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5f5*2)
#define	M_SLOWTIMER_H	(0x67a*2)
#define	M_WAKETIME_NOSLOW	(0x67b*2)
#define	M_ABURN_SLOT	(0x67c*2)
#define	M_RSP_FRMTYPE	(0x67d*2)
#define	M_PRSRETX_CNT	(0x67e*2)
#define	M_ABURN_TXS0	(0x67f*2)
#define	M_ABURN_TXS1	(0x680*2)
#define	M_ABURN_TXS2	(0x681*2)
#define	M_ABURN_TXS3	(0x682*2)
#define	M_NACK_FRMID	(0x683*2)
#define	M_ALT_CTX	(0x684*2)
#define	M_ALT_TXFINDX	(0x685*2)
#define	M_IVLOC	(0x686*2)
#define	M_JSSI_TSTAMP	(0x687*2)
#define	M_TXCRSEND_TSTAMP	(0x688*2)
#define	M_NACK_TIMER	(0x689*2)
#define	M_CCA_TSF0	(0x68a*2)
#define	M_CCA_TSF1	(0x68b*2)
#define	M_TXPWR_RTADJ	(0x68c*2)
#define	M_GOOD_RXANT	(0x68d*2)
#define	M_CUR_RXF_INDEX	(0x68e*2)
#define	M_BYTES_LEFT	(0x68f*2)
#define	M_FRM_SOFAR	(0x690*2)
#define	M_MM_XTRADUR	(0x691*2)
#define	M_HANGTM	(0x692*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x693*2)
#define	M_TMOUT_SLOTS	(0x694*2)
#define	M_RFAWARE_TSTMP	(0x695*2)
#define	M_TSFTMRVALTMP_WD3	(0x696*2)
#define	M_TSFTMRVALTMP_WD2	(0x697*2)
#define	M_TSFTMRVALTMP_WD1	(0x698*2)
#define	M_TSFTMRVALTMP_WD0	(0x699*2)
#define	M_IDLE_DUR	(0x69a*2)
#define	M_IDLE_TMOUT	(0x69b*2)
#define	M_PHY_PLCPRX_DURATION	(0x69c*2)
#define	M_ACTS_EXPTIME	(0x69d*2)
#define	M_CURR_ANTPAT	(0x69e*2)
#define	M_TKIP_WEPSEED	(0x6a0*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6a8*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x858*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TXFRMPLCP_HDR	(0x8b8*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_PHY_TX_FLT_BLK	(0x8cc*2)
#define	M_PHY_TX_FLT_BLK_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x69f*2)
#define	M_BTCX_PREEMPT_LMT	(0x8e0*2)
#define	M_BTCX_DELLWAR	(0x8e1*2)
#define	M_BTCX_BLK	(0x8e2*2)
#define	M_PR45960_TIME	(0x958*2)
#define	M_PR45960_DLY	(0x959*2)
#define	M_PR44361B_TIME	(0x95a*2)
#define	M_PR44361B_CNT	(0x95b*2)
#define	M_PR49179_VAL	(0x95c*2)
#define	M_CCA_FLGS	(0x95d*2)
#define	M_PR53887	(0x95e*2)
#define	M_PHY_ANTDIV_REG	(0x95f*2)
#define	M_PHY_ANTDIV_MASK	(0x960*2)
#define	M_PHY_EXTLNA_OVR	(0x961*2)
#define	M_RXSTATS_BLK	(0x962*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0x98f*2)
#define	M_CRSHRXFRMHRST_CNT	(0x990*2)
#define	M_AVAILABLE	(0x991*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_PHY_TX_FLT_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_PHY_TX_FLT_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_PR19544	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PR19544_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x2e*2))
#define	M_CTX1_BLK_OFFSET	(0x2e*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x5c*2))
#define	M_CTX2_BLK_OFFSET	(0x5c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x8a*2))
#define	M_CTX3_BLK_OFFSET	(0x8a*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xb8*2))
#define	M_CTX4_BLK_OFFSET	(0xb8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xe6*2))
#define	M_CTX5_BLK_OFFSET	(0xe6*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_CCK0	(M_PHY_TX_FLT_BLK+(0x0*2))
#define	M_PHY_TX_COEFF_CCK0_OFFSET	(0x0*2)
#define	M_PHY_TX_COEFF_CCK1	(M_PHY_TX_FLT_BLK+(0x1*2))
#define	M_PHY_TX_COEFF_CCK1_OFFSET	(0x1*2)
#define	M_PHY_TX_COEFF_CCK2	(M_PHY_TX_FLT_BLK+(0x2*2))
#define	M_PHY_TX_COEFF_CCK2_OFFSET	(0x2*2)
#define	M_PHY_TX_COEFF_CCK3	(M_PHY_TX_FLT_BLK+(0x3*2))
#define	M_PHY_TX_COEFF_CCK3_OFFSET	(0x3*2)
#define	M_PHY_TX_COEFF_CCK4	(M_PHY_TX_FLT_BLK+(0x4*2))
#define	M_PHY_TX_COEFF_CCK4_OFFSET	(0x4*2)
#define	M_PHY_TX_COEFF_CCK5	(M_PHY_TX_FLT_BLK+(0x5*2))
#define	M_PHY_TX_COEFF_CCK5_OFFSET	(0x5*2)
#define	M_PHY_TX_COEFF_CCK6	(M_PHY_TX_FLT_BLK+(0x6*2))
#define	M_PHY_TX_COEFF_CCK6_OFFSET	(0x6*2)
#define	M_PHY_TX_COEFF_CCK7	(M_PHY_TX_FLT_BLK+(0x7*2))
#define	M_PHY_TX_COEFF_CCK7_OFFSET	(0x7*2)
#define	M_PHY_TX_COEFF_CCK8	(M_PHY_TX_FLT_BLK+(0x8*2))
#define	M_PHY_TX_COEFF_CCK8_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_OFDM0	(M_PHY_TX_FLT_BLK+(0x9*2))
#define	M_PHY_TX_COEFF_OFDM0_OFFSET	(0x9*2)
#define	M_PHY_TX_COEFF_OFDM1	(M_PHY_TX_FLT_BLK+(0xa*2))
#define	M_PHY_TX_COEFF_OFDM1_OFFSET	(0xa*2)
#define	M_PHY_TX_COEFF_OFDM2	(M_PHY_TX_FLT_BLK+(0xb*2))
#define	M_PHY_TX_COEFF_OFDM2_OFFSET	(0xb*2)
#define	M_PHY_TX_COEFF_OFDM3	(M_PHY_TX_FLT_BLK+(0xc*2))
#define	M_PHY_TX_COEFF_OFDM3_OFFSET	(0xc*2)
#define	M_PHY_TX_COEFF_OFDM4	(M_PHY_TX_FLT_BLK+(0xd*2))
#define	M_PHY_TX_COEFF_OFDM4_OFFSET	(0xd*2)
#define	M_PHY_TX_COEFF_OFDM5	(M_PHY_TX_FLT_BLK+(0xe*2))
#define	M_PHY_TX_COEFF_OFDM5_OFFSET	(0xe*2)
#define	M_PHY_TX_COEFF_OFDM6	(M_PHY_TX_FLT_BLK+(0xf*2))
#define	M_PHY_TX_COEFF_OFDM6_OFFSET	(0xf*2)
#define	M_PHY_TX_COEFF_OFDM7	(M_PHY_TX_FLT_BLK+(0x10*2))
#define	M_PHY_TX_COEFF_OFDM7_OFFSET	(0x10*2)
#define	M_PHY_TX_COEFF_OFDM8	(M_PHY_TX_FLT_BLK+(0x11*2))
#define	M_PHY_TX_COEFF_OFDM8_OFFSET	(0x11*2)
#define	M_PHY_TX_DIDQ_CCK	(M_PHY_TX_FLT_BLK+(0x12*2))
#define	M_PHY_TX_DIDQ_CCK_OFFSET	(0x12*2)
#define	M_PHY_TX_DIDQ_OFDM	(M_PHY_TX_FLT_BLK+(0x13*2))
#define	M_PHY_TX_DIDQ_OFDM_OFFSET	(0x13*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#endif /* (D11_REV == 15) */
#if (D11_REV == 16)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_AMPDU_PER_BLK	(0x372*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x376*2)
#define	M_RXFRM_THRSH	(0x377*2)
#define	M_AVAIL	(0x378*2)
#define	M_RATE_TABLE_A	(0x37a*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x3ca*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x3f6*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x40e*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x44c*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x590*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x5d6*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x612*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x632*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x69a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x379*2)
#define	M_P2P_TXFRM_BSSINDX	(0x44a*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x44b*2)
#define	M_P2P_SLPTIME_L	(0x631*2)
#define	M_P2P_SLPTIME_H	(0x699*2)
#define	M_P2P_WAKE_ONLYMAC	(0x69d*2)
#define	M_P2P_INTR_IND	(0x69e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6a0*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6a4*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x69f*2)
#define	M_RCMTA_IDX	(0x6a8*2)
#define	M_OPT_SLEEP_TIME	(0x6a9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6aa*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ac*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x6bc*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	80
#define	M_RXFRM_BLK	(0x70c*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x766*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x776*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x77a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x77e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6ab*2)
#define	M_SLOWTIMER_H	(0x780*2)
#define	M_WAKETIME_NOSLOW	(0x781*2)
#define	M_ABURN_SLOT	(0x782*2)
#define	M_RSP_FRMTYPE	(0x783*2)
#define	M_PRSRETX_CNT	(0x784*2)
#define	M_ABURN_TXS0	(0x785*2)
#define	M_ABURN_TXS1	(0x786*2)
#define	M_ABURN_TXS2	(0x787*2)
#define	M_ABURN_TXS3	(0x788*2)
#define	M_NACK_FRMID	(0x789*2)
#define	M_ALT_CTX	(0x78a*2)
#define	M_ALT_TXFINDX	(0x78b*2)
#define	M_IVLOC	(0x78c*2)
#define	M_JSSI_TSTAMP	(0x78d*2)
#define	M_TXCRSEND_TSTAMP	(0x78e*2)
#define	M_NACK_TIMER	(0x78f*2)
#define	M_CCA_TSF0	(0x790*2)
#define	M_CCA_TSF1	(0x791*2)
#define	M_TXPWR_RTADJ	(0x792*2)
#define	M_GOOD_RXANT	(0x793*2)
#define	M_CUR_RXF_INDEX	(0x794*2)
#define	M_BYTES_LEFT	(0x795*2)
#define	M_FRM_SOFAR	(0x796*2)
#define	M_MM_XTRADUR	(0x797*2)
#define	M_HANGTM	(0x798*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x799*2)
#define	M_TMOUT_SLOTS	(0x79a*2)
#define	M_RFAWARE_TSTMP	(0x79b*2)
#define	M_TSFTMRVALTMP_WD3	(0x79c*2)
#define	M_TSFTMRVALTMP_WD2	(0x79d*2)
#define	M_TSFTMRVALTMP_WD1	(0x79e*2)
#define	M_TSFTMRVALTMP_WD0	(0x79f*2)
#define	M_IDLE_DUR	(0x7a0*2)
#define	M_IDLE_TMOUT	(0x7a1*2)
#define	M_PHY_PLCPRX_DURATION	(0x7a2*2)
#define	M_ACTS_EXPTIME	(0x7a3*2)
#define	M_CURR_ANTPAT	(0x7a4*2)
#define	M_TKIP_WEPSEED	(0x7a6*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7ae*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x95e*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TXFRMPLCP_HDR	(0x9be*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_PHY_TX_FLT_BLK	(0x9d2*2)
#define	M_PHY_TX_FLT_BLK_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7a5*2)
#define	M_BTCX_PREEMPT_LMT	(0x9e6*2)
#define	M_BTCX_DELLWAR	(0x9e7*2)
#define	M_BTCX_BLK	(0x9e8*2)
#define	M_PR45960_TIME	(0xa5e*2)
#define	M_PR45960_DLY	(0xa5f*2)
#define	M_PR44361B_TIME	(0xa60*2)
#define	M_PR44361B_CNT	(0xa61*2)
#define	M_PR49179_VAL	(0xa62*2)
#define	M_BAS_ADDR	(0xa63*2)
#define	M_MPDUNUM_LEFT	(0xa64*2)
#define	M_NAMPDU	(0xa65*2)
#define	M_DBG_AMP	(0xa66*2)
#define	M_AMUERR_CNT	(0xa67*2)
#define	M_PS4319XTRA_STAT	(0xa68*2)
#define	M_PR49792	(0xa69*2)
#define	M_CCA_FLGS	(0xa6a*2)
#define	M_PR53887	(0xa6b*2)
#define	M_PHY_ANTDIV_REG	(0xa6c*2)
#define	M_PHY_ANTDIV_MASK	(0xa6d*2)
#define	M_PHY_EXTLNA_OVR	(0xa6e*2)
#define	M_RXSTATS_BLK	(0xa70*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0xa6f*2)
#define	M_CRSHRXFRMHRST_CNT	(0xa9d*2)
#define	M_AVAILABLE	(0xa9e*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xaa0*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_EDLO_DEF0	(0xa9f*2)
#define	M_EDLO_DEF1	(0xaa2*2)
#define	M_EDHI_DEF0	(0xaa3*2)
#define	M_EDHI_DEF1	(0xaa4*2)
#define	M_RXGAIN	(0xaa5*2)
#define	M_LPFGAIN	(0xaa6*2)
#define	M_BCNPEND_PREVBCNLEN	(0xaa7*2)
#define	M_RADAR_TSTAMP	(0xaa8*2)
#define	M_CF0101_BLK	(0xaaa*2)
#define	M_CF0101_BLK_SIZE	8
#define	M_TMP_BABMP0	(0xaa9*2)
#define	M_TMP_BABMP1	(0xab2*2)
#define	M_TMP_BABMP2	(0xab3*2)
#define	M_TMP_BABMP3	(0xab4*2)
#define	M_TMP_BASSN	(0xab5*2)
#define	M_CUR_EQC_CNT	(0xab6*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_PHY_TX_FLT_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_PHY_TX_FLT_PTR_OFFSET	(0x3d*2)
#define	M_CF0101_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_CF0101_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_CCK0	(M_PHY_TX_FLT_BLK+(0x0*2))
#define	M_PHY_TX_COEFF_CCK0_OFFSET	(0x0*2)
#define	M_PHY_TX_COEFF_CCK1	(M_PHY_TX_FLT_BLK+(0x1*2))
#define	M_PHY_TX_COEFF_CCK1_OFFSET	(0x1*2)
#define	M_PHY_TX_COEFF_CCK2	(M_PHY_TX_FLT_BLK+(0x2*2))
#define	M_PHY_TX_COEFF_CCK2_OFFSET	(0x2*2)
#define	M_PHY_TX_COEFF_CCK3	(M_PHY_TX_FLT_BLK+(0x3*2))
#define	M_PHY_TX_COEFF_CCK3_OFFSET	(0x3*2)
#define	M_PHY_TX_COEFF_CCK4	(M_PHY_TX_FLT_BLK+(0x4*2))
#define	M_PHY_TX_COEFF_CCK4_OFFSET	(0x4*2)
#define	M_PHY_TX_COEFF_CCK5	(M_PHY_TX_FLT_BLK+(0x5*2))
#define	M_PHY_TX_COEFF_CCK5_OFFSET	(0x5*2)
#define	M_PHY_TX_COEFF_CCK6	(M_PHY_TX_FLT_BLK+(0x6*2))
#define	M_PHY_TX_COEFF_CCK6_OFFSET	(0x6*2)
#define	M_PHY_TX_COEFF_CCK7	(M_PHY_TX_FLT_BLK+(0x7*2))
#define	M_PHY_TX_COEFF_CCK7_OFFSET	(0x7*2)
#define	M_PHY_TX_COEFF_CCK8	(M_PHY_TX_FLT_BLK+(0x8*2))
#define	M_PHY_TX_COEFF_CCK8_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_OFDM0	(M_PHY_TX_FLT_BLK+(0x9*2))
#define	M_PHY_TX_COEFF_OFDM0_OFFSET	(0x9*2)
#define	M_PHY_TX_COEFF_OFDM1	(M_PHY_TX_FLT_BLK+(0xa*2))
#define	M_PHY_TX_COEFF_OFDM1_OFFSET	(0xa*2)
#define	M_PHY_TX_COEFF_OFDM2	(M_PHY_TX_FLT_BLK+(0xb*2))
#define	M_PHY_TX_COEFF_OFDM2_OFFSET	(0xb*2)
#define	M_PHY_TX_COEFF_OFDM3	(M_PHY_TX_FLT_BLK+(0xc*2))
#define	M_PHY_TX_COEFF_OFDM3_OFFSET	(0xc*2)
#define	M_PHY_TX_COEFF_OFDM4	(M_PHY_TX_FLT_BLK+(0xd*2))
#define	M_PHY_TX_COEFF_OFDM4_OFFSET	(0xd*2)
#define	M_PHY_TX_COEFF_OFDM5	(M_PHY_TX_FLT_BLK+(0xe*2))
#define	M_PHY_TX_COEFF_OFDM5_OFFSET	(0xe*2)
#define	M_PHY_TX_COEFF_OFDM6	(M_PHY_TX_FLT_BLK+(0xf*2))
#define	M_PHY_TX_COEFF_OFDM6_OFFSET	(0xf*2)
#define	M_PHY_TX_COEFF_OFDM7	(M_PHY_TX_FLT_BLK+(0x10*2))
#define	M_PHY_TX_COEFF_OFDM7_OFFSET	(0x10*2)
#define	M_PHY_TX_COEFF_OFDM8	(M_PHY_TX_FLT_BLK+(0x11*2))
#define	M_PHY_TX_COEFF_OFDM8_OFFSET	(0x11*2)
#define	M_PHY_TX_DIDQ_CCK	(M_PHY_TX_FLT_BLK+(0x12*2))
#define	M_PHY_TX_DIDQ_CCK_OFFSET	(0x12*2)
#define	M_PHY_TX_DIDQ_OFDM	(M_PHY_TX_FLT_BLK+(0x13*2))
#define	M_PHY_TX_DIDQ_OFDM_OFFSET	(0x13*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x24*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x25*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x26*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x27*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x28*2)
#define	M_NOISE_CAL_DATA_WR_PTR	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_NOISE_CAL_DATA_WR_PTR_OFFSET	(0x29*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x2a*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x2b*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_BCN_TSF_OFFSET0	(M_CF0101_BLK+(0x0*2))
#define	M_BCN_TSF_OFFSET0_OFFSET	(0x0*2)
#define	M_BCN_TSF_OFFSET1	(M_CF0101_BLK+(0x1*2))
#define	M_BCN_TSF_OFFSET1_OFFSET	(0x1*2)
#define	M_BCN_TSF_OFFSET2	(M_CF0101_BLK+(0x2*2))
#define	M_BCN_TSF_OFFSET2_OFFSET	(0x2*2)
#define	M_BCN_TSF_OFFSET3	(M_CF0101_BLK+(0x3*2))
#define	M_BCN_TSF_OFFSET3_OFFSET	(0x3*2)
#define	M_REQC_CNT	(M_CF0101_BLK+(0x4*2))
#define	M_REQC_CNT_OFFSET	(0x4*2)
#define	M_REQC_DONE_INTR	(M_CF0101_BLK+(0x5*2))
#define	M_REQC_DONE_INTR_OFFSET	(0x5*2)
#define	M_BCNWAIT_TMOUT	(M_CF0101_BLK+(0x6*2))
#define	M_BCNWAIT_TMOUT_OFFSET	(0x6*2)
#define	M_PHYRADIO_WK_PRETBTT	(M_CF0101_BLK+(0x7*2))
#define	M_PHYRADIO_WK_PRETBTT_OFFSET	(0x7*2)
#define	M_ACTIONFRM_CWMIN	(M_SSID_EXT_BLK+(0x0*2))
#define	M_ACTIONFRM_CWMIN_OFFSET	(0x0*2)
#define	M_DILUTED_SLP_CNT	(M_SSID_EXT_BLK+(0x1*2))
#define	M_DILUTED_SLP_CNT_OFFSET	(0x1*2)
#define	M_BEACONFRM_CWMIN	(M_SSID_EXT_BLK+(0x2*2))
#define	M_BEACONFRM_CWMIN_OFFSET	(0x2*2)
#define	M_CF0101_RSVD3	(M_SSID_EXT_BLK+(0x3*2))
#define	M_CF0101_RSVD3_OFFSET	(0x3*2)
#define	M_AWR_TBTT_IGNR_CNT	(M_SSID_EXT_BLK+(0x4*2))
#define	M_AWR_TBTT_IGNR_CNT_OFFSET	(0x4*2)
#define	M_AWR_GPT2_TOUT_CNT	(M_SSID_EXT_BLK+(0x5*2))
#define	M_AWR_GPT2_TOUT_CNT_OFFSET	(0x5*2)
#define	M_AWR_INS_TSFOFF_CNT	(M_SSID_EXT_BLK+(0x6*2))
#define	M_AWR_INS_TSFOFF_CNT_OFFSET	(0x6*2)
#define	M_CF0101_PRETBTT_INTR	(M_SSID_EXT_BLK+(0x7*2))
#define	M_CF0101_PRETBTT_INTR_OFFSET	(0x7*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 16) */
#if (D11_REV == 17)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_AMPDU_PER_BLK	(0x372*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x376*2)
#define	M_RXFRM_THRSH	(0x377*2)
#define	M_AVAIL	(0x378*2)
#define	M_RATE_TABLE_A	(0x37a*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x3ca*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x3f6*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x40e*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x44c*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x590*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x5d6*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x612*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x632*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x69a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x379*2)
#define	M_P2P_TXFRM_BSSINDX	(0x44a*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x44b*2)
#define	M_P2P_SLPTIME_L	(0x631*2)
#define	M_P2P_SLPTIME_H	(0x699*2)
#define	M_P2P_WAKE_ONLYMAC	(0x69d*2)
#define	M_P2P_INTR_IND	(0x69e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6a0*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6a4*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x69f*2)
#define	M_RCMTA_IDX	(0x6a8*2)
#define	M_OPT_SLEEP_TIME	(0x6a9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6aa*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ac*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x6bc*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	80
#define	M_RXFRM_BLK	(0x70c*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x766*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x776*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x77a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x77e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6ab*2)
#define	M_SLOWTIMER_H	(0x780*2)
#define	M_WAKETIME_NOSLOW	(0x781*2)
#define	M_ABURN_SLOT	(0x782*2)
#define	M_RSP_FRMTYPE	(0x783*2)
#define	M_PRSRETX_CNT	(0x784*2)
#define	M_ABURN_TXS0	(0x785*2)
#define	M_ABURN_TXS1	(0x786*2)
#define	M_ABURN_TXS2	(0x787*2)
#define	M_ABURN_TXS3	(0x788*2)
#define	M_NACK_FRMID	(0x789*2)
#define	M_ALT_CTX	(0x78a*2)
#define	M_ALT_TXFINDX	(0x78b*2)
#define	M_IVLOC	(0x78c*2)
#define	M_JSSI_TSTAMP	(0x78d*2)
#define	M_TXCRSEND_TSTAMP	(0x78e*2)
#define	M_NACK_TIMER	(0x78f*2)
#define	M_CCA_TSF0	(0x790*2)
#define	M_CCA_TSF1	(0x791*2)
#define	M_TXPWR_RTADJ	(0x792*2)
#define	M_GOOD_RXANT	(0x793*2)
#define	M_CUR_RXF_INDEX	(0x794*2)
#define	M_BYTES_LEFT	(0x795*2)
#define	M_FRM_SOFAR	(0x796*2)
#define	M_MM_XTRADUR	(0x797*2)
#define	M_HANGTM	(0x798*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x799*2)
#define	M_TMOUT_SLOTS	(0x79a*2)
#define	M_RFAWARE_TSTMP	(0x79b*2)
#define	M_TSFTMRVALTMP_WD3	(0x79c*2)
#define	M_TSFTMRVALTMP_WD2	(0x79d*2)
#define	M_TSFTMRVALTMP_WD1	(0x79e*2)
#define	M_TSFTMRVALTMP_WD0	(0x79f*2)
#define	M_IDLE_DUR	(0x7a0*2)
#define	M_IDLE_TMOUT	(0x7a1*2)
#define	M_PHY_PLCPRX_DURATION	(0x7a2*2)
#define	M_ACTS_EXPTIME	(0x7a3*2)
#define	M_CURR_ANTPAT	(0x7a4*2)
#define	M_TKIP_WEPSEED	(0x7a6*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7ae*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x95e*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TXFRMPLCP_HDR	(0x9be*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_PHY_TX_FLT_BLK	(0x9d2*2)
#define	M_PHY_TX_FLT_BLK_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7a5*2)
#define	M_BTCX_PREEMPT_LMT	(0x9e6*2)
#define	M_BTCX_DELLWAR	(0x9e7*2)
#define	M_BTCX_BLK	(0x9e8*2)
#define	M_PR45960_TIME	(0xa5e*2)
#define	M_PR45960_DLY	(0xa5f*2)
#define	M_PR44361B_TIME	(0xa60*2)
#define	M_PR44361B_CNT	(0xa61*2)
#define	M_PR49179_VAL	(0xa62*2)
#define	M_BAS_ADDR	(0xa63*2)
#define	M_MPDUNUM_LEFT	(0xa64*2)
#define	M_NAMPDU	(0xa65*2)
#define	M_DBG_AMP	(0xa66*2)
#define	M_AMUERR_CNT	(0xa67*2)
#define	M_PS4319XTRA_STAT	(0xa68*2)
#define	M_PR49792	(0xa69*2)
#define	M_CCA_FLGS	(0xa6a*2)
#define	M_PR53887	(0xa6b*2)
#define	M_PHY_ANTDIV_REG	(0xa6c*2)
#define	M_PHY_ANTDIV_MASK	(0xa6d*2)
#define	M_PHY_EXTLNA_OVR	(0xa6e*2)
#define	M_RXSTATS_BLK	(0xa70*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0xa6f*2)
#define	M_CRSHRXFRMHRST_CNT	(0xa9d*2)
#define	M_AVAILABLE	(0xa9e*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xaa0*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_EDLO_DEF0	(0xa9f*2)
#define	M_EDLO_DEF1	(0xaa2*2)
#define	M_EDHI_DEF0	(0xaa3*2)
#define	M_EDHI_DEF1	(0xaa4*2)
#define	M_RXGAIN	(0xaa5*2)
#define	M_LPFGAIN	(0xaa6*2)
#define	M_BCNPEND_PREVBCNLEN	(0xaa7*2)
#define	M_RADAR_TSTAMP	(0xaa8*2)
#define	M_TMP_BABMP0	(0xaa9*2)
#define	M_TMP_BABMP1	(0xaaa*2)
#define	M_TMP_BABMP2	(0xaab*2)
#define	M_TMP_BABMP3	(0xaac*2)
#define	M_TMP_BASSN	(0xaad*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_PHY_TX_FLT_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_PHY_TX_FLT_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_CCK0	(M_PHY_TX_FLT_BLK+(0x0*2))
#define	M_PHY_TX_COEFF_CCK0_OFFSET	(0x0*2)
#define	M_PHY_TX_COEFF_CCK1	(M_PHY_TX_FLT_BLK+(0x1*2))
#define	M_PHY_TX_COEFF_CCK1_OFFSET	(0x1*2)
#define	M_PHY_TX_COEFF_CCK2	(M_PHY_TX_FLT_BLK+(0x2*2))
#define	M_PHY_TX_COEFF_CCK2_OFFSET	(0x2*2)
#define	M_PHY_TX_COEFF_CCK3	(M_PHY_TX_FLT_BLK+(0x3*2))
#define	M_PHY_TX_COEFF_CCK3_OFFSET	(0x3*2)
#define	M_PHY_TX_COEFF_CCK4	(M_PHY_TX_FLT_BLK+(0x4*2))
#define	M_PHY_TX_COEFF_CCK4_OFFSET	(0x4*2)
#define	M_PHY_TX_COEFF_CCK5	(M_PHY_TX_FLT_BLK+(0x5*2))
#define	M_PHY_TX_COEFF_CCK5_OFFSET	(0x5*2)
#define	M_PHY_TX_COEFF_CCK6	(M_PHY_TX_FLT_BLK+(0x6*2))
#define	M_PHY_TX_COEFF_CCK6_OFFSET	(0x6*2)
#define	M_PHY_TX_COEFF_CCK7	(M_PHY_TX_FLT_BLK+(0x7*2))
#define	M_PHY_TX_COEFF_CCK7_OFFSET	(0x7*2)
#define	M_PHY_TX_COEFF_CCK8	(M_PHY_TX_FLT_BLK+(0x8*2))
#define	M_PHY_TX_COEFF_CCK8_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_OFDM0	(M_PHY_TX_FLT_BLK+(0x9*2))
#define	M_PHY_TX_COEFF_OFDM0_OFFSET	(0x9*2)
#define	M_PHY_TX_COEFF_OFDM1	(M_PHY_TX_FLT_BLK+(0xa*2))
#define	M_PHY_TX_COEFF_OFDM1_OFFSET	(0xa*2)
#define	M_PHY_TX_COEFF_OFDM2	(M_PHY_TX_FLT_BLK+(0xb*2))
#define	M_PHY_TX_COEFF_OFDM2_OFFSET	(0xb*2)
#define	M_PHY_TX_COEFF_OFDM3	(M_PHY_TX_FLT_BLK+(0xc*2))
#define	M_PHY_TX_COEFF_OFDM3_OFFSET	(0xc*2)
#define	M_PHY_TX_COEFF_OFDM4	(M_PHY_TX_FLT_BLK+(0xd*2))
#define	M_PHY_TX_COEFF_OFDM4_OFFSET	(0xd*2)
#define	M_PHY_TX_COEFF_OFDM5	(M_PHY_TX_FLT_BLK+(0xe*2))
#define	M_PHY_TX_COEFF_OFDM5_OFFSET	(0xe*2)
#define	M_PHY_TX_COEFF_OFDM6	(M_PHY_TX_FLT_BLK+(0xf*2))
#define	M_PHY_TX_COEFF_OFDM6_OFFSET	(0xf*2)
#define	M_PHY_TX_COEFF_OFDM7	(M_PHY_TX_FLT_BLK+(0x10*2))
#define	M_PHY_TX_COEFF_OFDM7_OFFSET	(0x10*2)
#define	M_PHY_TX_COEFF_OFDM8	(M_PHY_TX_FLT_BLK+(0x11*2))
#define	M_PHY_TX_COEFF_OFDM8_OFFSET	(0x11*2)
#define	M_PHY_TX_DIDQ_CCK	(M_PHY_TX_FLT_BLK+(0x12*2))
#define	M_PHY_TX_DIDQ_CCK_OFFSET	(0x12*2)
#define	M_PHY_TX_DIDQ_OFDM	(M_PHY_TX_FLT_BLK+(0x13*2))
#define	M_PHY_TX_DIDQ_OFDM_OFFSET	(0x13*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x24*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x25*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x26*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x27*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x28*2)
#define	M_NOISE_CAL_DATA_WR_PTR	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_NOISE_CAL_DATA_WR_PTR_OFFSET	(0x29*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x2a*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x2b*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 17) */
#if (D11_REV == 19)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_AMPDU_PER_BLK	(0x372*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x376*2)
#define	M_RXFRM_THRSH	(0x377*2)
#define	M_AVAIL	(0x378*2)
#define	M_RATE_TABLE_A	(0x37a*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x3ca*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x3f6*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x40e*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x44c*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x590*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x5d6*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x612*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x632*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x69a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x379*2)
#define	M_P2P_TXFRM_BSSINDX	(0x44a*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x44b*2)
#define	M_P2P_SLPTIME_L	(0x631*2)
#define	M_P2P_SLPTIME_H	(0x699*2)
#define	M_P2P_WAKE_ONLYMAC	(0x69d*2)
#define	M_P2P_INTR_IND	(0x69e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6a0*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6a4*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x69f*2)
#define	M_RCMTA_IDX	(0x6a8*2)
#define	M_OPT_SLEEP_TIME	(0x6a9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6aa*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ac*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x6bc*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	80
#define	M_RXFRM_BLK	(0x70c*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x766*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x776*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x77a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x77e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6ab*2)
#define	M_SLOWTIMER_H	(0x780*2)
#define	M_WAKETIME_NOSLOW	(0x781*2)
#define	M_ABURN_SLOT	(0x782*2)
#define	M_RSP_FRMTYPE	(0x783*2)
#define	M_PRSRETX_CNT	(0x784*2)
#define	M_ABURN_TXS0	(0x785*2)
#define	M_ABURN_TXS1	(0x786*2)
#define	M_ABURN_TXS2	(0x787*2)
#define	M_ABURN_TXS3	(0x788*2)
#define	M_NACK_FRMID	(0x789*2)
#define	M_ALT_CTX	(0x78a*2)
#define	M_ALT_TXFINDX	(0x78b*2)
#define	M_IVLOC	(0x78c*2)
#define	M_JSSI_TSTAMP	(0x78d*2)
#define	M_TXCRSEND_TSTAMP	(0x78e*2)
#define	M_NACK_TIMER	(0x78f*2)
#define	M_CCA_TSF0	(0x790*2)
#define	M_CCA_TSF1	(0x791*2)
#define	M_TXPWR_RTADJ	(0x792*2)
#define	M_GOOD_RXANT	(0x793*2)
#define	M_CUR_RXF_INDEX	(0x794*2)
#define	M_BYTES_LEFT	(0x795*2)
#define	M_FRM_SOFAR	(0x796*2)
#define	M_MM_XTRADUR	(0x797*2)
#define	M_HANGTM	(0x798*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x799*2)
#define	M_TMOUT_SLOTS	(0x79a*2)
#define	M_RFAWARE_TSTMP	(0x79b*2)
#define	M_TSFTMRVALTMP_WD3	(0x79c*2)
#define	M_TSFTMRVALTMP_WD2	(0x79d*2)
#define	M_TSFTMRVALTMP_WD1	(0x79e*2)
#define	M_TSFTMRVALTMP_WD0	(0x79f*2)
#define	M_IDLE_DUR	(0x7a0*2)
#define	M_IDLE_TMOUT	(0x7a1*2)
#define	M_PHY_PLCPRX_DURATION	(0x7a2*2)
#define	M_ACTS_EXPTIME	(0x7a3*2)
#define	M_CURR_ANTPAT	(0x7a4*2)
#define	M_TKIP_WEPSEED	(0x7a6*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7ae*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x95e*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TXFRMPLCP_HDR	(0x9be*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_PHY_TX_FLT_BLK	(0x9d2*2)
#define	M_PHY_TX_FLT_BLK_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7a5*2)
#define	M_BTCX_PREEMPT_LMT	(0x9e6*2)
#define	M_BTCX_DELLWAR	(0x9e7*2)
#define	M_BTCX_BLK	(0x9e8*2)
#define	M_PR45960_TIME	(0xa5e*2)
#define	M_PR45960_DLY	(0xa5f*2)
#define	M_PR44361B_TIME	(0xa60*2)
#define	M_PR44361B_CNT	(0xa61*2)
#define	M_PR49179_VAL	(0xa62*2)
#define	M_BAS_ADDR	(0xa63*2)
#define	M_MPDUNUM_LEFT	(0xa64*2)
#define	M_NAMPDU	(0xa65*2)
#define	M_DBG_AMP	(0xa66*2)
#define	M_AMUERR_CNT	(0xa67*2)
#define	M_PS4319XTRA_STAT	(0xa68*2)
#define	M_PR49792	(0xa69*2)
#define	M_CCA_FLGS	(0xa6a*2)
#define	M_PR53887	(0xa6b*2)
#define	M_PHY_ANTDIV_REG	(0xa6c*2)
#define	M_PHY_ANTDIV_MASK	(0xa6d*2)
#define	M_PHY_EXTLNA_OVR	(0xa6e*2)
#define	M_RXSTATS_BLK	(0xa70*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0xa6f*2)
#define	M_CRSHRXFRMHRST_CNT	(0xa9d*2)
#define	M_AVAILABLE	(0xa9e*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xaa0*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_EDLO_DEF0	(0xa9f*2)
#define	M_EDLO_DEF1	(0xaa2*2)
#define	M_EDHI_DEF0	(0xaa3*2)
#define	M_EDHI_DEF1	(0xaa4*2)
#define	M_RXGAIN	(0xaa5*2)
#define	M_LPFGAIN	(0xaa6*2)
#define	M_BCNPEND_PREVBCNLEN	(0xaa7*2)
#define	M_RADAR_TSTAMP	(0xaa8*2)
#define	M_TMP_BABMP0	(0xaa9*2)
#define	M_TMP_BABMP1	(0xaaa*2)
#define	M_TMP_BABMP2	(0xaab*2)
#define	M_TMP_BABMP3	(0xaac*2)
#define	M_TMP_BASSN	(0xaad*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_PHY_TX_FLT_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_PHY_TX_FLT_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_CCK0	(M_PHY_TX_FLT_BLK+(0x0*2))
#define	M_PHY_TX_COEFF_CCK0_OFFSET	(0x0*2)
#define	M_PHY_TX_COEFF_CCK1	(M_PHY_TX_FLT_BLK+(0x1*2))
#define	M_PHY_TX_COEFF_CCK1_OFFSET	(0x1*2)
#define	M_PHY_TX_COEFF_CCK2	(M_PHY_TX_FLT_BLK+(0x2*2))
#define	M_PHY_TX_COEFF_CCK2_OFFSET	(0x2*2)
#define	M_PHY_TX_COEFF_CCK3	(M_PHY_TX_FLT_BLK+(0x3*2))
#define	M_PHY_TX_COEFF_CCK3_OFFSET	(0x3*2)
#define	M_PHY_TX_COEFF_CCK4	(M_PHY_TX_FLT_BLK+(0x4*2))
#define	M_PHY_TX_COEFF_CCK4_OFFSET	(0x4*2)
#define	M_PHY_TX_COEFF_CCK5	(M_PHY_TX_FLT_BLK+(0x5*2))
#define	M_PHY_TX_COEFF_CCK5_OFFSET	(0x5*2)
#define	M_PHY_TX_COEFF_CCK6	(M_PHY_TX_FLT_BLK+(0x6*2))
#define	M_PHY_TX_COEFF_CCK6_OFFSET	(0x6*2)
#define	M_PHY_TX_COEFF_CCK7	(M_PHY_TX_FLT_BLK+(0x7*2))
#define	M_PHY_TX_COEFF_CCK7_OFFSET	(0x7*2)
#define	M_PHY_TX_COEFF_CCK8	(M_PHY_TX_FLT_BLK+(0x8*2))
#define	M_PHY_TX_COEFF_CCK8_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_OFDM0	(M_PHY_TX_FLT_BLK+(0x9*2))
#define	M_PHY_TX_COEFF_OFDM0_OFFSET	(0x9*2)
#define	M_PHY_TX_COEFF_OFDM1	(M_PHY_TX_FLT_BLK+(0xa*2))
#define	M_PHY_TX_COEFF_OFDM1_OFFSET	(0xa*2)
#define	M_PHY_TX_COEFF_OFDM2	(M_PHY_TX_FLT_BLK+(0xb*2))
#define	M_PHY_TX_COEFF_OFDM2_OFFSET	(0xb*2)
#define	M_PHY_TX_COEFF_OFDM3	(M_PHY_TX_FLT_BLK+(0xc*2))
#define	M_PHY_TX_COEFF_OFDM3_OFFSET	(0xc*2)
#define	M_PHY_TX_COEFF_OFDM4	(M_PHY_TX_FLT_BLK+(0xd*2))
#define	M_PHY_TX_COEFF_OFDM4_OFFSET	(0xd*2)
#define	M_PHY_TX_COEFF_OFDM5	(M_PHY_TX_FLT_BLK+(0xe*2))
#define	M_PHY_TX_COEFF_OFDM5_OFFSET	(0xe*2)
#define	M_PHY_TX_COEFF_OFDM6	(M_PHY_TX_FLT_BLK+(0xf*2))
#define	M_PHY_TX_COEFF_OFDM6_OFFSET	(0xf*2)
#define	M_PHY_TX_COEFF_OFDM7	(M_PHY_TX_FLT_BLK+(0x10*2))
#define	M_PHY_TX_COEFF_OFDM7_OFFSET	(0x10*2)
#define	M_PHY_TX_COEFF_OFDM8	(M_PHY_TX_FLT_BLK+(0x11*2))
#define	M_PHY_TX_COEFF_OFDM8_OFFSET	(0x11*2)
#define	M_PHY_TX_DIDQ_CCK	(M_PHY_TX_FLT_BLK+(0x12*2))
#define	M_PHY_TX_DIDQ_CCK_OFFSET	(0x12*2)
#define	M_PHY_TX_DIDQ_OFDM	(M_PHY_TX_FLT_BLK+(0x13*2))
#define	M_PHY_TX_DIDQ_OFDM_OFFSET	(0x13*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x24*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x25*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x26*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x27*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x28*2)
#define	M_NOISE_CAL_DATA_WR_PTR	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_NOISE_CAL_DATA_WR_PTR_OFFSET	(0x29*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x2a*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x2b*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 19) */
#if (D11_REV == 20)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_AMPDU_PER_BLK	(0x372*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x376*2)
#define	M_RXFRM_THRSH	(0x377*2)
#define	M_AVAIL	(0x378*2)
#define	M_RATE_TABLE_A	(0x37a*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x3ca*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x3f6*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x40e*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x44c*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x590*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x5d6*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x612*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x632*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x69a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x379*2)
#define	M_P2P_TXFRM_BSSINDX	(0x44a*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x44b*2)
#define	M_P2P_SLPTIME_L	(0x631*2)
#define	M_P2P_SLPTIME_H	(0x699*2)
#define	M_P2P_WAKE_ONLYMAC	(0x69d*2)
#define	M_P2P_INTR_IND	(0x69e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6a0*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6a4*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x69f*2)
#define	M_RCMTA_IDX	(0x6a8*2)
#define	M_OPT_SLEEP_TIME	(0x6a9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6aa*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ac*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x6bc*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	80
#define	M_RXFRM_BLK	(0x70c*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x766*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x776*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x77a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x77e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6ab*2)
#define	M_SLOWTIMER_H	(0x780*2)
#define	M_WAKETIME_NOSLOW	(0x781*2)
#define	M_ABURN_SLOT	(0x782*2)
#define	M_RSP_FRMTYPE	(0x783*2)
#define	M_PRSRETX_CNT	(0x784*2)
#define	M_ABURN_TXS0	(0x785*2)
#define	M_ABURN_TXS1	(0x786*2)
#define	M_ABURN_TXS2	(0x787*2)
#define	M_ABURN_TXS3	(0x788*2)
#define	M_NACK_FRMID	(0x789*2)
#define	M_ALT_CTX	(0x78a*2)
#define	M_ALT_TXFINDX	(0x78b*2)
#define	M_IVLOC	(0x78c*2)
#define	M_JSSI_TSTAMP	(0x78d*2)
#define	M_TXCRSEND_TSTAMP	(0x78e*2)
#define	M_NACK_TIMER	(0x78f*2)
#define	M_CCA_TSF0	(0x790*2)
#define	M_CCA_TSF1	(0x791*2)
#define	M_TXPWR_RTADJ	(0x792*2)
#define	M_GOOD_RXANT	(0x793*2)
#define	M_CUR_RXF_INDEX	(0x794*2)
#define	M_BYTES_LEFT	(0x795*2)
#define	M_FRM_SOFAR	(0x796*2)
#define	M_MM_XTRADUR	(0x797*2)
#define	M_HANGTM	(0x798*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x799*2)
#define	M_TMOUT_SLOTS	(0x79a*2)
#define	M_RFAWARE_TSTMP	(0x79b*2)
#define	M_TSFTMRVALTMP_WD3	(0x79c*2)
#define	M_TSFTMRVALTMP_WD2	(0x79d*2)
#define	M_TSFTMRVALTMP_WD1	(0x79e*2)
#define	M_TSFTMRVALTMP_WD0	(0x79f*2)
#define	M_IDLE_DUR	(0x7a0*2)
#define	M_IDLE_TMOUT	(0x7a1*2)
#define	M_PHY_PLCPRX_DURATION	(0x7a2*2)
#define	M_ACTS_EXPTIME	(0x7a3*2)
#define	M_CURR_ANTPAT	(0x7a4*2)
#define	M_TKIP_WEPSEED	(0x7a6*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7ae*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x95e*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TXFRMPLCP_HDR	(0x9be*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_PHY_TX_FLT_BLK	(0x9d2*2)
#define	M_PHY_TX_FLT_BLK_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7a5*2)
#define	M_BTCX_PREEMPT_LMT	(0x9e6*2)
#define	M_BTCX_DELLWAR	(0x9e7*2)
#define	M_BTCX_BLK	(0x9e8*2)
#define	M_PR45960_TIME	(0xa5e*2)
#define	M_PR45960_DLY	(0xa5f*2)
#define	M_PR44361B_TIME	(0xa60*2)
#define	M_PR44361B_CNT	(0xa61*2)
#define	M_PR49179_VAL	(0xa62*2)
#define	M_BAS_ADDR	(0xa63*2)
#define	M_MPDUNUM_LEFT	(0xa64*2)
#define	M_NAMPDU	(0xa65*2)
#define	M_DBG_AMP	(0xa66*2)
#define	M_AMUERR_CNT	(0xa67*2)
#define	M_PS4319XTRA_STAT	(0xa68*2)
#define	M_PR49792	(0xa69*2)
#define	M_CCA_FLGS	(0xa6a*2)
#define	M_PR53887	(0xa6b*2)
#define	M_PHY_ANTDIV_REG	(0xa6c*2)
#define	M_PHY_ANTDIV_MASK	(0xa6d*2)
#define	M_PHY_EXTLNA_OVR	(0xa6e*2)
#define	M_RXSTATS_BLK	(0xa70*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0xa6f*2)
#define	M_CRSHRXFRMHRST_CNT	(0xa9d*2)
#define	M_AVAILABLE	(0xa9e*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xaa0*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_EDLO_DEF0	(0xa9f*2)
#define	M_EDLO_DEF1	(0xaa2*2)
#define	M_EDHI_DEF0	(0xaa3*2)
#define	M_EDHI_DEF1	(0xaa4*2)
#define	M_RXGAIN	(0xaa5*2)
#define	M_LPFGAIN	(0xaa6*2)
#define	M_BCNPEND_PREVBCNLEN	(0xaa7*2)
#define	M_RADAR_TSTAMP	(0xaa8*2)
#define	M_TMP_BABMP0	(0xaa9*2)
#define	M_TMP_BABMP1	(0xaaa*2)
#define	M_TMP_BABMP2	(0xaab*2)
#define	M_TMP_BABMP3	(0xaac*2)
#define	M_TMP_BASSN	(0xaad*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_PHY_TX_FLT_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_PHY_TX_FLT_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_CCK0	(M_PHY_TX_FLT_BLK+(0x0*2))
#define	M_PHY_TX_COEFF_CCK0_OFFSET	(0x0*2)
#define	M_PHY_TX_COEFF_CCK1	(M_PHY_TX_FLT_BLK+(0x1*2))
#define	M_PHY_TX_COEFF_CCK1_OFFSET	(0x1*2)
#define	M_PHY_TX_COEFF_CCK2	(M_PHY_TX_FLT_BLK+(0x2*2))
#define	M_PHY_TX_COEFF_CCK2_OFFSET	(0x2*2)
#define	M_PHY_TX_COEFF_CCK3	(M_PHY_TX_FLT_BLK+(0x3*2))
#define	M_PHY_TX_COEFF_CCK3_OFFSET	(0x3*2)
#define	M_PHY_TX_COEFF_CCK4	(M_PHY_TX_FLT_BLK+(0x4*2))
#define	M_PHY_TX_COEFF_CCK4_OFFSET	(0x4*2)
#define	M_PHY_TX_COEFF_CCK5	(M_PHY_TX_FLT_BLK+(0x5*2))
#define	M_PHY_TX_COEFF_CCK5_OFFSET	(0x5*2)
#define	M_PHY_TX_COEFF_CCK6	(M_PHY_TX_FLT_BLK+(0x6*2))
#define	M_PHY_TX_COEFF_CCK6_OFFSET	(0x6*2)
#define	M_PHY_TX_COEFF_CCK7	(M_PHY_TX_FLT_BLK+(0x7*2))
#define	M_PHY_TX_COEFF_CCK7_OFFSET	(0x7*2)
#define	M_PHY_TX_COEFF_CCK8	(M_PHY_TX_FLT_BLK+(0x8*2))
#define	M_PHY_TX_COEFF_CCK8_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_OFDM0	(M_PHY_TX_FLT_BLK+(0x9*2))
#define	M_PHY_TX_COEFF_OFDM0_OFFSET	(0x9*2)
#define	M_PHY_TX_COEFF_OFDM1	(M_PHY_TX_FLT_BLK+(0xa*2))
#define	M_PHY_TX_COEFF_OFDM1_OFFSET	(0xa*2)
#define	M_PHY_TX_COEFF_OFDM2	(M_PHY_TX_FLT_BLK+(0xb*2))
#define	M_PHY_TX_COEFF_OFDM2_OFFSET	(0xb*2)
#define	M_PHY_TX_COEFF_OFDM3	(M_PHY_TX_FLT_BLK+(0xc*2))
#define	M_PHY_TX_COEFF_OFDM3_OFFSET	(0xc*2)
#define	M_PHY_TX_COEFF_OFDM4	(M_PHY_TX_FLT_BLK+(0xd*2))
#define	M_PHY_TX_COEFF_OFDM4_OFFSET	(0xd*2)
#define	M_PHY_TX_COEFF_OFDM5	(M_PHY_TX_FLT_BLK+(0xe*2))
#define	M_PHY_TX_COEFF_OFDM5_OFFSET	(0xe*2)
#define	M_PHY_TX_COEFF_OFDM6	(M_PHY_TX_FLT_BLK+(0xf*2))
#define	M_PHY_TX_COEFF_OFDM6_OFFSET	(0xf*2)
#define	M_PHY_TX_COEFF_OFDM7	(M_PHY_TX_FLT_BLK+(0x10*2))
#define	M_PHY_TX_COEFF_OFDM7_OFFSET	(0x10*2)
#define	M_PHY_TX_COEFF_OFDM8	(M_PHY_TX_FLT_BLK+(0x11*2))
#define	M_PHY_TX_COEFF_OFDM8_OFFSET	(0x11*2)
#define	M_PHY_TX_DIDQ_CCK	(M_PHY_TX_FLT_BLK+(0x12*2))
#define	M_PHY_TX_DIDQ_CCK_OFFSET	(0x12*2)
#define	M_PHY_TX_DIDQ_OFDM	(M_PHY_TX_FLT_BLK+(0x13*2))
#define	M_PHY_TX_DIDQ_OFDM_OFFSET	(0x13*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x24*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x25*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x26*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x27*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x28*2)
#define	M_NOISE_CAL_DATA_WR_PTR	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_NOISE_CAL_DATA_WR_PTR_OFFSET	(0x29*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x2a*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x2b*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 20) */
#if (D11_REV == 21)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_AMPDU_PER_BLK	(0x372*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x376*2)
#define	M_RXFRM_THRSH	(0x377*2)
#define	M_AVAIL	(0x378*2)
#define	M_RATE_TABLE_A	(0x37a*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x3ca*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x3f6*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x40e*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x44c*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x590*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x5d6*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x612*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x632*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x69a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x379*2)
#define	M_P2P_TXFRM_BSSINDX	(0x44a*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x44b*2)
#define	M_P2P_SLPTIME_L	(0x631*2)
#define	M_P2P_SLPTIME_H	(0x699*2)
#define	M_P2P_WAKE_ONLYMAC	(0x69d*2)
#define	M_P2P_INTR_IND	(0x69e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6a0*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6a4*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x69f*2)
#define	M_RCMTA_IDX	(0x6a8*2)
#define	M_OPT_SLEEP_TIME	(0x6a9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6aa*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ac*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x6bc*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	80
#define	M_RXFRM_BLK	(0x70c*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x766*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x776*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x77a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x77e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6ab*2)
#define	M_SLOWTIMER_H	(0x780*2)
#define	M_WAKETIME_NOSLOW	(0x781*2)
#define	M_ABURN_SLOT	(0x782*2)
#define	M_RSP_FRMTYPE	(0x783*2)
#define	M_PRSRETX_CNT	(0x784*2)
#define	M_ABURN_TXS0	(0x785*2)
#define	M_ABURN_TXS1	(0x786*2)
#define	M_ABURN_TXS2	(0x787*2)
#define	M_ABURN_TXS3	(0x788*2)
#define	M_NACK_FRMID	(0x789*2)
#define	M_ALT_CTX	(0x78a*2)
#define	M_ALT_TXFINDX	(0x78b*2)
#define	M_IVLOC	(0x78c*2)
#define	M_JSSI_TSTAMP	(0x78d*2)
#define	M_TXCRSEND_TSTAMP	(0x78e*2)
#define	M_NACK_TIMER	(0x78f*2)
#define	M_CCA_TSF0	(0x790*2)
#define	M_CCA_TSF1	(0x791*2)
#define	M_TXPWR_RTADJ	(0x792*2)
#define	M_GOOD_RXANT	(0x793*2)
#define	M_CUR_RXF_INDEX	(0x794*2)
#define	M_BYTES_LEFT	(0x795*2)
#define	M_FRM_SOFAR	(0x796*2)
#define	M_MM_XTRADUR	(0x797*2)
#define	M_HANGTM	(0x798*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x799*2)
#define	M_TMOUT_SLOTS	(0x79a*2)
#define	M_RFAWARE_TSTMP	(0x79b*2)
#define	M_TSFTMRVALTMP_WD3	(0x79c*2)
#define	M_TSFTMRVALTMP_WD2	(0x79d*2)
#define	M_TSFTMRVALTMP_WD1	(0x79e*2)
#define	M_TSFTMRVALTMP_WD0	(0x79f*2)
#define	M_IDLE_DUR	(0x7a0*2)
#define	M_IDLE_TMOUT	(0x7a1*2)
#define	M_PHY_PLCPRX_DURATION	(0x7a2*2)
#define	M_ACTS_EXPTIME	(0x7a3*2)
#define	M_CURR_ANTPAT	(0x7a4*2)
#define	M_TKIP_WEPSEED	(0x7a6*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7ae*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x95e*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TXFRMPLCP_HDR	(0x9be*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_PHY_TX_FLT_BLK	(0x9d2*2)
#define	M_PHY_TX_FLT_BLK_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7a5*2)
#define	M_BTCX_PREEMPT_LMT	(0x9e6*2)
#define	M_BTCX_DELLWAR	(0x9e7*2)
#define	M_BTCX_BLK	(0x9e8*2)
#define	M_PR45960_TIME	(0xa5e*2)
#define	M_PR45960_DLY	(0xa5f*2)
#define	M_PR44361B_TIME	(0xa60*2)
#define	M_PR44361B_CNT	(0xa61*2)
#define	M_PR49179_VAL	(0xa62*2)
#define	M_BAS_ADDR	(0xa63*2)
#define	M_MPDUNUM_LEFT	(0xa64*2)
#define	M_NAMPDU	(0xa65*2)
#define	M_DBG_AMP	(0xa66*2)
#define	M_AMUERR_CNT	(0xa67*2)
#define	M_PS4319XTRA_STAT	(0xa68*2)
#define	M_PR49792	(0xa69*2)
#define	M_CCA_FLGS	(0xa6a*2)
#define	M_PR53887	(0xa6b*2)
#define	M_PHY_ANTDIV_REG	(0xa6c*2)
#define	M_PHY_ANTDIV_MASK	(0xa6d*2)
#define	M_PHY_EXTLNA_OVR	(0xa6e*2)
#define	M_RXSTATS_BLK	(0xa70*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0xa6f*2)
#define	M_CRSHRXFRMHRST_CNT	(0xa9d*2)
#define	M_AVAILABLE	(0xa9e*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xaa0*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_EDLO_DEF0	(0xa9f*2)
#define	M_EDLO_DEF1	(0xaa2*2)
#define	M_EDHI_DEF0	(0xaa3*2)
#define	M_EDHI_DEF1	(0xaa4*2)
#define	M_RXGAIN	(0xaa5*2)
#define	M_LPFGAIN	(0xaa6*2)
#define	M_BCNPEND_PREVBCNLEN	(0xaa7*2)
#define	M_RADAR_TSTAMP	(0xaa8*2)
#define	M_TMP_BABMP0	(0xaa9*2)
#define	M_TMP_BABMP1	(0xaaa*2)
#define	M_TMP_BABMP2	(0xaab*2)
#define	M_TMP_BABMP3	(0xaac*2)
#define	M_TMP_BASSN	(0xaad*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_PHY_TX_FLT_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_PHY_TX_FLT_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_CCK0	(M_PHY_TX_FLT_BLK+(0x0*2))
#define	M_PHY_TX_COEFF_CCK0_OFFSET	(0x0*2)
#define	M_PHY_TX_COEFF_CCK1	(M_PHY_TX_FLT_BLK+(0x1*2))
#define	M_PHY_TX_COEFF_CCK1_OFFSET	(0x1*2)
#define	M_PHY_TX_COEFF_CCK2	(M_PHY_TX_FLT_BLK+(0x2*2))
#define	M_PHY_TX_COEFF_CCK2_OFFSET	(0x2*2)
#define	M_PHY_TX_COEFF_CCK3	(M_PHY_TX_FLT_BLK+(0x3*2))
#define	M_PHY_TX_COEFF_CCK3_OFFSET	(0x3*2)
#define	M_PHY_TX_COEFF_CCK4	(M_PHY_TX_FLT_BLK+(0x4*2))
#define	M_PHY_TX_COEFF_CCK4_OFFSET	(0x4*2)
#define	M_PHY_TX_COEFF_CCK5	(M_PHY_TX_FLT_BLK+(0x5*2))
#define	M_PHY_TX_COEFF_CCK5_OFFSET	(0x5*2)
#define	M_PHY_TX_COEFF_CCK6	(M_PHY_TX_FLT_BLK+(0x6*2))
#define	M_PHY_TX_COEFF_CCK6_OFFSET	(0x6*2)
#define	M_PHY_TX_COEFF_CCK7	(M_PHY_TX_FLT_BLK+(0x7*2))
#define	M_PHY_TX_COEFF_CCK7_OFFSET	(0x7*2)
#define	M_PHY_TX_COEFF_CCK8	(M_PHY_TX_FLT_BLK+(0x8*2))
#define	M_PHY_TX_COEFF_CCK8_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_OFDM0	(M_PHY_TX_FLT_BLK+(0x9*2))
#define	M_PHY_TX_COEFF_OFDM0_OFFSET	(0x9*2)
#define	M_PHY_TX_COEFF_OFDM1	(M_PHY_TX_FLT_BLK+(0xa*2))
#define	M_PHY_TX_COEFF_OFDM1_OFFSET	(0xa*2)
#define	M_PHY_TX_COEFF_OFDM2	(M_PHY_TX_FLT_BLK+(0xb*2))
#define	M_PHY_TX_COEFF_OFDM2_OFFSET	(0xb*2)
#define	M_PHY_TX_COEFF_OFDM3	(M_PHY_TX_FLT_BLK+(0xc*2))
#define	M_PHY_TX_COEFF_OFDM3_OFFSET	(0xc*2)
#define	M_PHY_TX_COEFF_OFDM4	(M_PHY_TX_FLT_BLK+(0xd*2))
#define	M_PHY_TX_COEFF_OFDM4_OFFSET	(0xd*2)
#define	M_PHY_TX_COEFF_OFDM5	(M_PHY_TX_FLT_BLK+(0xe*2))
#define	M_PHY_TX_COEFF_OFDM5_OFFSET	(0xe*2)
#define	M_PHY_TX_COEFF_OFDM6	(M_PHY_TX_FLT_BLK+(0xf*2))
#define	M_PHY_TX_COEFF_OFDM6_OFFSET	(0xf*2)
#define	M_PHY_TX_COEFF_OFDM7	(M_PHY_TX_FLT_BLK+(0x10*2))
#define	M_PHY_TX_COEFF_OFDM7_OFFSET	(0x10*2)
#define	M_PHY_TX_COEFF_OFDM8	(M_PHY_TX_FLT_BLK+(0x11*2))
#define	M_PHY_TX_COEFF_OFDM8_OFFSET	(0x11*2)
#define	M_PHY_TX_DIDQ_CCK	(M_PHY_TX_FLT_BLK+(0x12*2))
#define	M_PHY_TX_DIDQ_CCK_OFFSET	(0x12*2)
#define	M_PHY_TX_DIDQ_OFDM	(M_PHY_TX_FLT_BLK+(0x13*2))
#define	M_PHY_TX_DIDQ_OFDM_OFFSET	(0x13*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x24*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x25*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x26*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x27*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x28*2)
#define	M_NOISE_CAL_DATA_WR_PTR	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_NOISE_CAL_DATA_WR_PTR_OFFSET	(0x29*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x2a*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x2b*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 21) */
#if (D11_REV == 22)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_AMPDU_PER_BLK	(0x374*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x378*2)
#define	M_RXFRM_THRSH	(0x379*2)
#define	M_N5G_CCA_HIST_BLK	(0x37a*2)
#define	M_N5G_CCA_HIST_BLK_SIZE	8
#define	M_AVAIL	(0x382*2)
#define	M_RATE_TABLE_A	(0x384*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x3dc*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x40c*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x424*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x460*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x5a4*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x5ea*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x626*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x646*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x6ae*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x383*2)
#define	M_P2P_TXFRM_BSSINDX	(0x645*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x6ad*2)
#define	M_P2P_SLPTIME_L	(0x6b1*2)
#define	M_P2P_SLPTIME_H	(0x6b2*2)
#define	M_P2P_WAKE_ONLYMAC	(0x6b3*2)
#define	M_P2P_INTR_IND	(0x6b4*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6b6*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6ba*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x6b5*2)
#define	M_RCMTA_IDX	(0x6be*2)
#define	M_OPT_SLEEP_TIME	(0x6bf*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6c0*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6c2*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x6d2*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	80
#define	M_RXFRM_BLK	(0x724*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x77e*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x78e*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x792*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x722*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6c1*2)
#define	M_SLOWTIMER_H	(0x796*2)
#define	M_WAKETIME_NOSLOW	(0x797*2)
#define	M_ABURN_SLOT	(0x798*2)
#define	M_RSP_FRMTYPE	(0x799*2)
#define	M_PRSRETX_CNT	(0x79a*2)
#define	M_ABURN_TXS0	(0x79b*2)
#define	M_ABURN_TXS1	(0x79c*2)
#define	M_ABURN_TXS2	(0x79d*2)
#define	M_ABURN_TXS3	(0x79e*2)
#define	M_NACK_FRMID	(0x79f*2)
#define	M_ALT_CTX	(0x7a0*2)
#define	M_ALT_TXFINDX	(0x7a1*2)
#define	M_IVLOC	(0x7a2*2)
#define	M_JSSI_TSTAMP	(0x7a3*2)
#define	M_TXCRSEND_TSTAMP	(0x7a4*2)
#define	M_NACK_TIMER	(0x7a5*2)
#define	M_CCA_TSF0	(0x7a6*2)
#define	M_CCA_TSF1	(0x7a7*2)
#define	M_TXPWR_RTADJ	(0x7a8*2)
#define	M_GOOD_RXANT	(0x7a9*2)
#define	M_CUR_RXF_INDEX	(0x7aa*2)
#define	M_BYTES_LEFT	(0x7ab*2)
#define	M_FRM_SOFAR	(0x7ac*2)
#define	M_MM_XTRADUR	(0x7ad*2)
#define	M_HANGTM	(0x7ae*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7af*2)
#define	M_TMOUT_SLOTS	(0x7b0*2)
#define	M_RFAWARE_TSTMP	(0x7b1*2)
#define	M_TSFTMRVALTMP_WD3	(0x7b2*2)
#define	M_TSFTMRVALTMP_WD2	(0x7b3*2)
#define	M_TSFTMRVALTMP_WD1	(0x7b4*2)
#define	M_TSFTMRVALTMP_WD0	(0x7b5*2)
#define	M_IDLE_DUR	(0x7b6*2)
#define	M_IDLE_TMOUT	(0x7b7*2)
#define	M_PHY_PLCPRX_DURATION	(0x7b8*2)
#define	M_ACTS_EXPTIME	(0x7b9*2)
#define	M_CURR_ANTPAT	(0x7ba*2)
#define	M_TKIP_WEPSEED	(0x7bc*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7c4*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x974*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TXFRMPLCP_HDR	(0x9d4*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_PHY_TX_FLT_BLK	(0x9e8*2)
#define	M_PHY_TX_FLT_BLK_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7bb*2)
#define	M_BTCX_PREEMPT_LMT	(0x9fc*2)
#define	M_BTCX_DELLWAR	(0x9fd*2)
#define	M_BTCX_BLK	(0x9fe*2)
#define	M_PR45960_TIME	(0xa74*2)
#define	M_PR45960_DLY	(0xa75*2)
#define	M_PR44361B_TIME	(0xa76*2)
#define	M_PR44361B_CNT	(0xa77*2)
#define	M_PR49179_VAL	(0xa78*2)
#define	M_BAS_ADDR	(0xa79*2)
#define	M_MPDUNUM_LEFT	(0xa7a*2)
#define	M_NAMPDU	(0xa7b*2)
#define	M_DBG_AMP	(0xa7c*2)
#define	M_AMUERR_CNT	(0xa7d*2)
#define	M_PS4319XTRA_STAT	(0xa7e*2)
#define	M_PR49792	(0xa7f*2)
#define	M_CCA_FLGS	(0xa80*2)
#define	M_PR53887	(0xa81*2)
#define	M_PHY_ANTDIV_REG	(0xa82*2)
#define	M_PHY_ANTDIV_MASK	(0xa83*2)
#define	M_PHY_EXTLNA_OVR	(0xa84*2)
#define	M_RXSTATS_BLK	(0xa86*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0xa85*2)
#define	M_CRSHRXFRMHRST_CNT	(0xab3*2)
#define	M_AVAILABLE	(0xab4*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xab6*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xab8*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xab5*2)
#define	M_EDLO_DEF1	(0xabf*2)
#define	M_EDHI_DEF0	(0xac0*2)
#define	M_EDHI_DEF1	(0xac1*2)
#define	M_RXGAIN	(0xac2*2)
#define	M_LPFGAIN	(0xac3*2)
#define	M_BCNPEND_PREVBCNLEN	(0xac4*2)
#define	M_RADAR_TSTAMP	(0xac5*2)
#define	M_TMP_BABMP0	(0xac6*2)
#define	M_TMP_BABMP1	(0xac7*2)
#define	M_TMP_BABMP2	(0xac8*2)
#define	M_TMP_BABMP3	(0xac9*2)
#define	M_TMP_BASSN	(0xaca*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_PHY_TX_FLT_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_PHY_TX_FLT_PTR_OFFSET	(0x3d*2)
#define	M_PS4319XTRA	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_PS4319XTRA_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_HIST_BNDRY1	(M_N5G_CCA_HIST_BLK+(0x0*2))
#define	M_CCA_HIST_BNDRY1_OFFSET	(0x0*2)
#define	M_CCA_HIST_BNDRY2	(M_N5G_CCA_HIST_BLK+(0x1*2))
#define	M_CCA_HIST_BNDRY2_OFFSET	(0x1*2)
#define	M_CCA_HIST_BNDRY3	(M_N5G_CCA_HIST_BLK+(0x2*2))
#define	M_CCA_HIST_BNDRY3_OFFSET	(0x2*2)
#define	M_CCA_HIST_BIN1	(M_N5G_CCA_HIST_BLK+(0x3*2))
#define	M_CCA_HIST_BIN1_OFFSET	(0x3*2)
#define	M_CCA_HIST_BIN2	(M_N5G_CCA_HIST_BLK+(0x4*2))
#define	M_CCA_HIST_BIN2_OFFSET	(0x4*2)
#define	M_CCA_HIST_BIN3	(M_N5G_CCA_HIST_BLK+(0x5*2))
#define	M_CCA_HIST_BIN3_OFFSET	(0x5*2)
#define	M_CCA_HIST_BIN4	(M_N5G_CCA_HIST_BLK+(0x6*2))
#define	M_CCA_HIST_BIN4_OFFSET	(0x6*2)
#define	M_CCA_HIST_RSVD	(M_N5G_CCA_HIST_BLK+(0x7*2))
#define	M_CCA_HIST_RSVD_OFFSET	(0x7*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_CCK0	(M_PHY_TX_FLT_BLK+(0x0*2))
#define	M_PHY_TX_COEFF_CCK0_OFFSET	(0x0*2)
#define	M_PHY_TX_COEFF_CCK1	(M_PHY_TX_FLT_BLK+(0x1*2))
#define	M_PHY_TX_COEFF_CCK1_OFFSET	(0x1*2)
#define	M_PHY_TX_COEFF_CCK2	(M_PHY_TX_FLT_BLK+(0x2*2))
#define	M_PHY_TX_COEFF_CCK2_OFFSET	(0x2*2)
#define	M_PHY_TX_COEFF_CCK3	(M_PHY_TX_FLT_BLK+(0x3*2))
#define	M_PHY_TX_COEFF_CCK3_OFFSET	(0x3*2)
#define	M_PHY_TX_COEFF_CCK4	(M_PHY_TX_FLT_BLK+(0x4*2))
#define	M_PHY_TX_COEFF_CCK4_OFFSET	(0x4*2)
#define	M_PHY_TX_COEFF_CCK5	(M_PHY_TX_FLT_BLK+(0x5*2))
#define	M_PHY_TX_COEFF_CCK5_OFFSET	(0x5*2)
#define	M_PHY_TX_COEFF_CCK6	(M_PHY_TX_FLT_BLK+(0x6*2))
#define	M_PHY_TX_COEFF_CCK6_OFFSET	(0x6*2)
#define	M_PHY_TX_COEFF_CCK7	(M_PHY_TX_FLT_BLK+(0x7*2))
#define	M_PHY_TX_COEFF_CCK7_OFFSET	(0x7*2)
#define	M_PHY_TX_COEFF_CCK8	(M_PHY_TX_FLT_BLK+(0x8*2))
#define	M_PHY_TX_COEFF_CCK8_OFFSET	(0x8*2)
#define	M_PHY_TX_COEFF_OFDM0	(M_PHY_TX_FLT_BLK+(0x9*2))
#define	M_PHY_TX_COEFF_OFDM0_OFFSET	(0x9*2)
#define	M_PHY_TX_COEFF_OFDM1	(M_PHY_TX_FLT_BLK+(0xa*2))
#define	M_PHY_TX_COEFF_OFDM1_OFFSET	(0xa*2)
#define	M_PHY_TX_COEFF_OFDM2	(M_PHY_TX_FLT_BLK+(0xb*2))
#define	M_PHY_TX_COEFF_OFDM2_OFFSET	(0xb*2)
#define	M_PHY_TX_COEFF_OFDM3	(M_PHY_TX_FLT_BLK+(0xc*2))
#define	M_PHY_TX_COEFF_OFDM3_OFFSET	(0xc*2)
#define	M_PHY_TX_COEFF_OFDM4	(M_PHY_TX_FLT_BLK+(0xd*2))
#define	M_PHY_TX_COEFF_OFDM4_OFFSET	(0xd*2)
#define	M_PHY_TX_COEFF_OFDM5	(M_PHY_TX_FLT_BLK+(0xe*2))
#define	M_PHY_TX_COEFF_OFDM5_OFFSET	(0xe*2)
#define	M_PHY_TX_COEFF_OFDM6	(M_PHY_TX_FLT_BLK+(0xf*2))
#define	M_PHY_TX_COEFF_OFDM6_OFFSET	(0xf*2)
#define	M_PHY_TX_COEFF_OFDM7	(M_PHY_TX_FLT_BLK+(0x10*2))
#define	M_PHY_TX_COEFF_OFDM7_OFFSET	(0x10*2)
#define	M_PHY_TX_COEFF_OFDM8	(M_PHY_TX_FLT_BLK+(0x11*2))
#define	M_PHY_TX_COEFF_OFDM8_OFFSET	(0x11*2)
#define	M_PHY_TX_DIDQ_CCK	(M_PHY_TX_FLT_BLK+(0x12*2))
#define	M_PHY_TX_DIDQ_CCK_OFFSET	(0x12*2)
#define	M_PHY_TX_DIDQ_OFDM	(M_PHY_TX_FLT_BLK+(0x13*2))
#define	M_PHY_TX_DIDQ_OFDM_OFFSET	(0x13*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x24*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x25*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x26*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x27*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x28*2)
#define	M_NOISE_CAL_DATA_WR_PTR	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_NOISE_CAL_DATA_WR_PTR_OFFSET	(0x29*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x2a*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x2b*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_N5G_PER	(M_MBSSID_BLK+(0x0*2))
#define	M_N5G_PER_OFFSET	(0x0*2)
#define	M_N5G_TXPER	(M_MBSSID_BLK+(0x1*2))
#define	M_N5G_TXPER_OFFSET	(0x1*2)
#define	M_NAV_STA1_ADDR0	(M_MBSSID_BLK+(0x2*2))
#define	M_NAV_STA1_ADDR0_OFFSET	(0x2*2)
#define	M_NAV_STA1_ADDR1	(M_MBSSID_BLK+(0x3*2))
#define	M_NAV_STA1_ADDR1_OFFSET	(0x3*2)
#define	M_NAV_STA1_ADDR2	(M_MBSSID_BLK+(0x4*2))
#define	M_NAV_STA1_ADDR2_OFFSET	(0x4*2)
#define	M_NAV_STA2_ADDR0	(M_MBSSID_BLK+(0x5*2))
#define	M_NAV_STA2_ADDR0_OFFSET	(0x5*2)
#define	M_NAV_STA2_ADDR1	(M_MBSSID_BLK+(0x6*2))
#define	M_NAV_STA2_ADDR1_OFFSET	(0x6*2)
#define	M_NAV_STA2_ADDR2	(M_MBSSID_BLK+(0x7*2))
#define	M_NAV_STA2_ADDR2_OFFSET	(0x7*2)
#define	M_N5G_PER_MCS0	(M_SSID_EXT_BLK+(0x0*2))
#define	M_N5G_PER_MCS0_OFFSET	(0x0*2)
#define	M_N5G_PER_MCS1	(M_SSID_EXT_BLK+(0x1*2))
#define	M_N5G_PER_MCS1_OFFSET	(0x1*2)
#define	M_N5G_PER_MCS2	(M_SSID_EXT_BLK+(0x2*2))
#define	M_N5G_PER_MCS2_OFFSET	(0x2*2)
#define	M_N5G_PER_MCS3	(M_SSID_EXT_BLK+(0x3*2))
#define	M_N5G_PER_MCS3_OFFSET	(0x3*2)
#define	M_N5G_PER_MCS4	(M_SSID_EXT_BLK+(0x4*2))
#define	M_N5G_PER_MCS4_OFFSET	(0x4*2)
#define	M_N5G_PER_MCS5	(M_SSID_EXT_BLK+(0x5*2))
#define	M_N5G_PER_MCS5_OFFSET	(0x5*2)
#define	M_N5G_PER_MCS6	(M_SSID_EXT_BLK+(0x6*2))
#define	M_N5G_PER_MCS6_OFFSET	(0x6*2)
#define	M_N5G_PER_MCS7	(M_SSID_EXT_BLK+(0x7*2))
#define	M_N5G_PER_MCS7_OFFSET	(0x7*2)
#define	M_RTS_CNT_BE_L	(M_SSID_EXT_BLK+(0x13*2))
#define	M_RTS_CNT_BE_L_OFFSET	(0x13*2)
#define	M_RTS_CNT_BE_H	(M_SSID_EXT_BLK+(0x14*2))
#define	M_RTS_CNT_BE_H_OFFSET	(0x14*2)
#define	M_RTS_CNT_VI_L	(M_SSID_EXT_BLK+(0x15*2))
#define	M_RTS_CNT_VI_L_OFFSET	(0x15*2)
#define	M_RTS_CNT_VI_H	(M_SSID_EXT_BLK+(0x16*2))
#define	M_RTS_CNT_VI_H_OFFSET	(0x16*2)
#define	M_CTS_CNT_BE_L	(M_SSID_EXT_BLK+(0x17*2))
#define	M_CTS_CNT_BE_L_OFFSET	(0x17*2)
#define	M_CTS_CNT_BE_H	(M_SSID_EXT_BLK+(0x18*2))
#define	M_CTS_CNT_BE_H_OFFSET	(0x18*2)
#define	M_CTS_CNT_VI_L	(M_SSID_EXT_BLK+(0x19*2))
#define	M_CTS_CNT_VI_L_OFFSET	(0x19*2)
#define	M_CTS_CNT_VI_H	(M_SSID_EXT_BLK+(0x1a*2))
#define	M_CTS_CNT_VI_H_OFFSET	(0x1a*2)
#define	M_FIFODELAY_MAX_L	(M_SSID_EXT_BLK+(0x1b*2))
#define	M_FIFODELAY_MAX_L_OFFSET	(0x1b*2)
#define	M_FIFODELAY_MAX_ML	(M_SSID_EXT_BLK+(0x1c*2))
#define	M_FIFODELAY_MAX_ML_OFFSET	(0x1c*2)
#define	M_FIFOCNT_MAX	(M_SSID_EXT_BLK+(0x1d*2))
#define	M_FIFOCNT_MAX_OFFSET	(0x1d*2)
#define	M_MAX_MEDBUSY	(M_SSID_EXT_BLK+(0x1e*2))
#define	M_MAX_MEDBUSY_OFFSET	(0x1e*2)
#define	M_UCDLY_THRSH	(M_SSID_EXT_BLK+(0x1f*2))
#define	M_UCDLY_THRSH_OFFSET	(0x1f*2)
#define	M_BIG_UCDELAY_CNT	(M_SSID_EXT_BLK+(0x20*2))
#define	M_BIG_UCDELAY_CNT_OFFSET	(0x20*2)
#define	M_CUR_CWDELAY	(M_SSID_EXT_BLK+(0x24*2))
#define	M_CUR_CWDELAY_OFFSET	(0x24*2)
#define	M_CUR_UCDELAY	(M_SSID_EXT_BLK+(0x28*2))
#define	M_CUR_UCDELAY_OFFSET	(0x28*2)
#define	M_UCDELAY_MAX	(M_SSID_EXT_BLK+(0x2c*2))
#define	M_UCDELAY_MAX_OFFSET	(0x2c*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 22) */
#if (D11_REV == 24)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_AMPDU_PER_BLK	(0x374*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x378*2)
#define	M_RXFRM_THRSH	(0x379*2)
#define	M_LCNPHYREGS_BLK	(0x37a*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x38a*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x39a*2)
#define	M_SSID_MASK_SIZE	16
#define	M_N5G_CCA_HIST_BLK	(0x3aa*2)
#define	M_N5G_CCA_HIST_BLK_SIZE	8
#define	M_AVAIL	(0x3b2*2)
#define	M_RATE_TABLE_A	(0x3b4*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x40c*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x43c*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x454*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x490*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x5d4*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x61a*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x656*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x676*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x6de*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x3b3*2)
#define	M_P2P_TXFRM_BSSINDX	(0x675*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x6dd*2)
#define	M_P2P_SLPTIME_L	(0x6e1*2)
#define	M_P2P_SLPTIME_H	(0x6e2*2)
#define	M_P2P_WAKE_ONLYMAC	(0x6e3*2)
#define	M_P2P_INTR_IND	(0x6e4*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6e6*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6ea*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x6e5*2)
#define	M_RCMTA_IDX	(0x6ee*2)
#define	M_OPT_SLEEP_TIME	(0x6ef*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6f0*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6f2*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x702*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	170
#define	M_RXFRM_BLK	(0x7ac*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x806*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x816*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x81a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x81e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6f1*2)
#define	M_SLOWTIMER_H	(0x820*2)
#define	M_WAKETIME_NOSLOW	(0x821*2)
#define	M_ABURN_SLOT	(0x822*2)
#define	M_RSP_FRMTYPE	(0x823*2)
#define	M_PRSRETX_CNT	(0x824*2)
#define	M_ABURN_TXS0	(0x825*2)
#define	M_ABURN_TXS1	(0x826*2)
#define	M_ABURN_TXS2	(0x827*2)
#define	M_ABURN_TXS3	(0x828*2)
#define	M_NACK_FRMID	(0x829*2)
#define	M_ALT_CTX	(0x82a*2)
#define	M_ALT_TXFINDX	(0x82b*2)
#define	M_IVLOC	(0x82c*2)
#define	M_JSSI_TSTAMP	(0x82d*2)
#define	M_TXCRSEND_TSTAMP	(0x82e*2)
#define	M_NACK_TIMER	(0x82f*2)
#define	M_CCA_TSF0	(0x830*2)
#define	M_CCA_TSF1	(0x831*2)
#define	M_TXPWR_RTADJ	(0x832*2)
#define	M_GOOD_RXANT	(0x833*2)
#define	M_CUR_RXF_INDEX	(0x834*2)
#define	M_BYTES_LEFT	(0x835*2)
#define	M_FRM_SOFAR	(0x836*2)
#define	M_MM_XTRADUR	(0x837*2)
#define	M_HANGTM	(0x838*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x839*2)
#define	M_TMOUT_SLOTS	(0x83a*2)
#define	M_RFAWARE_TSTMP	(0x83b*2)
#define	M_TSFTMRVALTMP_WD3	(0x83c*2)
#define	M_TSFTMRVALTMP_WD2	(0x83d*2)
#define	M_TSFTMRVALTMP_WD1	(0x83e*2)
#define	M_TSFTMRVALTMP_WD0	(0x83f*2)
#define	M_IDLE_DUR	(0x840*2)
#define	M_IDLE_TMOUT	(0x841*2)
#define	M_PHY_PLCPRX_DURATION	(0x842*2)
#define	M_ACTS_EXPTIME	(0x843*2)
#define	M_CURR_ANTPAT	(0x844*2)
#define	M_TKIP_WEPSEED	(0x846*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x84e*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9fe*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa5e*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa9e*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x845*2)
#define	M_BTCX_PREEMPT_LMT	(0xab2*2)
#define	M_BTCX_DELLWAR	(0xab3*2)
#define	M_BTCX_BLK	(0xab4*2)
#define	M_PR45960_TIME	(0xb2a*2)
#define	M_PR45960_DLY	(0xb2b*2)
#define	M_PR44361B_TIME	(0xb2c*2)
#define	M_PR44361B_CNT	(0xb2d*2)
#define	M_PR49179_VAL	(0xb2e*2)
#define	M_BAS_ADDR	(0xb2f*2)
#define	M_MPDUNUM_LEFT	(0xb30*2)
#define	M_NAMPDU	(0xb31*2)
#define	M_DBG_AMP	(0xb32*2)
#define	M_AMUERR_CNT	(0xb33*2)
#define	M_PS4319XTRA_STAT	(0xb34*2)
#define	M_PR49792	(0xb35*2)
#define	M_CCA_FLGS	(0xb36*2)
#define	M_PR53887	(0xb37*2)
#define	M_PHY_ANTDIV_REG	(0xb38*2)
#define	M_PHY_ANTDIV_MASK	(0xb39*2)
#define	M_PHY_EXTLNA_OVR	(0xb3a*2)
#define	M_PR75447_REG112	(0xb3b*2)
#define	M_PR75447_REG113	(0xb3c*2)
#define	M_RXSTATS_BLK	(0xb3e*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0xb3d*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb6b*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb6c*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb6d*2)
#define	M_RFOVR0	(0xb6e*2)
#define	M_AVAILABLE	(0xb6f*2)
#define	M_TSSI_MSMT_BLK	(0xb70*2)
#define	M_TSSI_MSMT_BLK_SIZE	119
#define	M_LCNPHY_TSSICAL_EN	(M_TSSI_MSMT_BLK+(0x0*2))
#define	M_LCNPHY_TSSICAL_EN_OFFSET	(0x0*2)
#define	M_PHY_REG_LUT_CNT	(M_TSSI_MSMT_BLK+(0x1*2))
#define	M_PHY_REG_LUT_CNT_OFFSET	(0x1*2)
#define	M_RADIO_REG_LUT_CNT	(M_TSSI_MSMT_BLK+(0x2*2))
#define	M_RADIO_REG_LUT_CNT_OFFSET	(0x2*2)
#define	M_LUT_PHY_REG_RESTORE_BLK	(M_TSSI_MSMT_BLK+(0x3*2))
#define	M_LUT_PHY_REG_RESTORE_BLK_OFFSET	(0x3*2)
#define	M_LUT_PHY_REG_SETUP_BLK	(M_TSSI_MSMT_BLK+(0x1d*2))
#define	M_LUT_PHY_REG_SETUP_BLK_OFFSET	(0x1d*2)
#define	M_LUT_RADIO_REG_RESTORE_BLK	(M_TSSI_MSMT_BLK+(0x37*2))
#define	M_LUT_RADIO_REG_RESTORE_BLK_OFFSET	(0x37*2)
#define	M_LUT_RADIO_REG_SETUP_BLK	(M_TSSI_MSMT_BLK+(0x55*2))
#define	M_LUT_RADIO_REG_SETUP_BLK_OFFSET	(0x55*2)
#define	M_LCNPHY_TSSICAL_DELAY	(M_TSSI_MSMT_BLK+(0x73*2))
#define	M_LCNPHY_TSSICAL_DELAY_OFFSET	(0x73*2)
#define	M_LCNPHY_TSSICAL_TIME	(M_TSSI_MSMT_BLK+(0x74*2))
#define	M_LCNPHY_TSSICAL_TIME_OFFSET	(0x74*2)
#define	M_LCNPHY_TSSICAL_PROF_BEG	(M_TSSI_MSMT_BLK+(0x75*2))
#define	M_LCNPHY_TSSICAL_PROF_BEG_OFFSET	(0x75*2)
#define	M_LCNPHY_TSSICAL_PROF_END	(M_TSSI_MSMT_BLK+(0x76*2))
#define	M_LCNPHY_TSSICAL_PROF_END_OFFSET	(0x76*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xbe8*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xbea*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xbe7*2)
#define	M_EDLO_DEF1	(0xbf1*2)
#define	M_EDHI_DEF0	(0xbf2*2)
#define	M_EDHI_DEF1	(0xbf3*2)
#define	M_RXGAIN	(0xbf4*2)
#define	M_LPFGAIN	(0xbf5*2)
#define	M_BCNPEND_PREVBCNLEN	(0xbf6*2)
#define	M_ANTSEL_CFG2057	(0xbf7*2)
#define	M_RADAR_TSTAMP	(0xbf8*2)
#define	M_LCNPHY_IQCHECK_TIME	(0xbf9*2)
#define	M_LCNPHY_IQCHECK_LIMIT	(0xbfa*2)
#define	M_LCNPHY_REG_SCR1	(0xbfb*2)
#define	M_LCNPHY_REG_SCR2	(0xbfc*2)
#define	M_LCNPHY_REG_SCR3	(0xbfd*2)
#define	M_CUR_EQC_CNT	(0xbfe*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_TSSI_MSMT_BLK_PTR	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_MSMT_BLK_PTR_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_CF0101_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_CF0101_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_HIST_BNDRY1	(M_N5G_CCA_HIST_BLK+(0x0*2))
#define	M_CCA_HIST_BNDRY1_OFFSET	(0x0*2)
#define	M_CCA_HIST_BNDRY2	(M_N5G_CCA_HIST_BLK+(0x1*2))
#define	M_CCA_HIST_BNDRY2_OFFSET	(0x1*2)
#define	M_CCA_HIST_BNDRY3	(M_N5G_CCA_HIST_BLK+(0x2*2))
#define	M_CCA_HIST_BNDRY3_OFFSET	(0x2*2)
#define	M_CCA_HIST_BIN1	(M_N5G_CCA_HIST_BLK+(0x3*2))
#define	M_CCA_HIST_BIN1_OFFSET	(0x3*2)
#define	M_CCA_HIST_BIN2	(M_N5G_CCA_HIST_BLK+(0x4*2))
#define	M_CCA_HIST_BIN2_OFFSET	(0x4*2)
#define	M_CCA_HIST_BIN3	(M_N5G_CCA_HIST_BLK+(0x5*2))
#define	M_CCA_HIST_BIN3_OFFSET	(0x5*2)
#define	M_CCA_HIST_BIN4	(M_N5G_CCA_HIST_BLK+(0x6*2))
#define	M_CCA_HIST_BIN4_OFFSET	(0x6*2)
#define	M_CCA_HIST_RSVD	(M_N5G_CCA_HIST_BLK+(0x7*2))
#define	M_CCA_HIST_RSVD_OFFSET	(0x7*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x24*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x25*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x26*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x27*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x28*2)
#define	M_NOISE_CAL_DATA_WR_PTR	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_NOISE_CAL_DATA_WR_PTR_OFFSET	(0x29*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x2a*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x2b*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_FIFODELAY_MAX_L	(M_SSID_EXT_BLK+(0x1b*2))
#define	M_FIFODELAY_MAX_L_OFFSET	(0x1b*2)
#define	M_FIFODELAY_MAX_ML	(M_SSID_EXT_BLK+(0x1c*2))
#define	M_FIFODELAY_MAX_ML_OFFSET	(0x1c*2)
#define	M_FIFOCNT_MAX	(M_SSID_EXT_BLK+(0x1d*2))
#define	M_FIFOCNT_MAX_OFFSET	(0x1d*2)
#define	M_MAX_MEDBUSY	(M_SSID_EXT_BLK+(0x1e*2))
#define	M_MAX_MEDBUSY_OFFSET	(0x1e*2)
#define	M_UCDLY_THRSH	(M_SSID_EXT_BLK+(0x1f*2))
#define	M_UCDLY_THRSH_OFFSET	(0x1f*2)
#define	M_BIG_UCDELAY_CNT	(M_SSID_EXT_BLK+(0x20*2))
#define	M_BIG_UCDELAY_CNT_OFFSET	(0x20*2)
#define	M_CUR_CWDELAY	(M_SSID_EXT_BLK+(0x24*2))
#define	M_CUR_CWDELAY_OFFSET	(0x24*2)
#define	M_CUR_UCDELAY	(M_SSID_EXT_BLK+(0x28*2))
#define	M_CUR_UCDELAY_OFFSET	(0x28*2)
#define	M_UCDELAY_MAX	(M_SSID_EXT_BLK+(0x2c*2))
#define	M_UCDELAY_MAX_OFFSET	(0x2c*2)
#define	M_CF0101_BLK	(M_N5G_CCA_HIST_BLK+(0x0*2))
#define	M_CF0101_BLK_OFFSET	(0x0*2)
#define	M_BCN_TSF_OFFSET0	(M_CF0101_BLK+(0x0*2))
#define	M_BCN_TSF_OFFSET0_OFFSET	(0x0*2)
#define	M_BCN_TSF_OFFSET1	(M_CF0101_BLK+(0x1*2))
#define	M_BCN_TSF_OFFSET1_OFFSET	(0x1*2)
#define	M_BCN_TSF_OFFSET2	(M_CF0101_BLK+(0x2*2))
#define	M_BCN_TSF_OFFSET2_OFFSET	(0x2*2)
#define	M_BCN_TSF_OFFSET3	(M_CF0101_BLK+(0x3*2))
#define	M_BCN_TSF_OFFSET3_OFFSET	(0x3*2)
#define	M_REQC_CNT	(M_CF0101_BLK+(0x4*2))
#define	M_REQC_CNT_OFFSET	(0x4*2)
#define	M_REQC_DONE_INTR	(M_CF0101_BLK+(0x5*2))
#define	M_REQC_DONE_INTR_OFFSET	(0x5*2)
#define	M_BCNWAIT_TMOUT	(M_CF0101_BLK+(0x6*2))
#define	M_BCNWAIT_TMOUT_OFFSET	(0x6*2)
#define	M_PHYRADIO_WK_PRETBTT	(M_CF0101_BLK+(0x7*2))
#define	M_PHYRADIO_WK_PRETBTT_OFFSET	(0x7*2)
#define	M_ACTIONFRM_CWMIN	(M_SSID_EXT_BLK+(0x0*2))
#define	M_ACTIONFRM_CWMIN_OFFSET	(0x0*2)
#define	M_DILUTED_SLP_CNT	(M_SSID_EXT_BLK+(0x1*2))
#define	M_DILUTED_SLP_CNT_OFFSET	(0x1*2)
#define	M_BEACONFRM_CWMIN	(M_SSID_EXT_BLK+(0x2*2))
#define	M_BEACONFRM_CWMIN_OFFSET	(0x2*2)
#define	M_CF0101_RSVD3	(M_SSID_EXT_BLK+(0x3*2))
#define	M_CF0101_RSVD3_OFFSET	(0x3*2)
#define	M_AWR_TBTT_IGNR_CNT	(M_SSID_EXT_BLK+(0x4*2))
#define	M_AWR_TBTT_IGNR_CNT_OFFSET	(0x4*2)
#define	M_AWR_GPT2_TOUT_CNT	(M_SSID_EXT_BLK+(0x5*2))
#define	M_AWR_GPT2_TOUT_CNT_OFFSET	(0x5*2)
#define	M_AWR_INS_TSFOFF_CNT	(M_SSID_EXT_BLK+(0x6*2))
#define	M_AWR_INS_TSFOFF_CNT_OFFSET	(0x6*2)
#define	M_CF0101_PRETBTT_INTR	(M_SSID_EXT_BLK+(0x7*2))
#define	M_CF0101_PRETBTT_INTR_OFFSET	(0x7*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_WLCX_CONFIG	(M_CF0201_BLK+(0xd*2))
#define	M_WLCX_CONFIG_OFFSET	(0xd*2)
#define	M_WLCX_GUARD_INTVL	(M_CF0201_BLK+(0xe*2))
#define	M_WLCX_GUARD_INTVL_OFFSET	(0xe*2)
#define	M_WLCX_GPIO_CONFIG	(M_CF0201_BLK+(0xf*2))
#define	M_WLCX_GPIO_CONFIG_OFFSET	(0xf*2)
#define	M_WLCX_PROT_STRT_T	(M_DBG_AMP+(0x0*2))
#define	M_WLCX_PROT_STRT_T_OFFSET	(0x0*2)
#define	M_WLCX_PROT_DURN	(M_EDCF_BLKS+(0x5f*2))
#define	M_WLCX_PROT_DURN_OFFSET	(0x5f*2)
#endif /* (D11_REV == 24) */
#if (D11_REV == 25)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_AMPDU_PER_BLK	(0x374*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x378*2)
#define	M_RXFRM_THRSH	(0x379*2)
#define	M_LCNPHYREGS_BLK	(0x37a*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x38a*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x39a*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3aa*2)
#define	M_RATE_TABLE_A	(0x3ac*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x404*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x434*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x44c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x488*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x5cc*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x612*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x64e*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x66e*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x6d6*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x3ab*2)
#define	M_P2P_TXFRM_BSSINDX	(0x66d*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x6d5*2)
#define	M_P2P_SLPTIME_L	(0x6d9*2)
#define	M_P2P_SLPTIME_H	(0x6da*2)
#define	M_P2P_WAKE_ONLYMAC	(0x6db*2)
#define	M_P2P_INTR_IND	(0x6dc*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6de*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6e2*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x6dd*2)
#define	M_RCMTA_IDX	(0x6e6*2)
#define	M_OPT_SLEEP_TIME	(0x6e7*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6e8*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ea*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x6fa*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	170
#define	M_RXFRM_BLK	(0x7a4*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x7fe*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x80e*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x812*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x816*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6e9*2)
#define	M_SLOWTIMER_H	(0x818*2)
#define	M_WAKETIME_NOSLOW	(0x819*2)
#define	M_ABURN_SLOT	(0x81a*2)
#define	M_RSP_FRMTYPE	(0x81b*2)
#define	M_PRSRETX_CNT	(0x81c*2)
#define	M_ABURN_TXS0	(0x81d*2)
#define	M_ABURN_TXS1	(0x81e*2)
#define	M_ABURN_TXS2	(0x81f*2)
#define	M_ABURN_TXS3	(0x820*2)
#define	M_NACK_FRMID	(0x821*2)
#define	M_ALT_CTX	(0x822*2)
#define	M_ALT_TXFINDX	(0x823*2)
#define	M_IVLOC	(0x824*2)
#define	M_JSSI_TSTAMP	(0x825*2)
#define	M_TXCRSEND_TSTAMP	(0x826*2)
#define	M_NACK_TIMER	(0x827*2)
#define	M_CCA_TSF0	(0x828*2)
#define	M_CCA_TSF1	(0x829*2)
#define	M_TXPWR_RTADJ	(0x82a*2)
#define	M_GOOD_RXANT	(0x82b*2)
#define	M_CUR_RXF_INDEX	(0x82c*2)
#define	M_BYTES_LEFT	(0x82d*2)
#define	M_FRM_SOFAR	(0x82e*2)
#define	M_MM_XTRADUR	(0x82f*2)
#define	M_HANGTM	(0x830*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x831*2)
#define	M_TMOUT_SLOTS	(0x832*2)
#define	M_RFAWARE_TSTMP	(0x833*2)
#define	M_TSFTMRVALTMP_WD3	(0x834*2)
#define	M_TSFTMRVALTMP_WD2	(0x835*2)
#define	M_TSFTMRVALTMP_WD1	(0x836*2)
#define	M_TSFTMRVALTMP_WD0	(0x837*2)
#define	M_IDLE_DUR	(0x838*2)
#define	M_IDLE_TMOUT	(0x839*2)
#define	M_PHY_PLCPRX_DURATION	(0x83a*2)
#define	M_ACTS_EXPTIME	(0x83b*2)
#define	M_CURR_ANTPAT	(0x83c*2)
#define	M_TKIP_WEPSEED	(0x83e*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x846*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9f6*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa56*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa96*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x83d*2)
#define	M_BTCX_PREEMPT_LMT	(0xaaa*2)
#define	M_BTCX_DELLWAR	(0xaab*2)
#define	M_BTCX_BLK	(0xaac*2)
#define	M_PR45960_TIME	(0xb22*2)
#define	M_PR45960_DLY	(0xb23*2)
#define	M_PR44361B_TIME	(0xb24*2)
#define	M_PR44361B_CNT	(0xb25*2)
#define	M_PR49179_VAL	(0xb26*2)
#define	M_BAS_ADDR	(0xb27*2)
#define	M_MPDUNUM_LEFT	(0xb28*2)
#define	M_NAMPDU	(0xb29*2)
#define	M_DBG_AMP	(0xb2a*2)
#define	M_AMUERR_CNT	(0xb2b*2)
#define	M_PS4319XTRA_STAT	(0xb2c*2)
#define	M_PR49792	(0xb2d*2)
#define	M_CCA_FLGS	(0xb2e*2)
#define	M_PR53887	(0xb2f*2)
#define	M_PHY_ANTDIV_REG	(0xb30*2)
#define	M_PHY_ANTDIV_MASK	(0xb31*2)
#define	M_PHY_EXTLNA_OVR	(0xb32*2)
#define	M_PR75447_REG112	(0xb33*2)
#define	M_PR75447_REG113	(0xb34*2)
#define	M_RXSTATS_BLK	(0xb36*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_HANGTM_H	(0xb35*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb63*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb64*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb65*2)
#define	M_RFOVR0	(0xb66*2)
#define	M_AVAILABLE	(0xb67*2)
#define	M_TSSI_MSMT_BLK	(0xb68*2)
#define	M_TSSI_MSMT_BLK_SIZE	119
#define	M_LCNPHY_TSSICAL_EN	(M_TSSI_MSMT_BLK+(0x0*2))
#define	M_LCNPHY_TSSICAL_EN_OFFSET	(0x0*2)
#define	M_PHY_REG_LUT_CNT	(M_TSSI_MSMT_BLK+(0x1*2))
#define	M_PHY_REG_LUT_CNT_OFFSET	(0x1*2)
#define	M_RADIO_REG_LUT_CNT	(M_TSSI_MSMT_BLK+(0x2*2))
#define	M_RADIO_REG_LUT_CNT_OFFSET	(0x2*2)
#define	M_LUT_PHY_REG_RESTORE_BLK	(M_TSSI_MSMT_BLK+(0x3*2))
#define	M_LUT_PHY_REG_RESTORE_BLK_OFFSET	(0x3*2)
#define	M_LUT_PHY_REG_SETUP_BLK	(M_TSSI_MSMT_BLK+(0x1d*2))
#define	M_LUT_PHY_REG_SETUP_BLK_OFFSET	(0x1d*2)
#define	M_LUT_RADIO_REG_RESTORE_BLK	(M_TSSI_MSMT_BLK+(0x37*2))
#define	M_LUT_RADIO_REG_RESTORE_BLK_OFFSET	(0x37*2)
#define	M_LUT_RADIO_REG_SETUP_BLK	(M_TSSI_MSMT_BLK+(0x55*2))
#define	M_LUT_RADIO_REG_SETUP_BLK_OFFSET	(0x55*2)
#define	M_LCNPHY_TSSICAL_DELAY	(M_TSSI_MSMT_BLK+(0x73*2))
#define	M_LCNPHY_TSSICAL_DELAY_OFFSET	(0x73*2)
#define	M_LCNPHY_TSSICAL_TIME	(M_TSSI_MSMT_BLK+(0x74*2))
#define	M_LCNPHY_TSSICAL_TIME_OFFSET	(0x74*2)
#define	M_LCNPHY_TSSICAL_PROF_BEG	(M_TSSI_MSMT_BLK+(0x75*2))
#define	M_LCNPHY_TSSICAL_PROF_BEG_OFFSET	(0x75*2)
#define	M_LCNPHY_TSSICAL_PROF_END	(M_TSSI_MSMT_BLK+(0x76*2))
#define	M_LCNPHY_TSSICAL_PROF_END_OFFSET	(0x76*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xbe0*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xbe2*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xbdf*2)
#define	M_EDLO_DEF1	(0xbe9*2)
#define	M_EDHI_DEF0	(0xbea*2)
#define	M_EDHI_DEF1	(0xbeb*2)
#define	M_RXGAIN	(0xbec*2)
#define	M_LPFGAIN	(0xbed*2)
#define	M_BCNPEND_PREVBCNLEN	(0xbee*2)
#define	M_ANTSEL_CFG2057	(0xbef*2)
#define	M_RADAR_TSTAMP	(0xbf0*2)
#define	M_LCNPHY_IQCHECK_TIME	(0xbf1*2)
#define	M_LCNPHY_IQCHECK_LIMIT	(0xbf2*2)
#define	M_LCNPHY_REG_SCR1	(0xbf3*2)
#define	M_LCNPHY_REG_SCR2	(0xbf4*2)
#define	M_LCNPHY_REG_SCR3	(0xbf5*2)
#define	M_CHIPPKG_1X1	(0xbf6*2)
#define	M_TMP_BABMP0	(0xbf7*2)
#define	M_TMP_BABMP1	(0xbf8*2)
#define	M_TMP_BABMP2	(0xbf9*2)
#define	M_TMP_BABMP3	(0xbfa*2)
#define	M_TMP_BASSN	(0xbfb*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_TSSI_MSMT_BLK_PTR	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_MSMT_BLK_PTR_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x24*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x25*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x26*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x27*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x28*2)
#define	M_NOISE_CAL_DATA_WR_PTR	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_NOISE_CAL_DATA_WR_PTR_OFFSET	(0x29*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x2a*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x2b*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_WLCX_CONFIG	(M_CF0201_BLK+(0xd*2))
#define	M_WLCX_CONFIG_OFFSET	(0xd*2)
#define	M_WLCX_GUARD_INTVL	(M_CF0201_BLK+(0xe*2))
#define	M_WLCX_GUARD_INTVL_OFFSET	(0xe*2)
#define	M_WLCX_GPIO_CONFIG	(M_CF0201_BLK+(0xf*2))
#define	M_WLCX_GPIO_CONFIG_OFFSET	(0xf*2)
#define	M_WLCX_PROT_STRT_T	(M_DBG_AMP+(0x0*2))
#define	M_WLCX_PROT_STRT_T_OFFSET	(0x0*2)
#define	M_WLCX_PROT_DURN	(M_EDCF_BLKS+(0x5f*2))
#define	M_WLCX_PROT_DURN_OFFSET	(0x5f*2)
#endif /* (D11_REV == 25) */
#if (D11_REV == 26)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_RATE_TABLE_NFBR	(0x37a*2)
#define	M_RATE_TABLE_NFBR_SIZE	32
#define	M_AMPDU_PER_BLK	(0x39a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x39e*2)
#define	M_RXFRM_THRSH	(0x39f*2)
#define	M_LCNPHYREGS_BLK	(0x3a0*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x3b0*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3c0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3d0*2)
#define	M_RATE_TABLE_A	(0x3d2*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x42a*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x45a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x472*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x4b0*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x5f4*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_AMU_INFO_BLKS	(0x650*2)
#define	M_AMU_INFO_BLKS_SIZE	52
#define	M_HWAGG_STATS	(0x684*2)
#define	M_HWAGG_STATS_SIZE	138
#define	M_MBURST_LASTCNT	(0x3d1*2)
#define	M_P2P_INTF_BLK	(0x70e*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x776*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x4ae*2)
#define	M_P2P_TXFRM_BSSINDX	(0x4af*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x775*2)
#define	M_P2P_SLPTIME_L	(0x779*2)
#define	M_P2P_SLPTIME_H	(0x77a*2)
#define	M_P2P_WAKE_ONLYMAC	(0x77b*2)
#define	M_P2P_INTR_IND	(0x77c*2)
#define	M_P2P_BSS_TBTT_BLK	(0x77e*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x782*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x77d*2)
#define	M_RCMTA_IDX	(0x786*2)
#define	M_OPT_SLEEP_TIME	(0x787*2)
#define	M_OPT_SLEEP_WAKETIME	(0x788*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x78a*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_CRX_BLK	(0x79a*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7aa*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7ae*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7b2*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x789*2)
#define	M_SLOWTIMER_H	(0x7b4*2)
#define	M_WAKETIME_NOSLOW	(0x7b5*2)
#define	M_ABURN_SLOT	(0x7b6*2)
#define	M_RSP_FRMTYPE	(0x7b7*2)
#define	M_PRSRETX_CNT	(0x7b8*2)
#define	M_ABURN_TXS0	(0x7b9*2)
#define	M_ABURN_TXS1	(0x7ba*2)
#define	M_ABURN_TXS2	(0x7bb*2)
#define	M_ABURN_TXS3	(0x7bc*2)
#define	M_NACK_FRMID	(0x7bd*2)
#define	M_ALT_CTX	(0x7be*2)
#define	M_ALT_TXFINDX	(0x7bf*2)
#define	M_IVLOC	(0x7c0*2)
#define	M_JSSI_TSTAMP	(0x7c1*2)
#define	M_TXCRSEND_TSTAMP	(0x7c2*2)
#define	M_NACK_TIMER	(0x7c3*2)
#define	M_CCA_TSF0	(0x7c4*2)
#define	M_CCA_TSF1	(0x7c5*2)
#define	M_TXPWR_RTADJ	(0x7c6*2)
#define	M_GOOD_RXANT	(0x7c7*2)
#define	M_CUR_RXF_INDEX	(0x7c8*2)
#define	M_BYTES_LEFT	(0x7c9*2)
#define	M_FRM_SOFAR	(0x7ca*2)
#define	M_MM_XTRADUR	(0x7cb*2)
#define	M_HANGTM	(0x7cc*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7cd*2)
#define	M_TMOUT_SLOTS	(0x7ce*2)
#define	M_RFAWARE_TSTMP	(0x7cf*2)
#define	M_TSFTMRVALTMP_WD3	(0x7d0*2)
#define	M_TSFTMRVALTMP_WD2	(0x7d1*2)
#define	M_TSFTMRVALTMP_WD1	(0x7d2*2)
#define	M_TSFTMRVALTMP_WD0	(0x7d3*2)
#define	M_IDLE_DUR	(0x7d4*2)
#define	M_IDLE_TMOUT	(0x7d5*2)
#define	M_PHY_PLCPRX_DURATION	(0x7d6*2)
#define	M_ACTS_EXPTIME	(0x7d7*2)
#define	M_CURR_ANTPAT	(0x7d8*2)
#define	M_TKIP_WEPSEED	(0x7da*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7e2*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x992*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x9f2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa32*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7d9*2)
#define	M_BTCX_PREEMPT_LMT	(0xa46*2)
#define	M_BTCX_DELLWAR	(0xa47*2)
#define	M_BTCX_BLK	(0xa48*2)
#define	M_PR45960_TIME	(0xabe*2)
#define	M_PR45960_DLY	(0xabf*2)
#define	M_PR44361B_TIME	(0xac0*2)
#define	M_PR44361B_CNT	(0xac1*2)
#define	M_PR49179_VAL	(0xac2*2)
#define	M_BAS_ADDR	(0xac3*2)
#define	M_MPDUNUM_LEFT	(0xac4*2)
#define	M_NAMPDU	(0xac5*2)
#define	M_DBG_AMP	(0xac6*2)
#define	M_AMUERR_CNT	(0xac7*2)
#define	M_PS4319XTRA_STAT	(0xac8*2)
#define	M_PR49792	(0xac9*2)
#define	M_CCA_FLGS	(0xaca*2)
#define	M_PR53887	(0xacb*2)
#define	M_PHY_ANTDIV_REG	(0xacc*2)
#define	M_PHY_ANTDIV_MASK	(0xacd*2)
#define	M_PHY_EXTLNA_OVR	(0xace*2)
#define	M_PR75447_REG112	(0xacf*2)
#define	M_PR75447_REG113	(0xad0*2)
#define	M_RXSTATS_BLK	(0xad2*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xad1*2)
#define	M_HANGTM_H	(0xaff*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb00*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb01*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb02*2)
#define	M_RFOVR0	(0xb03*2)
#define	M_AVAILABLE	(0xb04*2)
#define	M_FAKE_BA	(0xb05*2)
#define	M_FAKE_BA_SIZE	4
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb0a*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb0c*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb09*2)
#define	M_EDLO_DEF1	(0xb13*2)
#define	M_EDHI_DEF0	(0xb14*2)
#define	M_EDHI_DEF1	(0xb15*2)
#define	M_RXGAIN	(0xb16*2)
#define	M_LPFGAIN	(0xb17*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb18*2)
#define	M_RADAR_TSTAMP	(0xb19*2)
#define	M_LASTTX_TSF_L	(0xb1a*2)
#define	M_LASTTX_TSF_H	(0xb1b*2)
#define	M_TMP_BABMP0	(0xb1c*2)
#define	M_TMP_BABMP1	(0xb1d*2)
#define	M_TMP_BABMP2	(0xb1e*2)
#define	M_TMP_BABMP3	(0xb1f*2)
#define	M_TMP_BASSN	(0xb20*2)
#define	M_PWR_OFFSET_TABLE	(0xb22*2)
#define	M_PWR_OFFSET_TABLE_SIZE	26
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_PWR_OFFSET_TABLE_PTR	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PWR_OFFSET_TABLE_PTR_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_AMU_INFO0	(M_AMU_INFO_BLKS+(0x0*2))
#define	M_AMU_INFO0_OFFSET	(0x0*2)
#define	M_AMU_INFO1	(M_AMU_INFO_BLKS+(0xd*2))
#define	M_AMU_INFO1_OFFSET	(0xd*2)
#define	M_AMU_INFO2	(M_AMU_INFO_BLKS+(0x1a*2))
#define	M_AMU_INFO2_OFFSET	(0x1a*2)
#define	M_AMU_INFO3	(M_AMU_INFO_BLKS+(0x27*2))
#define	M_AMU_INFO3_OFFSET	(0x27*2)
#define	M_HWAGG_STATS_MPDU	(M_HWAGG_STATS+(0x0*2))
#define	M_HWAGG_STATS_MPDU_OFFSET	(0x0*2)
#define	M_HWAGG_RDEMP	(M_HWAGG_STATS_MPDU+(0x40*2))
#define	M_HWAGG_RDEMP_OFFSET	(0x40*2)
#define	M_HWAGG_NAMPDU	(M_HWAGG_STATS_MPDU+(0x41*2))
#define	M_HWAGG_NAMPDU_OFFSET	(0x41*2)
#define	M_HWAGG_STATS_TXMCS	(M_HWAGG_STATS+(0x42*2))
#define	M_HWAGG_STATS_TXMCS_OFFSET	(0x42*2)
#define	M_HWAGG_STATS_GTXMCS	(M_HWAGG_STATS+(0x62*2))
#define	M_HWAGG_STATS_GTXMCS_OFFSET	(0x62*2)
#define	M_MBURST_STATS	(M_HWAGG_STATS+(0x82*2))
#define	M_MBURST_STATS_OFFSET	(0x82*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_CHEST_TONE_START	(M_SSID_EXT_BLK+(0x1b*2))
#define	M_CHEST_TONE_START_OFFSET	(0x1b*2)
#define	M_CHEST_TONE_COUNT	(M_SSID_EXT_BLK+(0x1c*2))
#define	M_CHEST_TONE_COUNT_OFFSET	(0x1c*2)
#define	M_CHEST_TONE_PER_STS	(M_SSID_EXT_BLK+(0x1d*2))
#define	M_CHEST_TONE_PER_STS_OFFSET	(0x1d*2)
#define	M_CHEST_STS_BITMASK	(M_SSID_EXT_BLK+(0x1e*2))
#define	M_CHEST_STS_BITMASK_OFFSET	(0x1e*2)
#define	M_CHEST_TCL_XFER_BUSY	(M_SSID_EXT_BLK+(0x1f*2))
#define	M_CHEST_TCL_XFER_BUSY_OFFSET	(0x1f*2)
#define	M_CHEST_TEMPLATE_SIZE	(M_SSID_EXT_BLK+(0x20*2))
#define	M_CHEST_TEMPLATE_SIZE_OFFSET	(0x20*2)
#define	M_CHEST_CORE_RSVD	(M_SSID_EXT_BLK+(0x21*2))
#define	M_CHEST_CORE_RSVD_OFFSET	(0x21*2)
#define	M_CHEST_ERROR_BITMASK	(M_SSID_EXT_BLK+(0x25*2))
#define	M_CHEST_ERROR_BITMASK_OFFSET	(0x25*2)
#define	M_CHEST_FRAME_COUNT	(M_SSID_EXT_BLK+(0x26*2))
#define	M_CHEST_FRAME_COUNT_OFFSET	(0x26*2)
#define	M_CHEST_BYTE_PER_FRAME	(M_SSID_EXT_BLK+(0x27*2))
#define	M_CHEST_BYTE_PER_FRAME_OFFSET	(0x27*2)
#define	M_CHEST_TEST_VAR1	(M_SSID_EXT_BLK+(0x28*2))
#define	M_CHEST_TEST_VAR1_OFFSET	(0x28*2)
#define	M_CHEST_TEST_VAR2	(M_SSID_EXT_BLK+(0x29*2))
#define	M_CHEST_TEST_VAR2_OFFSET	(0x29*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 26) */
#if (D11_REV == 27)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_AMPDU_PER_BLK	(0x37a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x37e*2)
#define	M_RXFRM_THRSH	(0x37f*2)
#define	M_LCNPHYREGS_BLK	(0x380*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x390*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3a0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3b0*2)
#define	M_RATE_TABLE_A	(0x3b2*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x40a*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x43a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x452*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x490*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x5d4*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x61a*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x656*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x676*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x6de*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x3b1*2)
#define	M_P2P_TXFRM_BSSINDX	(0x48e*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x48f*2)
#define	M_P2P_SLPTIME_L	(0x675*2)
#define	M_P2P_SLPTIME_H	(0x6dd*2)
#define	M_P2P_WAKE_ONLYMAC	(0x6e1*2)
#define	M_P2P_INTR_IND	(0x6e2*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6e4*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6e8*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x6e3*2)
#define	M_RCMTA_IDX	(0x6ec*2)
#define	M_OPT_SLEEP_TIME	(0x6ed*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6ee*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6f0*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x700*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	80
#define	M_RXFRM_BLK	(0x750*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x7aa*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7ba*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7be*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7c2*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x6ef*2)
#define	M_SLOWTIMER_H	(0x7c4*2)
#define	M_WAKETIME_NOSLOW	(0x7c5*2)
#define	M_ABURN_SLOT	(0x7c6*2)
#define	M_RSP_FRMTYPE	(0x7c7*2)
#define	M_PRSRETX_CNT	(0x7c8*2)
#define	M_ABURN_TXS0	(0x7c9*2)
#define	M_ABURN_TXS1	(0x7ca*2)
#define	M_ABURN_TXS2	(0x7cb*2)
#define	M_ABURN_TXS3	(0x7cc*2)
#define	M_NACK_FRMID	(0x7cd*2)
#define	M_ALT_CTX	(0x7ce*2)
#define	M_ALT_TXFINDX	(0x7cf*2)
#define	M_IVLOC	(0x7d0*2)
#define	M_JSSI_TSTAMP	(0x7d1*2)
#define	M_TXCRSEND_TSTAMP	(0x7d2*2)
#define	M_NACK_TIMER	(0x7d3*2)
#define	M_CCA_TSF0	(0x7d4*2)
#define	M_CCA_TSF1	(0x7d5*2)
#define	M_TXPWR_RTADJ	(0x7d6*2)
#define	M_GOOD_RXANT	(0x7d7*2)
#define	M_CUR_RXF_INDEX	(0x7d8*2)
#define	M_BYTES_LEFT	(0x7d9*2)
#define	M_FRM_SOFAR	(0x7da*2)
#define	M_MM_XTRADUR	(0x7db*2)
#define	M_HANGTM	(0x7dc*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7dd*2)
#define	M_TMOUT_SLOTS	(0x7de*2)
#define	M_RFAWARE_TSTMP	(0x7df*2)
#define	M_TSFTMRVALTMP_WD3	(0x7e0*2)
#define	M_TSFTMRVALTMP_WD2	(0x7e1*2)
#define	M_TSFTMRVALTMP_WD1	(0x7e2*2)
#define	M_TSFTMRVALTMP_WD0	(0x7e3*2)
#define	M_IDLE_DUR	(0x7e4*2)
#define	M_IDLE_TMOUT	(0x7e5*2)
#define	M_PHY_PLCPRX_DURATION	(0x7e6*2)
#define	M_ACTS_EXPTIME	(0x7e7*2)
#define	M_CURR_ANTPAT	(0x7e8*2)
#define	M_TKIP_WEPSEED	(0x7ea*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7f2*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9a2*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa02*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa42*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7e9*2)
#define	M_BTCX_PREEMPT_LMT	(0xa56*2)
#define	M_BTCX_DELLWAR	(0xa57*2)
#define	M_BTCX_BLK	(0xa58*2)
#define	M_PR45960_TIME	(0xace*2)
#define	M_PR45960_DLY	(0xacf*2)
#define	M_PR44361B_TIME	(0xad0*2)
#define	M_PR44361B_CNT	(0xad1*2)
#define	M_PR49179_VAL	(0xad2*2)
#define	M_BAS_ADDR	(0xad3*2)
#define	M_MPDUNUM_LEFT	(0xad4*2)
#define	M_NAMPDU	(0xad5*2)
#define	M_DBG_AMP	(0xad6*2)
#define	M_AMUERR_CNT	(0xad7*2)
#define	M_PS4319XTRA_STAT	(0xad8*2)
#define	M_PR49792	(0xad9*2)
#define	M_CCA_FLGS	(0xada*2)
#define	M_PR53887	(0xadb*2)
#define	M_PHY_ANTDIV_REG	(0xadc*2)
#define	M_PHY_ANTDIV_MASK	(0xadd*2)
#define	M_PHY_EXTLNA_OVR	(0xade*2)
#define	M_PR75447_REG112	(0xadf*2)
#define	M_PR75447_REG113	(0xae0*2)
#define	M_RXSTATS_BLK	(0xae2*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xae1*2)
#define	M_HANGTM_H	(0xb0f*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb10*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb11*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb12*2)
#define	M_RFOVR0	(0xb13*2)
#define	M_AVAILABLE	(0xb14*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb16*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb18*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb15*2)
#define	M_EDLO_DEF1	(0xb1f*2)
#define	M_EDHI_DEF0	(0xb20*2)
#define	M_EDHI_DEF1	(0xb21*2)
#define	M_RXGAIN	(0xb22*2)
#define	M_LPFGAIN	(0xb23*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb24*2)
#define	M_RADAR_TSTAMP	(0xb25*2)
#define	M_LASTTX_TSF_L	(0xb26*2)
#define	M_LASTTX_TSF_H	(0xb27*2)
#define	M_TMP_BABMP0	(0xb28*2)
#define	M_TMP_BABMP1	(0xb29*2)
#define	M_TMP_BABMP2	(0xb2a*2)
#define	M_TMP_BABMP3	(0xb2b*2)
#define	M_TMP_BASSN	(0xb2c*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_SSLPNPHY_TSSICAL_EN	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_SSLPNPHY_TSSICAL_EN_OFFSET	(0x23*2)
#define	M_SSLPNPHY_TXPWR_BLK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SSLPNPHY_TXPWR_BLK_OFFSET	(0x28*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 27) */
#if (D11_REV == 29)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_RATE_TABLE_NFBR	(0x37a*2)
#define	M_RATE_TABLE_NFBR_SIZE	32
#define	M_AMPDU_PER_BLK	(0x39a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x39e*2)
#define	M_RXFRM_THRSH	(0x39f*2)
#define	M_LCNPHYREGS_BLK	(0x3a0*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x3b0*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3c0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_N5G_CCA_HIST_BLK	(0x3d0*2)
#define	M_N5G_CCA_HIST_BLK_SIZE	8
#define	M_AVAIL	(0x3d8*2)
#define	M_RATE_TABLE_A	(0x3da*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x432*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x462*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x47a*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x4b8*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x5fc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_AMU_INFO_BLKS	(0x658*2)
#define	M_AMU_INFO_BLKS_SIZE	52
#define	M_HWAGG_STATS	(0x68c*2)
#define	M_HWAGG_STATS_SIZE	138
#define	M_MBURST_LASTCNT	(0x3d9*2)
#define	M_P2P_INTF_BLK	(0x716*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x77e*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x4b6*2)
#define	M_P2P_TXFRM_BSSINDX	(0x4b7*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x77d*2)
#define	M_P2P_SLPTIME_L	(0x781*2)
#define	M_P2P_SLPTIME_H	(0x782*2)
#define	M_P2P_WAKE_ONLYMAC	(0x783*2)
#define	M_P2P_INTR_IND	(0x784*2)
#define	M_P2P_BSS_TBTT_BLK	(0x786*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x78a*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x785*2)
#define	M_RCMTA_IDX	(0x78e*2)
#define	M_OPT_SLEEP_TIME	(0x78f*2)
#define	M_OPT_SLEEP_WAKETIME	(0x790*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x792*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x7a2*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	40
#define	M_CRX_BLK	(0x7ca*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7da*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7de*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7e2*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x791*2)
#define	M_SLOWTIMER_H	(0x7e4*2)
#define	M_WAKETIME_NOSLOW	(0x7e5*2)
#define	M_ABURN_SLOT	(0x7e6*2)
#define	M_RSP_FRMTYPE	(0x7e7*2)
#define	M_PRSRETX_CNT	(0x7e8*2)
#define	M_ABURN_TXS0	(0x7e9*2)
#define	M_ABURN_TXS1	(0x7ea*2)
#define	M_ABURN_TXS2	(0x7eb*2)
#define	M_ABURN_TXS3	(0x7ec*2)
#define	M_NACK_FRMID	(0x7ed*2)
#define	M_ALT_CTX	(0x7ee*2)
#define	M_ALT_TXFINDX	(0x7ef*2)
#define	M_IVLOC	(0x7f0*2)
#define	M_JSSI_TSTAMP	(0x7f1*2)
#define	M_TXCRSEND_TSTAMP	(0x7f2*2)
#define	M_NACK_TIMER	(0x7f3*2)
#define	M_CCA_TSF0	(0x7f4*2)
#define	M_CCA_TSF1	(0x7f5*2)
#define	M_TXPWR_RTADJ	(0x7f6*2)
#define	M_GOOD_RXANT	(0x7f7*2)
#define	M_CUR_RXF_INDEX	(0x7f8*2)
#define	M_BYTES_LEFT	(0x7f9*2)
#define	M_FRM_SOFAR	(0x7fa*2)
#define	M_MM_XTRADUR	(0x7fb*2)
#define	M_HANGTM	(0x7fc*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7fd*2)
#define	M_TMOUT_SLOTS	(0x7fe*2)
#define	M_RFAWARE_TSTMP	(0x7ff*2)
#define	M_TSFTMRVALTMP_WD3	(0x800*2)
#define	M_TSFTMRVALTMP_WD2	(0x801*2)
#define	M_TSFTMRVALTMP_WD1	(0x802*2)
#define	M_TSFTMRVALTMP_WD0	(0x803*2)
#define	M_IDLE_DUR	(0x804*2)
#define	M_IDLE_TMOUT	(0x805*2)
#define	M_PHY_PLCPRX_DURATION	(0x806*2)
#define	M_ACTS_EXPTIME	(0x807*2)
#define	M_CURR_ANTPAT	(0x808*2)
#define	M_TKIP_WEPSEED	(0x80a*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x812*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9c2*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa22*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa62*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x809*2)
#define	M_BTCX_PREEMPT_LMT	(0xa76*2)
#define	M_BTCX_DELLWAR	(0xa77*2)
#define	M_BTCX_BLK	(0xa78*2)
#define	M_PR45960_TIME	(0xaee*2)
#define	M_PR45960_DLY	(0xaef*2)
#define	M_PR44361B_TIME	(0xaf0*2)
#define	M_PR44361B_CNT	(0xaf1*2)
#define	M_PR49179_VAL	(0xaf2*2)
#define	M_BAS_ADDR	(0xaf3*2)
#define	M_MPDUNUM_LEFT	(0xaf4*2)
#define	M_NAMPDU	(0xaf5*2)
#define	M_DBG_AMP	(0xaf6*2)
#define	M_AMUERR_CNT	(0xaf7*2)
#define	M_PS4319XTRA_STAT	(0xaf8*2)
#define	M_PR49792	(0xaf9*2)
#define	M_CCA_FLGS	(0xafa*2)
#define	M_PR53887	(0xafb*2)
#define	M_PHY_ANTDIV_REG	(0xafc*2)
#define	M_PHY_ANTDIV_MASK	(0xafd*2)
#define	M_PHY_EXTLNA_OVR	(0xafe*2)
#define	M_PR75447_REG112	(0xaff*2)
#define	M_PR75447_REG113	(0xb00*2)
#define	M_RXSTATS_BLK	(0xb02*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xb01*2)
#define	M_HANGTM_H	(0xb2f*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb30*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb31*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb32*2)
#define	M_RFOVR0	(0xb33*2)
#define	M_AVAILABLE	(0xb34*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb36*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb38*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb35*2)
#define	M_EDLO_DEF1	(0xb3f*2)
#define	M_EDHI_DEF0	(0xb40*2)
#define	M_EDHI_DEF1	(0xb41*2)
#define	M_RXGAIN	(0xb42*2)
#define	M_LPFGAIN	(0xb43*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb44*2)
#define	M_RADAR_TSTAMP	(0xb45*2)
#define	M_LASTTX_TSF_L	(0xb46*2)
#define	M_LASTTX_TSF_H	(0xb47*2)
#define	M_TMP_BABMP0	(0xb48*2)
#define	M_TMP_BABMP1	(0xb49*2)
#define	M_TMP_BABMP2	(0xb4a*2)
#define	M_TMP_BABMP3	(0xb4b*2)
#define	M_TMP_BASSN	(0xb4c*2)
#define	M_PWR_OFFSET_TABLE	(0xb4e*2)
#define	M_PWR_OFFSET_TABLE_SIZE	26
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_PWR_OFFSET_TABLE_PTR	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PWR_OFFSET_TABLE_PTR_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_SSLPNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_SSLPNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_AMU_INFO0	(M_AMU_INFO_BLKS+(0x0*2))
#define	M_AMU_INFO0_OFFSET	(0x0*2)
#define	M_AMU_INFO1	(M_AMU_INFO_BLKS+(0xd*2))
#define	M_AMU_INFO1_OFFSET	(0xd*2)
#define	M_AMU_INFO2	(M_AMU_INFO_BLKS+(0x1a*2))
#define	M_AMU_INFO2_OFFSET	(0x1a*2)
#define	M_AMU_INFO3	(M_AMU_INFO_BLKS+(0x27*2))
#define	M_AMU_INFO3_OFFSET	(0x27*2)
#define	M_HWAGG_STATS_MPDU	(M_HWAGG_STATS+(0x0*2))
#define	M_HWAGG_STATS_MPDU_OFFSET	(0x0*2)
#define	M_HWAGG_RDEMP	(M_HWAGG_STATS_MPDU+(0x40*2))
#define	M_HWAGG_RDEMP_OFFSET	(0x40*2)
#define	M_HWAGG_NAMPDU	(M_HWAGG_STATS_MPDU+(0x41*2))
#define	M_HWAGG_NAMPDU_OFFSET	(0x41*2)
#define	M_HWAGG_STATS_TXMCS	(M_HWAGG_STATS+(0x42*2))
#define	M_HWAGG_STATS_TXMCS_OFFSET	(0x42*2)
#define	M_HWAGG_STATS_GTXMCS	(M_HWAGG_STATS+(0x62*2))
#define	M_HWAGG_STATS_GTXMCS_OFFSET	(0x62*2)
#define	M_MBURST_STATS	(M_HWAGG_STATS+(0x82*2))
#define	M_MBURST_STATS_OFFSET	(0x82*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_HIST_BNDRY1	(M_N5G_CCA_HIST_BLK+(0x0*2))
#define	M_CCA_HIST_BNDRY1_OFFSET	(0x0*2)
#define	M_CCA_HIST_BNDRY2	(M_N5G_CCA_HIST_BLK+(0x1*2))
#define	M_CCA_HIST_BNDRY2_OFFSET	(0x1*2)
#define	M_CCA_HIST_BNDRY3	(M_N5G_CCA_HIST_BLK+(0x2*2))
#define	M_CCA_HIST_BNDRY3_OFFSET	(0x2*2)
#define	M_CCA_HIST_BIN1	(M_N5G_CCA_HIST_BLK+(0x3*2))
#define	M_CCA_HIST_BIN1_OFFSET	(0x3*2)
#define	M_CCA_HIST_BIN2	(M_N5G_CCA_HIST_BLK+(0x4*2))
#define	M_CCA_HIST_BIN2_OFFSET	(0x4*2)
#define	M_CCA_HIST_BIN3	(M_N5G_CCA_HIST_BLK+(0x5*2))
#define	M_CCA_HIST_BIN3_OFFSET	(0x5*2)
#define	M_CCA_HIST_BIN4	(M_N5G_CCA_HIST_BLK+(0x6*2))
#define	M_CCA_HIST_BIN4_OFFSET	(0x6*2)
#define	M_CCA_HIST_RSVD	(M_N5G_CCA_HIST_BLK+(0x7*2))
#define	M_CCA_HIST_RSVD_OFFSET	(0x7*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_SSLPNPHY_RXFRMEND_TMOUT	(M_SSLPNPHYREGS_BLK+(0x0*2))
#define	M_SSLPNPHY_RXFRMEND_TMOUT_OFFSET	(0x0*2)
#define	M_SSLPNPHY_CRS_STATE5_TMOUT	(M_SSLPNPHYREGS_BLK+(0x1*2))
#define	M_SSLPNPHY_CRS_STATE5_TMOUT_OFFSET	(0x1*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT	(M_SSLPNPHYREGS_BLK+(0x2*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TMOUT_OFFSET	(0x2*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_55f_REG_VAL	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_55f_REG_VAL_OFFSET	(0x10*2)
#define	M_SSLPNPHY_REG_4F2_2_4	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_SSLPNPHY_REG_4F2_2_4_OFFSET	(0x11*2)
#define	M_SSLPNPHY_REG_4F3_2_4	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_SSLPNPHY_REG_4F3_2_4_OFFSET	(0x12*2)
#define	M_SSLPNPHY_REG_4F2_16_64	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_SSLPNPHY_REG_4F2_16_64_OFFSET	(0x13*2)
#define	M_SSLPNPHY_REG_4F3_16_64	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_SSLPNPHY_REG_4F3_16_64_OFFSET	(0x14*2)
#define	M_SSLPNPHY_REG_4F2_CCK	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_SSLPNPHY_REG_4F2_CCK_OFFSET	(0x15*2)
#define	M_SSLPNPHY_REG_4F3_CCK	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_SSLPNPHY_REG_4F3_CCK_OFFSET	(0x16*2)
#define	M_SSLPN_LAST_BAND	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_SSLPN_LAST_BAND_OFFSET	(0x17*2)
#define	M_SSLPNPHY_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_SSLPNPHY_RESET_CNT_OFFSET	(0x18*2)
#define	M_SSLPNPHY_RESET_TIME	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_SSLPNPHY_RESET_TIME_OFFSET	(0x19*2)
#define	M_SSLPNPHY_SKIP_RESET_CNT	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_SSLPNPHY_SKIP_RESET_CNT_OFFSET	(0x1a*2)
#define	M_SSLPNPHY_ANTDIV_REG	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_SSLPNPHY_ANTDIV_REG_OFFSET	(0x1b*2)
#define	M_SSLPNPHY_LAST_FRMHI_TIME	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_SSLPNPHY_LAST_FRMHI_TIME_OFFSET	(0x1c*2)
#define	M_SSLPNPHY_CRS_STATE5_TIME	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_SSLPNPHY_CRS_STATE5_TIME_OFFSET	(0x1d*2)
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_SSLPNPHY_PKTFSM_STATE6_TIME_OFFSET	(0x1e*2)
#define	M_SSLPNPHY_RESET_STATUS	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_SSLPNPHY_RESET_STATUS_OFFSET	(0x1f*2)
#define	M_SSLPNPHY_STATE0_CNT	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_SSLPNPHY_STATE0_CNT_OFFSET	(0x20*2)
#define	M_SSLPNPHY_DSC_CNT	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_SSLPNPHY_DSC_CNT_OFFSET	(0x21*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x22*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_N5G_PER	(M_MBSSID_BLK+(0x0*2))
#define	M_N5G_PER_OFFSET	(0x0*2)
#define	M_N5G_TXPER	(M_MBSSID_BLK+(0x1*2))
#define	M_N5G_TXPER_OFFSET	(0x1*2)
#define	M_NAV_STA1_ADDR0	(M_MBSSID_BLK+(0x2*2))
#define	M_NAV_STA1_ADDR0_OFFSET	(0x2*2)
#define	M_NAV_STA1_ADDR1	(M_MBSSID_BLK+(0x3*2))
#define	M_NAV_STA1_ADDR1_OFFSET	(0x3*2)
#define	M_NAV_STA1_ADDR2	(M_MBSSID_BLK+(0x4*2))
#define	M_NAV_STA1_ADDR2_OFFSET	(0x4*2)
#define	M_NAV_STA2_ADDR0	(M_MBSSID_BLK+(0x5*2))
#define	M_NAV_STA2_ADDR0_OFFSET	(0x5*2)
#define	M_NAV_STA2_ADDR1	(M_MBSSID_BLK+(0x6*2))
#define	M_NAV_STA2_ADDR1_OFFSET	(0x6*2)
#define	M_NAV_STA2_ADDR2	(M_MBSSID_BLK+(0x7*2))
#define	M_NAV_STA2_ADDR2_OFFSET	(0x7*2)
#define	M_N5G_PER_MCS0	(M_SSID_EXT_BLK+(0x0*2))
#define	M_N5G_PER_MCS0_OFFSET	(0x0*2)
#define	M_N5G_PER_MCS1	(M_SSID_EXT_BLK+(0x1*2))
#define	M_N5G_PER_MCS1_OFFSET	(0x1*2)
#define	M_N5G_PER_MCS2	(M_SSID_EXT_BLK+(0x2*2))
#define	M_N5G_PER_MCS2_OFFSET	(0x2*2)
#define	M_N5G_PER_MCS3	(M_SSID_EXT_BLK+(0x3*2))
#define	M_N5G_PER_MCS3_OFFSET	(0x3*2)
#define	M_N5G_PER_MCS4	(M_SSID_EXT_BLK+(0x4*2))
#define	M_N5G_PER_MCS4_OFFSET	(0x4*2)
#define	M_N5G_PER_MCS5	(M_SSID_EXT_BLK+(0x5*2))
#define	M_N5G_PER_MCS5_OFFSET	(0x5*2)
#define	M_N5G_PER_MCS6	(M_SSID_EXT_BLK+(0x6*2))
#define	M_N5G_PER_MCS6_OFFSET	(0x6*2)
#define	M_N5G_PER_MCS7	(M_SSID_EXT_BLK+(0x7*2))
#define	M_N5G_PER_MCS7_OFFSET	(0x7*2)
#define	M_RTS_CNT_BE_L	(M_SSID_EXT_BLK+(0x13*2))
#define	M_RTS_CNT_BE_L_OFFSET	(0x13*2)
#define	M_RTS_CNT_BE_H	(M_SSID_EXT_BLK+(0x14*2))
#define	M_RTS_CNT_BE_H_OFFSET	(0x14*2)
#define	M_RTS_CNT_VI_L	(M_SSID_EXT_BLK+(0x15*2))
#define	M_RTS_CNT_VI_L_OFFSET	(0x15*2)
#define	M_RTS_CNT_VI_H	(M_SSID_EXT_BLK+(0x16*2))
#define	M_RTS_CNT_VI_H_OFFSET	(0x16*2)
#define	M_CTS_CNT_BE_L	(M_SSID_EXT_BLK+(0x17*2))
#define	M_CTS_CNT_BE_L_OFFSET	(0x17*2)
#define	M_CTS_CNT_BE_H	(M_SSID_EXT_BLK+(0x18*2))
#define	M_CTS_CNT_BE_H_OFFSET	(0x18*2)
#define	M_CTS_CNT_VI_L	(M_SSID_EXT_BLK+(0x19*2))
#define	M_CTS_CNT_VI_L_OFFSET	(0x19*2)
#define	M_CTS_CNT_VI_H	(M_SSID_EXT_BLK+(0x1a*2))
#define	M_CTS_CNT_VI_H_OFFSET	(0x1a*2)
#define	M_FIFODELAY_MAX_L	(M_SSID_EXT_BLK+(0x1b*2))
#define	M_FIFODELAY_MAX_L_OFFSET	(0x1b*2)
#define	M_FIFODELAY_MAX_ML	(M_SSID_EXT_BLK+(0x1c*2))
#define	M_FIFODELAY_MAX_ML_OFFSET	(0x1c*2)
#define	M_FIFOCNT_MAX	(M_SSID_EXT_BLK+(0x1d*2))
#define	M_FIFOCNT_MAX_OFFSET	(0x1d*2)
#define	M_MAX_MEDBUSY	(M_SSID_EXT_BLK+(0x1e*2))
#define	M_MAX_MEDBUSY_OFFSET	(0x1e*2)
#define	M_UCDLY_THRSH	(M_SSID_EXT_BLK+(0x1f*2))
#define	M_UCDLY_THRSH_OFFSET	(0x1f*2)
#define	M_BIG_UCDELAY_CNT	(M_SSID_EXT_BLK+(0x20*2))
#define	M_BIG_UCDELAY_CNT_OFFSET	(0x20*2)
#define	M_CUR_CWDELAY	(M_SSID_EXT_BLK+(0x24*2))
#define	M_CUR_CWDELAY_OFFSET	(0x24*2)
#define	M_CUR_UCDELAY	(M_SSID_EXT_BLK+(0x28*2))
#define	M_CUR_UCDELAY_OFFSET	(0x28*2)
#define	M_UCDELAY_MAX	(M_SSID_EXT_BLK+(0x2c*2))
#define	M_UCDELAY_MAX_OFFSET	(0x2c*2)
#define	M_CHEST_TONE_START	(M_SSID_EXT_BLK+(0x1b*2))
#define	M_CHEST_TONE_START_OFFSET	(0x1b*2)
#define	M_CHEST_TONE_COUNT	(M_SSID_EXT_BLK+(0x1c*2))
#define	M_CHEST_TONE_COUNT_OFFSET	(0x1c*2)
#define	M_CHEST_TONE_PER_STS	(M_SSID_EXT_BLK+(0x1d*2))
#define	M_CHEST_TONE_PER_STS_OFFSET	(0x1d*2)
#define	M_CHEST_STS_BITMASK	(M_SSID_EXT_BLK+(0x1e*2))
#define	M_CHEST_STS_BITMASK_OFFSET	(0x1e*2)
#define	M_CHEST_TCL_XFER_BUSY	(M_SSID_EXT_BLK+(0x1f*2))
#define	M_CHEST_TCL_XFER_BUSY_OFFSET	(0x1f*2)
#define	M_CHEST_TEMPLATE_SIZE	(M_SSID_EXT_BLK+(0x20*2))
#define	M_CHEST_TEMPLATE_SIZE_OFFSET	(0x20*2)
#define	M_CHEST_CORE_RSVD	(M_SSID_EXT_BLK+(0x21*2))
#define	M_CHEST_CORE_RSVD_OFFSET	(0x21*2)
#define	M_CHEST_ERROR_BITMASK	(M_SSID_EXT_BLK+(0x25*2))
#define	M_CHEST_ERROR_BITMASK_OFFSET	(0x25*2)
#define	M_CHEST_FRAME_COUNT	(M_SSID_EXT_BLK+(0x26*2))
#define	M_CHEST_FRAME_COUNT_OFFSET	(0x26*2)
#define	M_CHEST_BYTE_PER_FRAME	(M_SSID_EXT_BLK+(0x27*2))
#define	M_CHEST_BYTE_PER_FRAME_OFFSET	(0x27*2)
#define	M_CHEST_TEST_VAR1	(M_SSID_EXT_BLK+(0x28*2))
#define	M_CHEST_TEST_VAR1_OFFSET	(0x28*2)
#define	M_CHEST_TEST_VAR2	(M_SSID_EXT_BLK+(0x29*2))
#define	M_CHEST_TEST_VAR2_OFFSET	(0x29*2)
#define	M_FCBS_TEMPLATE_LENS	(M_N5G_CCA_HIST_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_N5G_CCA_HIST_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_N5G_CCA_HIST_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_N5G_CCA_HIST_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 29) */
#if (D11_REV == 30)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_AMPDU_PER_BLK	(0x37a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x37e*2)
#define	M_RXFRM_THRSH	(0x37f*2)
#define	M_LCNPHYREGS_BLK	(0x380*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x390*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3a0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3b0*2)
#define	M_CF0601_MBSS_BLK	(0x3b2*2)
#define	M_CF0601_MBSS_BLK_SIZE	3
#define	M_RATE_TABLE_A	(0x3b6*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x40e*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x43e*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x456*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x494*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_TXFS_BLKS	(0x5d8*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x61e*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x65a*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x67a*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x6e2*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x3b1*2)
#define	M_P2P_TXFRM_BSSINDX	(0x3b5*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x492*2)
#define	M_P2P_SLPTIME_L	(0x493*2)
#define	M_P2P_SLPTIME_H	(0x679*2)
#define	M_P2P_WAKE_ONLYMAC	(0x6e1*2)
#define	M_P2P_INTR_IND	(0x6e5*2)
#define	M_P2P_BSS_TBTT_BLK	(0x6e6*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x6ea*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x6ee*2)
#define	M_RCMTA_IDX	(0x6ef*2)
#define	M_OPT_SLEEP_TIME	(0x6f0*2)
#define	M_OPT_SLEEP_WAKETIME	(0x6f1*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6f2*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_LCNXNPHYREGS_BLK	(0x702*2)
#define	M_LCNXNPHYREGS_BLK_SIZE	14
#define	M_RXFRM_BLK	(0x710*2)
#define	M_RXFRM_BLK_SIZE	90
#define	M_CRX_BLK	(0x76a*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x77a*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x77e*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x782*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x784*2)
#define	M_SLOWTIMER_H	(0x785*2)
#define	M_WAKETIME_NOSLOW	(0x786*2)
#define	M_ABURN_SLOT	(0x787*2)
#define	M_RSP_FRMTYPE	(0x788*2)
#define	M_PRSRETX_CNT	(0x789*2)
#define	M_ABURN_TXS0	(0x78a*2)
#define	M_ABURN_TXS1	(0x78b*2)
#define	M_ABURN_TXS2	(0x78c*2)
#define	M_ABURN_TXS3	(0x78d*2)
#define	M_NACK_FRMID	(0x78e*2)
#define	M_ALT_CTX	(0x78f*2)
#define	M_ALT_TXFINDX	(0x790*2)
#define	M_IVLOC	(0x791*2)
#define	M_JSSI_TSTAMP	(0x792*2)
#define	M_TXCRSEND_TSTAMP	(0x793*2)
#define	M_NACK_TIMER	(0x794*2)
#define	M_CCA_TSF0	(0x795*2)
#define	M_CCA_TSF1	(0x796*2)
#define	M_TXPWR_RTADJ	(0x797*2)
#define	M_GOOD_RXANT	(0x798*2)
#define	M_CUR_RXF_INDEX	(0x799*2)
#define	M_BYTES_LEFT	(0x79a*2)
#define	M_FRM_SOFAR	(0x79b*2)
#define	M_MM_XTRADUR	(0x79c*2)
#define	M_HANGTM	(0x79d*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x79e*2)
#define	M_TMOUT_SLOTS	(0x79f*2)
#define	M_RFAWARE_TSTMP	(0x7a0*2)
#define	M_TSFTMRVALTMP_WD3	(0x7a1*2)
#define	M_TSFTMRVALTMP_WD2	(0x7a2*2)
#define	M_TSFTMRVALTMP_WD1	(0x7a3*2)
#define	M_TSFTMRVALTMP_WD0	(0x7a4*2)
#define	M_IDLE_DUR	(0x7a5*2)
#define	M_IDLE_TMOUT	(0x7a6*2)
#define	M_PHY_PLCPRX_DURATION	(0x7a7*2)
#define	M_ACTS_EXPTIME	(0x7a8*2)
#define	M_CURR_ANTPAT	(0x7a9*2)
#define	M_TKIP_WEPSEED	(0x7aa*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7b2*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x962*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x9c2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa02*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0xa16*2)
#define	M_BTCX_PREEMPT_LMT	(0xa17*2)
#define	M_BTCX_DELLWAR	(0xa18*2)
#define	M_BTCX_BLK	(0xa1a*2)
#define	M_PR45960_TIME	(0xa19*2)
#define	M_PR45960_DLY	(0xa90*2)
#define	M_PR44361B_TIME	(0xa91*2)
#define	M_PR44361B_CNT	(0xa92*2)
#define	M_PR49179_VAL	(0xa93*2)
#define	M_BAS_ADDR	(0xa94*2)
#define	M_MPDUNUM_LEFT	(0xa95*2)
#define	M_NAMPDU	(0xa96*2)
#define	M_DBG_AMP	(0xa97*2)
#define	M_AMUERR_CNT	(0xa98*2)
#define	M_PS4319XTRA_STAT	(0xa99*2)
#define	M_PR49792	(0xa9a*2)
#define	M_CCA_FLGS	(0xa9b*2)
#define	M_PR53887	(0xa9c*2)
#define	M_PHY_ANTDIV_REG	(0xa9d*2)
#define	M_PHY_ANTDIV_MASK	(0xa9e*2)
#define	M_PHY_EXTLNA_OVR	(0xa9f*2)
#define	M_PR75447_REG112	(0xaa0*2)
#define	M_PR75447_REG113	(0xaa1*2)
#define	M_RXSTATS_BLK	(0xaa2*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xacf*2)
#define	M_HANGTM_H	(0xad0*2)
#define	M_CRSHRXFRMHRST_CNT	(0xad1*2)
#define	M_PR44361_NXT_RXRST_TS	(0xad2*2)
#define	M_PR44361_NXT_RXRST_TO	(0xad3*2)
#define	M_RFOVR0	(0xad4*2)
#define	M_AVAILABLE	(0xad5*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xad6*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xad8*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xadf*2)
#define	M_EDLO_DEF1	(0xae0*2)
#define	M_EDHI_DEF0	(0xae1*2)
#define	M_EDHI_DEF1	(0xae2*2)
#define	M_RXGAIN	(0xae3*2)
#define	M_LPFGAIN	(0xae4*2)
#define	M_BCNPEND_PREVBCNLEN	(0xae5*2)
#define	M_RADAR_TSTAMP	(0xae6*2)
#define	M_LASTTX_TSF_L	(0xae7*2)
#define	M_LASTTX_TSF_H	(0xae8*2)
#define	M_TMP_BABMP0	(0xae9*2)
#define	M_TMP_BABMP1	(0xaea*2)
#define	M_TMP_BABMP2	(0xaeb*2)
#define	M_TMP_BABMP3	(0xaec*2)
#define	M_TMP_BASSN	(0xaed*2)
#define	M_TX_PHYERR_BLK	(0xaee*2)
#define	M_TX_PHYERR_BLK_SIZE	20
#define	M_DTIMCOUNT_CP	(0xb02*2)
#define	M_CF0601_NTBTT	(0xb03*2)
#define	M_CF0601_TXFRM_BSSINDX	(0xb04*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCNXNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCNXNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNXN_RESET_LEN	(M_LCNXNPHYREGS_BLK+(0x0*2))
#define	M_LCNXN_RESET_LEN_OFFSET	(0x0*2)
#define	M_LCNXN_WAR_EN	(M_LCNXNPHYREGS_BLK+(0x1*2))
#define	M_LCNXN_WAR_EN_OFFSET	(0x1*2)
#define	M_LCNXN_RESET_CNT	(M_LCNXNPHYREGS_BLK+(0x2*2))
#define	M_LCNXN_RESET_CNT_OFFSET	(0x2*2)
#define	M_REG158_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x3*2))
#define	M_REG158_TX_STRT_OFFSET	(0x3*2)
#define	M_REG168_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x4*2))
#define	M_REG168_TX_STRT_OFFSET	(0x4*2)
#define	M_REG158_TX_END	(M_LCNXNPHYREGS_BLK+(0x5*2))
#define	M_REG158_TX_END_OFFSET	(0x5*2)
#define	M_REG168_TX_END	(M_LCNXNPHYREGS_BLK+(0x6*2))
#define	M_REG168_TX_END_OFFSET	(0x6*2)
#define	M_4324_SRWAR_TRIG	(M_LCNXNPHYREGS_BLK+(0x7*2))
#define	M_4324_SRWAR_TRIG_OFFSET	(0x7*2)
#define	M_4324_SRWAR_REG2	(M_LCNXNPHYREGS_BLK+(0x8*2))
#define	M_4324_SRWAR_REG2_OFFSET	(0x8*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR	(M_LCNXNPHYREGS_BLK+(0x9*2))
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR_OFFSET	(0x9*2)
#define	M_TXPWR_BACK_OFFSET	(M_LCNXNPHYREGS_BLK+(0xa*2))
#define	M_TXPWR_BACK_OFFSET_OFFSET	(0xa*2)
#define	M_BCN_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xb*2))
#define	M_BCN_POWER_ADJUST_OFFSET	(0xb*2)
#define	M_PRS_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xc*2))
#define	M_PRS_POWER_ADJUST_OFFSET	(0xc*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_TXERR_NOWRITE	(M_TX_PHYERR_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_TX_PHYERR_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_TX_PHYERR_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_TX_PHYERR_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_TX_PHYERR_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_TX_PHYERR_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_TX_PHYERR_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_TX_PHYERR_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_TX_PHYERR_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_TX_PHYERR_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_TX_PHYERR_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_TX_PHYERR_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_TX_PHYERR_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_TX_PHYERR_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_TX_PHYERR_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_TX_PHYERR_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_TX_STRT_TS	(M_TX_PHYERR_BLK+(0x10*2))
#define	M_TX_STRT_TS_OFFSET	(0x10*2)
#define	M_TX_STRT_UNFL_CNT	(M_TX_PHYERR_BLK+(0x11*2))
#define	M_TX_STRT_UNFL_CNT_OFFSET	(0x11*2)
#define	M_CF0601_DTIM	(M_CF0601_MBSS_BLK+(0x0*2))
#define	M_CF0601_DTIM_OFFSET	(0x0*2)
#define	M_CF0601_BCN_INFO	(M_CF0601_MBSS_BLK+(0x1*2))
#define	M_CF0601_BCN_INFO_OFFSET	(0x1*2)
#define	M_CF0601_RETRY_LMTS	(M_CF0601_MBSS_BLK+(0x2*2))
#define	M_CF0601_RETRY_LMTS_OFFSET	(0x2*2)
#endif /* (D11_REV == 30) */
#if (D11_REV == 31)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_RATE_TABLE_NFBR	(0x37a*2)
#define	M_RATE_TABLE_NFBR_SIZE	32
#define	M_AMPDU_PER_BLK	(0x39a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x39e*2)
#define	M_RXFRM_THRSH	(0x39f*2)
#define	M_LCNPHYREGS_BLK	(0x3a0*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x3b0*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3c0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3d0*2)
#define	M_BTCXDBG_BLK	(0x3d2*2)
#define	M_BTCXDBG_BLK_SIZE	6
#define	M_RATE_TABLE_A	(0x3d8*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x430*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x460*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x478*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x4b4*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_4324_RXTX_WAR	(0x5f8*2)
#define	M_4324_RXTX_WAR_SIZE	13
#define	M_RXFRM_BLK	(0x608*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_AMU_INFO_BLKS	(0x664*2)
#define	M_AMU_INFO_BLKS_SIZE	52
#define	M_HWAGG_STATS	(0x698*2)
#define	M_HWAGG_STATS_SIZE	138
#define	M_MBURST_LASTCNT	(0x3d1*2)
#define	M_P2P_INTF_BLK	(0x722*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x78a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x605*2)
#define	M_P2P_TXFRM_BSSINDX	(0x606*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x607*2)
#define	M_P2P_SLPTIME_L	(0x789*2)
#define	M_P2P_SLPTIME_H	(0x78d*2)
#define	M_P2P_WAKE_ONLYMAC	(0x78e*2)
#define	M_P2P_INTR_IND	(0x78f*2)
#define	M_P2P_BSS_TBTT_BLK	(0x790*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x794*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x798*2)
#define	M_RCMTA_IDX	(0x799*2)
#define	M_OPT_SLEEP_TIME	(0x79a*2)
#define	M_OPT_SLEEP_WAKETIME	(0x79b*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x79c*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_LCNXNPHYREGS_BLK	(0x7ac*2)
#define	M_LCNXNPHYREGS_BLK_SIZE	14
#define	M_CRX_BLK	(0x7ba*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7ca*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7ce*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7d2*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x7d4*2)
#define	M_SLOWTIMER_H	(0x7d5*2)
#define	M_WAKETIME_NOSLOW	(0x7d6*2)
#define	M_ABURN_SLOT	(0x7d7*2)
#define	M_RSP_FRMTYPE	(0x7d8*2)
#define	M_PRSRETX_CNT	(0x7d9*2)
#define	M_ABURN_TXS0	(0x7da*2)
#define	M_ABURN_TXS1	(0x7db*2)
#define	M_ABURN_TXS2	(0x7dc*2)
#define	M_ABURN_TXS3	(0x7dd*2)
#define	M_NACK_FRMID	(0x7de*2)
#define	M_ALT_CTX	(0x7df*2)
#define	M_ALT_TXFINDX	(0x7e0*2)
#define	M_IVLOC	(0x7e1*2)
#define	M_JSSI_TSTAMP	(0x7e2*2)
#define	M_TXCRSEND_TSTAMP	(0x7e3*2)
#define	M_NACK_TIMER	(0x7e4*2)
#define	M_CCA_TSF0	(0x7e5*2)
#define	M_CCA_TSF1	(0x7e6*2)
#define	M_TXPWR_RTADJ	(0x7e7*2)
#define	M_GOOD_RXANT	(0x7e8*2)
#define	M_CUR_RXF_INDEX	(0x7e9*2)
#define	M_BYTES_LEFT	(0x7ea*2)
#define	M_FRM_SOFAR	(0x7eb*2)
#define	M_MM_XTRADUR	(0x7ec*2)
#define	M_HANGTM	(0x7ed*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7ee*2)
#define	M_TMOUT_SLOTS	(0x7ef*2)
#define	M_RFAWARE_TSTMP	(0x7f0*2)
#define	M_TSFTMRVALTMP_WD3	(0x7f1*2)
#define	M_TSFTMRVALTMP_WD2	(0x7f2*2)
#define	M_TSFTMRVALTMP_WD1	(0x7f3*2)
#define	M_TSFTMRVALTMP_WD0	(0x7f4*2)
#define	M_IDLE_DUR	(0x7f5*2)
#define	M_IDLE_TMOUT	(0x7f6*2)
#define	M_PHY_PLCPRX_DURATION	(0x7f7*2)
#define	M_ACTS_EXPTIME	(0x7f8*2)
#define	M_CURR_ANTPAT	(0x7f9*2)
#define	M_TKIP_WEPSEED	(0x7fa*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x802*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9b2*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa12*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa52*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0xa66*2)
#define	M_BTCX_PREEMPT_LMT	(0xa67*2)
#define	M_BTCX_DELLWAR	(0xa68*2)
#define	M_BTCX_BLK	(0xa6a*2)
#define	M_PR45960_TIME	(0xa69*2)
#define	M_PR45960_DLY	(0xaec*2)
#define	M_PR44361B_TIME	(0xaed*2)
#define	M_PR44361B_CNT	(0xaee*2)
#define	M_PR49179_VAL	(0xaef*2)
#define	M_BAS_ADDR	(0xaf0*2)
#define	M_MPDUNUM_LEFT	(0xaf1*2)
#define	M_NAMPDU	(0xaf2*2)
#define	M_DBG_AMP	(0xaf3*2)
#define	M_AMUERR_CNT	(0xaf4*2)
#define	M_PS4319XTRA_STAT	(0xaf5*2)
#define	M_PR49792	(0xaf6*2)
#define	M_CCA_FLGS	(0xaf7*2)
#define	M_PR53887	(0xaf8*2)
#define	M_PHY_ANTDIV_REG	(0xaf9*2)
#define	M_PHY_ANTDIV_MASK	(0xafa*2)
#define	M_PHY_EXTLNA_OVR	(0xafb*2)
#define	M_PR75447_REG112	(0xafc*2)
#define	M_PR75447_REG113	(0xafd*2)
#define	M_RXSTATS_BLK	(0xafe*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xb2b*2)
#define	M_HANGTM_H	(0xb2c*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb2d*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb2e*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb2f*2)
#define	M_RFOVR0	(0xb30*2)
#define	M_AVAILABLE	(0xb31*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb32*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb34*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb3b*2)
#define	M_EDLO_DEF1	(0xb3c*2)
#define	M_EDHI_DEF0	(0xb3d*2)
#define	M_EDHI_DEF1	(0xb3e*2)
#define	M_RXGAIN	(0xb3f*2)
#define	M_LPFGAIN	(0xb40*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb41*2)
#define	M_RADAR_TSTAMP	(0xb42*2)
#define	M_SAVERESTORE_BLK	(0xb43*2)
#define	M_SAVERESTORE_BLK_SIZE	53
#define	M_PM_WK_SETTLE_TIM_L	(0xb78*2)
#define	M_PM_WK_SETTLE_TIM_ML	(0xb79*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK	(0xb7a*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK_SIZE	5
#define	M_FDS_TABLE_WAR_BLK	(0xb80*2)
#define	M_FDS_TABLE_WAR_BLK_SIZE	128
#define	M_TX_START_TS	(0xb7f*2)
#define	M_CLIPCTRLTHRESH_REG	(0xc00*2)
#define	M_IFS_CTL1_EDON	(0xc01*2)
#define	M_LASTTX_TSF_L	(0xc02*2)
#define	M_LASTTX_TSF_H	(0xc03*2)
#define	M_TMP_BABMP0	(0xc04*2)
#define	M_TMP_BABMP1	(0xc05*2)
#define	M_TMP_BABMP2	(0xc06*2)
#define	M_TMP_BABMP3	(0xc07*2)
#define	M_TMP_BASSN	(0xc08*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc09*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc0a*2)
#define	M_PWR_OFFSET_TABLE	(0xc0c*2)
#define	M_PWR_OFFSET_TABLE_SIZE	26
#define	M_BTCX_NUM_A2DPS	(0xc0b*2)
#define	M_BTCX_A2DP_NONZERO_BUF_TS	(0xc26*2)
#define	M_BTCX_TBFC_DNCNT	(0xc27*2)
#define	M_NLDT_BSS_IDX	(0xc28*2)
#define	M_NLDT_WM_0	(0xc29*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_PWR_OFFSET_TABLE_PTR	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PWR_OFFSET_TABLE_PTR_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_4324_RXTX_WAR_PTR	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_4324_RXTX_WAR_PTR_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCNXNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCNXNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_LCNXN_SWCTRL_MASK	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_LCNXN_SWCTRL_MASK_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_AMU_INFO0	(M_AMU_INFO_BLKS+(0x0*2))
#define	M_AMU_INFO0_OFFSET	(0x0*2)
#define	M_AMU_INFO1	(M_AMU_INFO_BLKS+(0xd*2))
#define	M_AMU_INFO1_OFFSET	(0xd*2)
#define	M_AMU_INFO2	(M_AMU_INFO_BLKS+(0x1a*2))
#define	M_AMU_INFO2_OFFSET	(0x1a*2)
#define	M_AMU_INFO3	(M_AMU_INFO_BLKS+(0x27*2))
#define	M_AMU_INFO3_OFFSET	(0x27*2)
#define	M_HWAGG_STATS_MPDU	(M_HWAGG_STATS+(0x0*2))
#define	M_HWAGG_STATS_MPDU_OFFSET	(0x0*2)
#define	M_HWAGG_RDEMP	(M_HWAGG_STATS_MPDU+(0x40*2))
#define	M_HWAGG_RDEMP_OFFSET	(0x40*2)
#define	M_HWAGG_NAMPDU	(M_HWAGG_STATS_MPDU+(0x41*2))
#define	M_HWAGG_NAMPDU_OFFSET	(0x41*2)
#define	M_HWAGG_STATS_TXMCS	(M_HWAGG_STATS+(0x42*2))
#define	M_HWAGG_STATS_TXMCS_OFFSET	(0x42*2)
#define	M_HWAGG_STATS_GTXMCS	(M_HWAGG_STATS+(0x62*2))
#define	M_HWAGG_STATS_GTXMCS_OFFSET	(0x62*2)
#define	M_MBURST_STATS	(M_HWAGG_STATS+(0x82*2))
#define	M_MBURST_STATS_OFFSET	(0x82*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_BTCX_NUM_TASKS	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_NUM_TASKS_OFFSET	(0x76*2)
#define	M_BTCX_TBFC_DNCNT_TH	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_TBFC_DNCNT_TH_OFFSET	(0x77*2)
#define	M_BTCX_AVAILABLE	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_AVAILABLE_OFFSET	(0x78*2)
#define	M_BTCX_A2DPSK_ST	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_A2DPSK_ST_OFFSET	(0x79*2)
#define	M_BTCX_DUR_BT_FRAME	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_DUR_BT_FRAME_OFFSET	(0x7a*2)
#define	M_BTCX_CTS_DUR_TPOLL	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_CTS_DUR_TPOLL_OFFSET	(0x7b*2)
#define	M_BTCX_CTS_DUR_3FRMS	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_CTS_DUR_3FRMS_OFFSET	(0x7c*2)
#define	M_BTCX_CTS_DUR	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_CTS_DUR_OFFSET	(0x7d*2)
#define	M_BTCX_CTS_PROT_TOUT	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_CTS_PROT_TOUT_OFFSET	(0x7e*2)
#define	M_BTCX_RFACT_CTR_L	(M_BTCXDBG_BLK+(0x0*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0x0*2)
#define	M_BTCX_RFACT_CTR_H	(M_BTCXDBG_BLK+(0x1*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0x1*2)
#define	M_BTCX_TXCONF_CTR_L	(M_BTCXDBG_BLK+(0x2*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0x2*2)
#define	M_BTCX_TXCONF_CTR_H	(M_BTCXDBG_BLK+(0x3*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x3*2)
#define	M_BTCX_TXCONF_DURN_L	(M_BTCXDBG_BLK+(0x4*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x4*2)
#define	M_BTCX_TXCONF_DURN_H	(M_BTCXDBG_BLK+(0x5*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x5*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNXN_RESET_LEN	(M_LCNXNPHYREGS_BLK+(0x0*2))
#define	M_LCNXN_RESET_LEN_OFFSET	(0x0*2)
#define	M_LCNXN_WAR_EN	(M_LCNXNPHYREGS_BLK+(0x1*2))
#define	M_LCNXN_WAR_EN_OFFSET	(0x1*2)
#define	M_LCNXN_RESET_CNT	(M_LCNXNPHYREGS_BLK+(0x2*2))
#define	M_LCNXN_RESET_CNT_OFFSET	(0x2*2)
#define	M_REG158_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x3*2))
#define	M_REG158_TX_STRT_OFFSET	(0x3*2)
#define	M_PR108778	(M_LCNXNPHYREGS_BLK+(0x4*2))
#define	M_PR108778_OFFSET	(0x4*2)
#define	M_REG158_TX_END	(M_LCNXNPHYREGS_BLK+(0x5*2))
#define	M_REG158_TX_END_OFFSET	(0x5*2)
#define	M_REG168_TX_END	(M_LCNXNPHYREGS_BLK+(0x6*2))
#define	M_REG168_TX_END_OFFSET	(0x6*2)
#define	M_4324_SRWAR_TRIG	(M_LCNXNPHYREGS_BLK+(0x7*2))
#define	M_4324_SRWAR_TRIG_OFFSET	(0x7*2)
#define	M_4324_SRWAR_REG2	(M_LCNXNPHYREGS_BLK+(0x8*2))
#define	M_4324_SRWAR_REG2_OFFSET	(0x8*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR	(M_LCNXNPHYREGS_BLK+(0x9*2))
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR_OFFSET	(0x9*2)
#define	M_TXPWR_BACK_OFFSET	(M_LCNXNPHYREGS_BLK+(0xa*2))
#define	M_TXPWR_BACK_OFFSET_OFFSET	(0xa*2)
#define	M_BCN_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xb*2))
#define	M_BCN_POWER_ADJUST_OFFSET	(0xb*2)
#define	M_PRS_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xc*2))
#define	M_PRS_POWER_ADJUST_OFFSET	(0xc*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_NPHY_NOISE_OVR_SMPL_CNT	(M_NPHY_NOISE_USR_PARAM_BLK+(0x0*2))
#define	M_NPHY_NOISE_OVR_SMPL_CNT_OFFSET	(0x0*2)
#define	M_NPHY_NOISE_OVR_WAIT_TIM	(M_NPHY_NOISE_USR_PARAM_BLK+(0x1*2))
#define	M_NPHY_NOISE_OVR_WAIT_TIM_OFFSET	(0x1*2)
#define	M_NPHY_NOISE_OVR_ED_ASSR	(M_NPHY_NOISE_USR_PARAM_BLK+(0x2*2))
#define	M_NPHY_NOISE_OVR_ED_ASSR_OFFSET	(0x2*2)
#define	M_NPHY_NOISE_OVR_ED_DEASSR	(M_NPHY_NOISE_USR_PARAM_BLK+(0x3*2))
#define	M_NPHY_NOISE_OVR_ED_DEASSR_OFFSET	(0x3*2)
#define	M_NPHY_NOISE_OVR_CHK_TIM	(M_NPHY_NOISE_USR_PARAM_BLK+(0x4*2))
#define	M_NPHY_NOISE_OVR_CHK_TIM_OFFSET	(0x4*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_CHIP_CHECK	(M_4324_RXTX_WAR+(0x0*2))
#define	M_CHIP_CHECK_OFFSET	(0x0*2)
#define	M_TX_MODE_0xb0	(M_4324_RXTX_WAR+(0x1*2))
#define	M_TX_MODE_0xb0_OFFSET	(0x1*2)
#define	M_TX_MODE_0x14d	(M_4324_RXTX_WAR+(0x2*2))
#define	M_TX_MODE_0x14d_OFFSET	(0x2*2)
#define	M_TX_MODE_0xb1	(M_4324_RXTX_WAR+(0x3*2))
#define	M_TX_MODE_0xb1_OFFSET	(0x3*2)
#define	M_TX_MODE_0x14e	(M_4324_RXTX_WAR+(0x4*2))
#define	M_TX_MODE_0x14e_OFFSET	(0x4*2)
#define	M_TX_MODE_0xb4	(M_4324_RXTX_WAR+(0x5*2))
#define	M_TX_MODE_0xb4_OFFSET	(0x5*2)
#define	M_TX_MODE_0x151	(M_4324_RXTX_WAR+(0x6*2))
#define	M_TX_MODE_0x151_OFFSET	(0x6*2)
#define	M_RX_MODE_0xb0	(M_4324_RXTX_WAR+(0x7*2))
#define	M_RX_MODE_0xb0_OFFSET	(0x7*2)
#define	M_RX_MODE_0x14d	(M_4324_RXTX_WAR+(0x8*2))
#define	M_RX_MODE_0x14d_OFFSET	(0x8*2)
#define	M_RX_MODE_0xb1	(M_4324_RXTX_WAR+(0x9*2))
#define	M_RX_MODE_0xb1_OFFSET	(0x9*2)
#define	M_RX_MODE_0x14e	(M_4324_RXTX_WAR+(0xa*2))
#define	M_RX_MODE_0x14e_OFFSET	(0xa*2)
#define	M_RX_MODE_0xb4	(M_4324_RXTX_WAR+(0xb*2))
#define	M_RX_MODE_0xb4_OFFSET	(0xb*2)
#define	M_RX_MODE_0x151	(M_4324_RXTX_WAR+(0xc*2))
#define	M_RX_MODE_0x151_OFFSET	(0xc*2)
#endif /* (D11_REV == 31) */
#if (D11_REV == 32)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_RATE_TABLE_NFBR	(0x37a*2)
#define	M_RATE_TABLE_NFBR_SIZE	32
#define	M_AMPDU_PER_BLK	(0x39a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x39e*2)
#define	M_RXFRM_THRSH	(0x39f*2)
#define	M_LCNPHYREGS_BLK	(0x3a0*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x3b0*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3c0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3d0*2)
#define	M_RATE_TABLE_A	(0x3d2*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x42a*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x45a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x472*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x4b0*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x5f4*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_AMU_INFO_BLKS	(0x650*2)
#define	M_AMU_INFO_BLKS_SIZE	52
#define	M_HWAGG_STATS	(0x684*2)
#define	M_HWAGG_STATS_SIZE	138
#define	M_MBURST_LASTCNT	(0x3d1*2)
#define	M_P2P_INTF_BLK	(0x70e*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x776*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x4ae*2)
#define	M_P2P_TXFRM_BSSINDX	(0x4af*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x775*2)
#define	M_P2P_SLPTIME_L	(0x779*2)
#define	M_P2P_SLPTIME_H	(0x77a*2)
#define	M_P2P_WAKE_ONLYMAC	(0x77b*2)
#define	M_P2P_INTR_IND	(0x77c*2)
#define	M_P2P_BSS_TBTT_BLK	(0x77e*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x782*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x77d*2)
#define	M_RCMTA_IDX	(0x786*2)
#define	M_OPT_SLEEP_TIME	(0x787*2)
#define	M_OPT_SLEEP_WAKETIME	(0x788*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x78a*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_LCNXNPHYREGS_BLK	(0x79a*2)
#define	M_LCNXNPHYREGS_BLK_SIZE	14
#define	M_CRX_BLK	(0x7a8*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7b8*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7bc*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7c0*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x789*2)
#define	M_SLOWTIMER_H	(0x7c2*2)
#define	M_WAKETIME_NOSLOW	(0x7c3*2)
#define	M_ABURN_SLOT	(0x7c4*2)
#define	M_RSP_FRMTYPE	(0x7c5*2)
#define	M_PRSRETX_CNT	(0x7c6*2)
#define	M_ABURN_TXS0	(0x7c7*2)
#define	M_ABURN_TXS1	(0x7c8*2)
#define	M_ABURN_TXS2	(0x7c9*2)
#define	M_ABURN_TXS3	(0x7ca*2)
#define	M_NACK_FRMID	(0x7cb*2)
#define	M_ALT_CTX	(0x7cc*2)
#define	M_ALT_TXFINDX	(0x7cd*2)
#define	M_IVLOC	(0x7ce*2)
#define	M_JSSI_TSTAMP	(0x7cf*2)
#define	M_TXCRSEND_TSTAMP	(0x7d0*2)
#define	M_NACK_TIMER	(0x7d1*2)
#define	M_CCA_TSF0	(0x7d2*2)
#define	M_CCA_TSF1	(0x7d3*2)
#define	M_TXPWR_RTADJ	(0x7d4*2)
#define	M_GOOD_RXANT	(0x7d5*2)
#define	M_CUR_RXF_INDEX	(0x7d6*2)
#define	M_BYTES_LEFT	(0x7d7*2)
#define	M_FRM_SOFAR	(0x7d8*2)
#define	M_MM_XTRADUR	(0x7d9*2)
#define	M_HANGTM	(0x7da*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7db*2)
#define	M_TMOUT_SLOTS	(0x7dc*2)
#define	M_RFAWARE_TSTMP	(0x7dd*2)
#define	M_TSFTMRVALTMP_WD3	(0x7de*2)
#define	M_TSFTMRVALTMP_WD2	(0x7df*2)
#define	M_TSFTMRVALTMP_WD1	(0x7e0*2)
#define	M_TSFTMRVALTMP_WD0	(0x7e1*2)
#define	M_IDLE_DUR	(0x7e2*2)
#define	M_IDLE_TMOUT	(0x7e3*2)
#define	M_PHY_PLCPRX_DURATION	(0x7e4*2)
#define	M_ACTS_EXPTIME	(0x7e5*2)
#define	M_CURR_ANTPAT	(0x7e6*2)
#define	M_TKIP_WEPSEED	(0x7e8*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7f0*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9a0*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa00*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa40*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7e7*2)
#define	M_BTCX_PREEMPT_LMT	(0xa54*2)
#define	M_BTCX_DELLWAR	(0xa55*2)
#define	M_BTCX_BLK	(0xa56*2)
#define	M_PR45960_TIME	(0xacc*2)
#define	M_PR45960_DLY	(0xacd*2)
#define	M_PR44361B_TIME	(0xace*2)
#define	M_PR44361B_CNT	(0xacf*2)
#define	M_PR49179_VAL	(0xad0*2)
#define	M_BAS_ADDR	(0xad1*2)
#define	M_MPDUNUM_LEFT	(0xad2*2)
#define	M_NAMPDU	(0xad3*2)
#define	M_DBG_AMP	(0xad4*2)
#define	M_AMUERR_CNT	(0xad5*2)
#define	M_PS4319XTRA_STAT	(0xad6*2)
#define	M_PR49792	(0xad7*2)
#define	M_CCA_FLGS	(0xad8*2)
#define	M_PR53887	(0xad9*2)
#define	M_PHY_ANTDIV_REG	(0xada*2)
#define	M_PHY_ANTDIV_MASK	(0xadb*2)
#define	M_PHY_EXTLNA_OVR	(0xadc*2)
#define	M_PR75447_REG112	(0xadd*2)
#define	M_PR75447_REG113	(0xade*2)
#define	M_RXSTATS_BLK	(0xae0*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xadf*2)
#define	M_HANGTM_H	(0xb0d*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb0e*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb0f*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb10*2)
#define	M_RFOVR0	(0xb11*2)
#define	M_AVAILABLE	(0xb12*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb14*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb16*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb13*2)
#define	M_EDLO_DEF1	(0xb1d*2)
#define	M_EDHI_DEF0	(0xb1e*2)
#define	M_EDHI_DEF1	(0xb1f*2)
#define	M_RXGAIN	(0xb20*2)
#define	M_LPFGAIN	(0xb21*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb22*2)
#define	M_RADAR_TSTAMP	(0xb23*2)
#define	M_PM_WK_SETTLE_TIM_L	(0xb24*2)
#define	M_PM_WK_SETTLE_TIM_ML	(0xb25*2)
#define	M_LASTTX_TSF_L	(0xb26*2)
#define	M_LASTTX_TSF_H	(0xb27*2)
#define	M_TMP_BABMP0	(0xb28*2)
#define	M_TMP_BABMP1	(0xb29*2)
#define	M_TMP_BABMP2	(0xb2a*2)
#define	M_TMP_BABMP3	(0xb2b*2)
#define	M_TMP_BASSN	(0xb2c*2)
#define	M_PWR_OFFSET_TABLE	(0xb2e*2)
#define	M_PWR_OFFSET_TABLE_SIZE	26
#define	M_NLDT_BSS_IDX	(0xb2d*2)
#define	M_NLDT_WM_0	(0xb48*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_PWR_OFFSET_TABLE_PTR	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PWR_OFFSET_TABLE_PTR_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCNXNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCNXNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_AMU_INFO0	(M_AMU_INFO_BLKS+(0x0*2))
#define	M_AMU_INFO0_OFFSET	(0x0*2)
#define	M_AMU_INFO1	(M_AMU_INFO_BLKS+(0xd*2))
#define	M_AMU_INFO1_OFFSET	(0xd*2)
#define	M_AMU_INFO2	(M_AMU_INFO_BLKS+(0x1a*2))
#define	M_AMU_INFO2_OFFSET	(0x1a*2)
#define	M_AMU_INFO3	(M_AMU_INFO_BLKS+(0x27*2))
#define	M_AMU_INFO3_OFFSET	(0x27*2)
#define	M_HWAGG_STATS_MPDU	(M_HWAGG_STATS+(0x0*2))
#define	M_HWAGG_STATS_MPDU_OFFSET	(0x0*2)
#define	M_HWAGG_RDEMP	(M_HWAGG_STATS_MPDU+(0x40*2))
#define	M_HWAGG_RDEMP_OFFSET	(0x40*2)
#define	M_HWAGG_NAMPDU	(M_HWAGG_STATS_MPDU+(0x41*2))
#define	M_HWAGG_NAMPDU_OFFSET	(0x41*2)
#define	M_HWAGG_STATS_TXMCS	(M_HWAGG_STATS+(0x42*2))
#define	M_HWAGG_STATS_TXMCS_OFFSET	(0x42*2)
#define	M_HWAGG_STATS_GTXMCS	(M_HWAGG_STATS+(0x62*2))
#define	M_HWAGG_STATS_GTXMCS_OFFSET	(0x62*2)
#define	M_MBURST_STATS	(M_HWAGG_STATS+(0x82*2))
#define	M_MBURST_STATS_OFFSET	(0x82*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNXN_RESET_LEN	(M_LCNXNPHYREGS_BLK+(0x0*2))
#define	M_LCNXN_RESET_LEN_OFFSET	(0x0*2)
#define	M_LCNXN_WAR_EN	(M_LCNXNPHYREGS_BLK+(0x1*2))
#define	M_LCNXN_WAR_EN_OFFSET	(0x1*2)
#define	M_LCNXN_RESET_CNT	(M_LCNXNPHYREGS_BLK+(0x2*2))
#define	M_LCNXN_RESET_CNT_OFFSET	(0x2*2)
#define	M_REG158_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x3*2))
#define	M_REG158_TX_STRT_OFFSET	(0x3*2)
#define	M_REG168_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x4*2))
#define	M_REG168_TX_STRT_OFFSET	(0x4*2)
#define	M_REG158_TX_END	(M_LCNXNPHYREGS_BLK+(0x5*2))
#define	M_REG158_TX_END_OFFSET	(0x5*2)
#define	M_REG168_TX_END	(M_LCNXNPHYREGS_BLK+(0x6*2))
#define	M_REG168_TX_END_OFFSET	(0x6*2)
#define	M_4324_SRWAR_TRIG	(M_LCNXNPHYREGS_BLK+(0x7*2))
#define	M_4324_SRWAR_TRIG_OFFSET	(0x7*2)
#define	M_4324_SRWAR_REG2	(M_LCNXNPHYREGS_BLK+(0x8*2))
#define	M_4324_SRWAR_REG2_OFFSET	(0x8*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR	(M_LCNXNPHYREGS_BLK+(0x9*2))
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR_OFFSET	(0x9*2)
#define	M_TXPWR_BACK_OFFSET	(M_LCNXNPHYREGS_BLK+(0xa*2))
#define	M_TXPWR_BACK_OFFSET_OFFSET	(0xa*2)
#define	M_BCN_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xb*2))
#define	M_BCN_POWER_ADJUST_OFFSET	(0xb*2)
#define	M_PRS_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xc*2))
#define	M_PRS_POWER_ADJUST_OFFSET	(0xc*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#endif /* (D11_REV == 32) */
#if (D11_REV == 33)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_AMPDU_PER_BLK	(0x37a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x37e*2)
#define	M_RXFRM_THRSH	(0x37f*2)
#define	M_LCNPHYREGS_BLK	(0x380*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x390*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3a0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3b0*2)
#define	M_RATE_TABLE_A	(0x3b2*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x40a*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x43a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x452*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x490*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x5d4*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_TXFS_BLKS	(0x630*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x676*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x6b2*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x6d2*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x73a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x3b1*2)
#define	M_P2P_TXFRM_BSSINDX	(0x48e*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x48f*2)
#define	M_P2P_SLPTIME_L	(0x6d1*2)
#define	M_P2P_SLPTIME_H	(0x739*2)
#define	M_P2P_WAKE_ONLYMAC	(0x73d*2)
#define	M_P2P_INTR_IND	(0x73e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x740*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x744*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x73f*2)
#define	M_RCMTA_IDX	(0x748*2)
#define	M_OPT_SLEEP_TIME	(0x749*2)
#define	M_OPT_SLEEP_WAKETIME	(0x74a*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x74c*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x75c*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	77
#define	M_CRX_BLK	(0x7aa*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7ba*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7be*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7c2*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x74b*2)
#define	M_SLOWTIMER_H	(0x7a9*2)
#define	M_WAKETIME_NOSLOW	(0x7c4*2)
#define	M_ABURN_SLOT	(0x7c5*2)
#define	M_RSP_FRMTYPE	(0x7c6*2)
#define	M_PRSRETX_CNT	(0x7c7*2)
#define	M_ABURN_TXS0	(0x7c8*2)
#define	M_ABURN_TXS1	(0x7c9*2)
#define	M_ABURN_TXS2	(0x7ca*2)
#define	M_ABURN_TXS3	(0x7cb*2)
#define	M_NACK_FRMID	(0x7cc*2)
#define	M_ALT_CTX	(0x7cd*2)
#define	M_ALT_TXFINDX	(0x7ce*2)
#define	M_IVLOC	(0x7cf*2)
#define	M_JSSI_TSTAMP	(0x7d0*2)
#define	M_TXCRSEND_TSTAMP	(0x7d1*2)
#define	M_NACK_TIMER	(0x7d2*2)
#define	M_CCA_TSF0	(0x7d3*2)
#define	M_CCA_TSF1	(0x7d4*2)
#define	M_TXPWR_RTADJ	(0x7d5*2)
#define	M_GOOD_RXANT	(0x7d6*2)
#define	M_CUR_RXF_INDEX	(0x7d7*2)
#define	M_BYTES_LEFT	(0x7d8*2)
#define	M_FRM_SOFAR	(0x7d9*2)
#define	M_MM_XTRADUR	(0x7da*2)
#define	M_HANGTM	(0x7db*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7dc*2)
#define	M_TMOUT_SLOTS	(0x7dd*2)
#define	M_RFAWARE_TSTMP	(0x7de*2)
#define	M_TSFTMRVALTMP_WD3	(0x7df*2)
#define	M_TSFTMRVALTMP_WD2	(0x7e0*2)
#define	M_TSFTMRVALTMP_WD1	(0x7e1*2)
#define	M_TSFTMRVALTMP_WD0	(0x7e2*2)
#define	M_IDLE_DUR	(0x7e3*2)
#define	M_IDLE_TMOUT	(0x7e4*2)
#define	M_PHY_PLCPRX_DURATION	(0x7e5*2)
#define	M_ACTS_EXPTIME	(0x7e6*2)
#define	M_CURR_ANTPAT	(0x7e7*2)
#define	M_TKIP_WEPSEED	(0x7e8*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7f0*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9a0*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa00*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa40*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0xa54*2)
#define	M_BTCX_PREEMPT_LMT	(0xa55*2)
#define	M_BTCX_DELLWAR	(0xa56*2)
#define	M_BTCX_BLK	(0xa58*2)
#define	M_PR45960_TIME	(0xa57*2)
#define	M_PR45960_DLY	(0xace*2)
#define	M_PR44361B_TIME	(0xacf*2)
#define	M_PR44361B_CNT	(0xad0*2)
#define	M_PR49179_VAL	(0xad1*2)
#define	M_BAS_ADDR	(0xad2*2)
#define	M_MPDUNUM_LEFT	(0xad3*2)
#define	M_NAMPDU	(0xad4*2)
#define	M_DBG_AMP	(0xad5*2)
#define	M_AMUERR_CNT	(0xad6*2)
#define	M_PS4319XTRA_STAT	(0xad7*2)
#define	M_PR49792	(0xad8*2)
#define	M_CCA_FLGS	(0xad9*2)
#define	M_PR53887	(0xada*2)
#define	M_PHY_ANTDIV_REG	(0xadb*2)
#define	M_PHY_ANTDIV_MASK	(0xadc*2)
#define	M_PHY_EXTLNA_OVR	(0xadd*2)
#define	M_PR75447_REG112	(0xade*2)
#define	M_PR75447_REG113	(0xadf*2)
#define	M_RXSTATS_BLK	(0xae0*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xb0d*2)
#define	M_HANGTM_H	(0xb0e*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb0f*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb10*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb11*2)
#define	M_RFOVR0	(0xb12*2)
#define	M_AVAILABLE	(0xb13*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb14*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb16*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb1d*2)
#define	M_EDLO_DEF1	(0xb1e*2)
#define	M_EDHI_DEF0	(0xb1f*2)
#define	M_EDHI_DEF1	(0xb20*2)
#define	M_RXGAIN	(0xb21*2)
#define	M_LPFGAIN	(0xb22*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb23*2)
#define	M_RADAR_TSTAMP	(0xb24*2)
#define	M_PR101232_WAITTIME	(0xb25*2)
#define	M_PR101232_WAITTIME_SIZE	1
#define	M_LASTTX_TSF_L	(0xb26*2)
#define	M_LASTTX_TSF_H	(0xb27*2)
#define	M_TMP_BABMP0	(0xb28*2)
#define	M_TMP_BABMP1	(0xb29*2)
#define	M_TMP_BABMP2	(0xb2a*2)
#define	M_TMP_BABMP3	(0xb2b*2)
#define	M_TMP_BASSN	(0xb2c*2)
#define	M_NLDT_BSS_IDX	(0xb2d*2)
#define	M_NLDT_WM_0	(0xb2e*2)
#define	M_BCMCPS_BLK	(0xb2f*2)
#define	M_BCMCPS_BLK_SIZE	3
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_BCMCPS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_BCMCPS_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCN40PHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCN40PHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x10*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x11*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x12*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x13*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x14*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x15*2)
#define	M_NOISE_CAL_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_NOISE_CAL_SAMPLES_OFFSET	(0x16*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x17*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x18*2)
#define	M_NOISE_CAL_RSSI	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_NOISE_CAL_RSSI_OFFSET	(0x19*2)
#define	M_NOISE_CAL_DC_I	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_NOISE_CAL_DC_I_OFFSET	(0x1a*2)
#define	M_NOISE_CAL_DC_Q	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_NOISE_CAL_DC_Q_OFFSET	(0x1b*2)
#define	M_NOISE_CAL_GAIN	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_NOISE_CAL_GAIN_OFFSET	(0x1c*2)
#define	M_TOGGLE_EXTLNA_TS	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_TOGGLE_EXTLNA_TS_OFFSET	(0x1d*2)
#define	M_TOGGLE_EXTLNA_TO	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_TOGGLE_EXTLNA_TO_OFFSET	(0x1e*2)
#define	M_TOGGLE_EXTLNA_ADDR1	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_TOGGLE_EXTLNA_ADDR1_OFFSET	(0x1f*2)
#define	M_TOGGLE_EXTLNA_ADDR2	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_TOGGLE_EXTLNA_ADDR2_OFFSET	(0x20*2)
#define	M_TOGGLE_EXTLNA_ADDR3	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_TOGGLE_EXTLNA_ADDR3_OFFSET	(0x21*2)
#define	M_TOGGLE_EXTLNA_DATA1A	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1A_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2A	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2A_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3A	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3A_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_DATA1B	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1B_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2B	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2B_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3B	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3B_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_CNT	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_TOGGLE_EXTLNA_CNT_OFFSET	(0x25*2)
#define	M_SWDIV_EN	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_SWDIV_EN_OFFSET	(0x26*2)
#define	M_SWDIV_PREF_ANT	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x27*2)
#define	M_SWDIV_GPIO_MASK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x28*2)
#define	M_RSSI_BOARDATTEN	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_RSSI_BOARDATTEN_OFFSET	(0x29*2)
#define	M_RSSI_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_RSSI_NSAMPS_OFFSET	(0x2a*2)
#define	M_RSSI_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_RSSI_LOGNSAMPS_OFFSET	(0x2b*2)
#define	M_RSSI_IQPWR	(M_SSLPNPHYREGS_BLK+(0x2c*2))
#define	M_RSSI_IQPWR_OFFSET	(0x2c*2)
#define	M_RSSI_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x2d*2))
#define	M_RSSI_IQPWR_DB_OFFSET	(0x2d*2)
#define	M_RSSI_LOCK	(M_SSLPNPHYREGS_BLK+(0x2e*2))
#define	M_RSSI_LOCK_OFFSET	(0x2e*2)
#define	M_RSSI_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x2f*2))
#define	M_RSSI_IQEST_EN_OFFSET	(0x2f*2)
#define	M_RSSI_BOARDATTEN_DBG	(M_SSLPNPHYREGS_BLK+(0x30*2))
#define	M_RSSI_BOARDATTEN_DBG_OFFSET	(0x30*2)
#define	M_RSSI_IQPWR_DBG	(M_SSLPNPHYREGS_BLK+(0x31*2))
#define	M_RSSI_IQPWR_DBG_OFFSET	(0x31*2)
#define	M_RSSI_IQPWR_DB_DBG	(M_SSLPNPHYREGS_BLK+(0x32*2))
#define	M_RSSI_IQPWR_DB_DBG_OFFSET	(0x32*2)
#define	M_SSLPNCALIBCLK_REG	(M_SSLPNPHYREGS_BLK+(0x33*2))
#define	M_SSLPNCALIBCLK_REG_OFFSET	(0x33*2)
#define	M_IQENABLEWAITTIME_REG	(M_SSLPNPHYREGS_BLK+(0x34*2))
#define	M_IQENABLEWAITTIME_REG_OFFSET	(0x34*2)
#define	M_SAVE_IQENWAITTIME	(M_SSLPNPHYREGS_BLK+(0x35*2))
#define	M_SAVE_IQENWAITTIME_OFFSET	(0x35*2)
#define	M_NOISE_IQPWR	(M_SSLPNPHYREGS_BLK+(0x36*2))
#define	M_NOISE_IQPWR_OFFSET	(0x36*2)
#define	M_NOISE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x37*2))
#define	M_NOISE_IQPWR_DB_OFFSET	(0x37*2)
#define	M_NOISE_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x38*2))
#define	M_NOISE_LOGNSAMPS_OFFSET	(0x38*2)
#define	M_NOISE_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x39*2))
#define	M_NOISE_NSAMPS_OFFSET	(0x39*2)
#define	M_NOISE_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x3a*2))
#define	M_NOISE_IQEST_EN_OFFSET	(0x3a*2)
#define	M_NOISE_IQEST_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x3b*2))
#define	M_NOISE_IQEST_TIMEOUT_OFFSET	(0x3b*2)
#define	M_NOISE_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3c*2))
#define	M_NOISE_IQEST_PENDING_OFFSET	(0x3c*2)
#define	M_RSSI_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3d*2))
#define	M_RSSI_IQEST_PENDING_OFFSET	(0x3d*2)
#define	M_RSSI_QDB_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3e*2))
#define	M_RSSI_QDB_OFFSET_OFFSET	(0x3e*2)
#define	M_RSSI_QDB_0	(M_SSLPNPHYREGS_BLK+(0x3f*2))
#define	M_RSSI_QDB_0_OFFSET	(0x3f*2)
#define	M_RSSI_QDB_1	(M_SSLPNPHYREGS_BLK+(0x40*2))
#define	M_RSSI_QDB_1_OFFSET	(0x40*2)
#define	M_RSSI_QDB_2	(M_SSLPNPHYREGS_BLK+(0x41*2))
#define	M_RSSI_QDB_2_OFFSET	(0x41*2)
#define	M_RSSI_QDB_3	(M_SSLPNPHYREGS_BLK+(0x42*2))
#define	M_RSSI_QDB_3_OFFSET	(0x42*2)
#define	M_NOISE_LTE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x48*2))
#define	M_NOISE_LTE_IQPWR_DB_OFFSET	(0x48*2)
#define	M_NOISE_LTE_ON	(M_SSLPNPHYREGS_BLK+(0x49*2))
#define	M_NOISE_LTE_ON_OFFSET	(0x49*2)
#define	M_SWDIV_SWCTRL_ANT0	(M_SSLPNPHYREGS_BLK+(0x4a*2))
#define	M_SWDIV_SWCTRL_ANT0_OFFSET	(0x4a*2)
#define	M_SWDIV_SWCTRL_REG	(M_SSLPNPHYREGS_BLK+(0x4b*2))
#define	M_SWDIV_SWCTRL_REG_OFFSET	(0x4b*2)
#define	M_RSSI_GAINVALRESP	(M_SSLPNPHYREGS_BLK+(0x4c*2))
#define	M_RSSI_GAINVALRESP_OFFSET	(0x4c*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_BCMC_TIMEOUT	(M_BCMCPS_BLK+(0x0*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x0*2)
#define	M_BCMCROLL_TMOUT	(M_BCMCPS_BLK+(0x1*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x1*2)
#define	M_BCMCROLL_TSTMP	(M_BCMCPS_BLK+(0x2*2))
#define	M_BCMCROLL_TSTMP_OFFSET	(0x2*2)
#endif /* (D11_REV == 33) */
#if (D11_REV == 34)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_AMPDU_PER_BLK	(0x37a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x37e*2)
#define	M_RXFRM_THRSH	(0x37f*2)
#define	M_LCNPHYREGS_BLK	(0x380*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x390*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3a0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3b0*2)
#define	M_RATE_TABLE_A	(0x3b2*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x40a*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x43a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x452*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x490*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x5d4*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_TXFS_BLKS	(0x630*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x676*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x6b2*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x6d2*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x73a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x3b1*2)
#define	M_P2P_TXFRM_BSSINDX	(0x48e*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x48f*2)
#define	M_P2P_SLPTIME_L	(0x6d1*2)
#define	M_P2P_SLPTIME_H	(0x739*2)
#define	M_P2P_WAKE_ONLYMAC	(0x73d*2)
#define	M_P2P_INTR_IND	(0x73e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x740*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x744*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x73f*2)
#define	M_RCMTA_IDX	(0x748*2)
#define	M_OPT_SLEEP_TIME	(0x749*2)
#define	M_OPT_SLEEP_WAKETIME	(0x74a*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x74c*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_LCNXNPHYREGS_BLK	(0x75c*2)
#define	M_LCNXNPHYREGS_BLK_SIZE	14
#define	M_CRX_BLK	(0x76a*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x77a*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x77e*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x782*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x74b*2)
#define	M_SLOWTIMER_H	(0x784*2)
#define	M_WAKETIME_NOSLOW	(0x785*2)
#define	M_ABURN_SLOT	(0x786*2)
#define	M_RSP_FRMTYPE	(0x787*2)
#define	M_PRSRETX_CNT	(0x788*2)
#define	M_ABURN_TXS0	(0x789*2)
#define	M_ABURN_TXS1	(0x78a*2)
#define	M_ABURN_TXS2	(0x78b*2)
#define	M_ABURN_TXS3	(0x78c*2)
#define	M_NACK_FRMID	(0x78d*2)
#define	M_ALT_CTX	(0x78e*2)
#define	M_ALT_TXFINDX	(0x78f*2)
#define	M_IVLOC	(0x790*2)
#define	M_JSSI_TSTAMP	(0x791*2)
#define	M_TXCRSEND_TSTAMP	(0x792*2)
#define	M_NACK_TIMER	(0x793*2)
#define	M_CCA_TSF0	(0x794*2)
#define	M_CCA_TSF1	(0x795*2)
#define	M_TXPWR_RTADJ	(0x796*2)
#define	M_GOOD_RXANT	(0x797*2)
#define	M_CUR_RXF_INDEX	(0x798*2)
#define	M_BYTES_LEFT	(0x799*2)
#define	M_FRM_SOFAR	(0x79a*2)
#define	M_MM_XTRADUR	(0x79b*2)
#define	M_HANGTM	(0x79c*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x79d*2)
#define	M_TMOUT_SLOTS	(0x79e*2)
#define	M_RFAWARE_TSTMP	(0x79f*2)
#define	M_TSFTMRVALTMP_WD3	(0x7a0*2)
#define	M_TSFTMRVALTMP_WD2	(0x7a1*2)
#define	M_TSFTMRVALTMP_WD1	(0x7a2*2)
#define	M_TSFTMRVALTMP_WD0	(0x7a3*2)
#define	M_IDLE_DUR	(0x7a4*2)
#define	M_IDLE_TMOUT	(0x7a5*2)
#define	M_PHY_PLCPRX_DURATION	(0x7a6*2)
#define	M_ACTS_EXPTIME	(0x7a7*2)
#define	M_CURR_ANTPAT	(0x7a8*2)
#define	M_TKIP_WEPSEED	(0x7aa*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7b2*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x962*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x9c2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa02*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7a9*2)
#define	M_BTCX_PREEMPT_LMT	(0xa16*2)
#define	M_BTCX_DELLWAR	(0xa17*2)
#define	M_BTCX_BLK	(0xa18*2)
#define	M_PR45960_TIME	(0xa8e*2)
#define	M_PR45960_DLY	(0xa8f*2)
#define	M_PR44361B_TIME	(0xa90*2)
#define	M_PR44361B_CNT	(0xa91*2)
#define	M_PR49179_VAL	(0xa92*2)
#define	M_BAS_ADDR	(0xa93*2)
#define	M_MPDUNUM_LEFT	(0xa94*2)
#define	M_NAMPDU	(0xa95*2)
#define	M_DBG_AMP	(0xa96*2)
#define	M_AMUERR_CNT	(0xa97*2)
#define	M_PS4319XTRA_STAT	(0xa98*2)
#define	M_PR49792	(0xa99*2)
#define	M_CCA_FLGS	(0xa9a*2)
#define	M_PR53887	(0xa9b*2)
#define	M_PHY_ANTDIV_REG	(0xa9c*2)
#define	M_PHY_ANTDIV_MASK	(0xa9d*2)
#define	M_PHY_EXTLNA_OVR	(0xa9e*2)
#define	M_PR75447_REG112	(0xa9f*2)
#define	M_PR75447_REG113	(0xaa0*2)
#define	M_RXSTATS_BLK	(0xaa2*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xaa1*2)
#define	M_HANGTM_H	(0xacf*2)
#define	M_CRSHRXFRMHRST_CNT	(0xad0*2)
#define	M_PR44361_NXT_RXRST_TS	(0xad1*2)
#define	M_PR44361_NXT_RXRST_TO	(0xad2*2)
#define	M_RFOVR0	(0xad3*2)
#define	M_AVAILABLE	(0xad4*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xad6*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xad8*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xad5*2)
#define	M_EDLO_DEF1	(0xadf*2)
#define	M_EDHI_DEF0	(0xae0*2)
#define	M_EDHI_DEF1	(0xae1*2)
#define	M_RXGAIN	(0xae2*2)
#define	M_LPFGAIN	(0xae3*2)
#define	M_BCNPEND_PREVBCNLEN	(0xae4*2)
#define	M_RADAR_TSTAMP	(0xae5*2)
#define	M_PM_WK_SETTLE_TIM_L	(0xae6*2)
#define	M_PM_WK_SETTLE_TIM_ML	(0xae7*2)
#define	M_4324_SRWAR_REG0_TMP	(0xae8*2)
#define	M_4324_SRWAR_REG1_TMP	(0xae9*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK	(0xaea*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK_SIZE	5
#define	M_LASTTX_TSF_L	(0xaef*2)
#define	M_LASTTX_TSF_H	(0xaf0*2)
#define	M_TMP_BABMP0	(0xaf1*2)
#define	M_TMP_BABMP1	(0xaf2*2)
#define	M_TMP_BABMP2	(0xaf3*2)
#define	M_TMP_BABMP3	(0xaf4*2)
#define	M_TMP_BASSN	(0xaf5*2)
#define	M_NLDT_BSS_IDX	(0xaf6*2)
#define	M_NLDT_WM_0	(0xaf7*2)
#define	M_BCMCPS_BLK	(0xaf8*2)
#define	M_BCMCPS_BLK_SIZE	3
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_BCMCPS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_BCMCPS_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCNXNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCNXNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_SSLPN_PWR_IDX_MIN	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_SSLPN_PWR_IDX_MIN_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LCNXN_RESET_LEN	(M_LCNXNPHYREGS_BLK+(0x0*2))
#define	M_LCNXN_RESET_LEN_OFFSET	(0x0*2)
#define	M_LCNXN_WAR_EN	(M_LCNXNPHYREGS_BLK+(0x1*2))
#define	M_LCNXN_WAR_EN_OFFSET	(0x1*2)
#define	M_LCNXN_RESET_CNT	(M_LCNXNPHYREGS_BLK+(0x2*2))
#define	M_LCNXN_RESET_CNT_OFFSET	(0x2*2)
#define	M_REG158_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x3*2))
#define	M_REG158_TX_STRT_OFFSET	(0x3*2)
#define	M_REG168_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x4*2))
#define	M_REG168_TX_STRT_OFFSET	(0x4*2)
#define	M_REG158_TX_END	(M_LCNXNPHYREGS_BLK+(0x5*2))
#define	M_REG158_TX_END_OFFSET	(0x5*2)
#define	M_REG168_TX_END	(M_LCNXNPHYREGS_BLK+(0x6*2))
#define	M_REG168_TX_END_OFFSET	(0x6*2)
#define	M_4324_SRWAR_TRIG	(M_LCNXNPHYREGS_BLK+(0x7*2))
#define	M_4324_SRWAR_TRIG_OFFSET	(0x7*2)
#define	M_4324_SRWAR_REG2	(M_LCNXNPHYREGS_BLK+(0x8*2))
#define	M_4324_SRWAR_REG2_OFFSET	(0x8*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR	(M_LCNXNPHYREGS_BLK+(0x9*2))
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR_OFFSET	(0x9*2)
#define	M_TXPWR_BACK_OFFSET	(M_LCNXNPHYREGS_BLK+(0xa*2))
#define	M_TXPWR_BACK_OFFSET_OFFSET	(0xa*2)
#define	M_BCN_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xb*2))
#define	M_BCN_POWER_ADJUST_OFFSET	(0xb*2)
#define	M_PRS_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xc*2))
#define	M_PRS_POWER_ADJUST_OFFSET	(0xc*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_NPHY_NOISE_OVR_SMPL_CNT	(M_NPHY_NOISE_USR_PARAM_BLK+(0x0*2))
#define	M_NPHY_NOISE_OVR_SMPL_CNT_OFFSET	(0x0*2)
#define	M_NPHY_NOISE_OVR_WAIT_TIM	(M_NPHY_NOISE_USR_PARAM_BLK+(0x1*2))
#define	M_NPHY_NOISE_OVR_WAIT_TIM_OFFSET	(0x1*2)
#define	M_NPHY_NOISE_OVR_ED_ASSR	(M_NPHY_NOISE_USR_PARAM_BLK+(0x2*2))
#define	M_NPHY_NOISE_OVR_ED_ASSR_OFFSET	(0x2*2)
#define	M_NPHY_NOISE_OVR_ED_DEASSR	(M_NPHY_NOISE_USR_PARAM_BLK+(0x3*2))
#define	M_NPHY_NOISE_OVR_ED_DEASSR_OFFSET	(0x3*2)
#define	M_NPHY_NOISE_OVR_CHK_TIM	(M_NPHY_NOISE_USR_PARAM_BLK+(0x4*2))
#define	M_NPHY_NOISE_OVR_CHK_TIM_OFFSET	(0x4*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_BCMC_TIMEOUT	(M_BCMCPS_BLK+(0x0*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x0*2)
#define	M_BCMCROLL_TMOUT	(M_BCMCPS_BLK+(0x1*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x1*2)
#define	M_BCMCROLL_TSTMP	(M_BCMCPS_BLK+(0x2*2))
#define	M_BCMCROLL_TSTMP_OFFSET	(0x2*2)
#endif /* (D11_REV == 34) */
#if (D11_REV == 35)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_AMPDU_PER_BLK	(0x37a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x37e*2)
#define	M_RXFRM_THRSH	(0x37f*2)
#define	M_LCNPHYREGS_BLK	(0x380*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x390*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3a0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_LTECX_BLK	(0x3b0*2)
#define	M_LTECX_BLK_SIZE	60
#define	M_AVAIL	(0x3ec*2)
#define	M_PMU_L	(0x3ed*2)
#define	M_PMU_H	(0x3ee*2)
#define	M_MACINTSTATUS_EXT	(0x3ef*2)
#define	M_SPW_TX_INHIBIT_TS	(0x3f0*2)
#define	M_SPW_TX_INHIBIT_TOUT	(0x3f1*2)
#define	M_RATE_TABLE_A	(0x3f2*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x44a*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x47a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x492*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x4d0*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x614*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_TXFS_BLKS	(0x670*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x6b6*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x6f2*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x712*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x77a*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x4ce*2)
#define	M_P2P_TXFRM_BSSINDX	(0x4cf*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x711*2)
#define	M_P2P_SLPTIME_L	(0x779*2)
#define	M_P2P_SLPTIME_H	(0x77d*2)
#define	M_P2P_WAKE_ONLYMAC	(0x77e*2)
#define	M_P2P_INTR_IND	(0x77f*2)
#define	M_P2P_BSS_TBTT_BLK	(0x780*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x784*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x788*2)
#define	M_RCMTA_IDX	(0x789*2)
#define	M_OPT_SLEEP_TIME	(0x78a*2)
#define	M_OPT_SLEEP_WAKETIME	(0x78b*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x78c*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x79c*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	77
#define	M_CRX_BLK	(0x7ea*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7fa*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7fe*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x802*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x7e9*2)
#define	M_SLOWTIMER_H	(0x804*2)
#define	M_WAKETIME_NOSLOW	(0x805*2)
#define	M_ABURN_SLOT	(0x806*2)
#define	M_RSP_FRMTYPE	(0x807*2)
#define	M_PRSRETX_CNT	(0x808*2)
#define	M_ABURN_TXS0	(0x809*2)
#define	M_ABURN_TXS1	(0x80a*2)
#define	M_ABURN_TXS2	(0x80b*2)
#define	M_ABURN_TXS3	(0x80c*2)
#define	M_NACK_FRMID	(0x80d*2)
#define	M_ALT_CTX	(0x80e*2)
#define	M_ALT_TXFINDX	(0x80f*2)
#define	M_IVLOC	(0x810*2)
#define	M_JSSI_TSTAMP	(0x811*2)
#define	M_TXCRSEND_TSTAMP	(0x812*2)
#define	M_NACK_TIMER	(0x813*2)
#define	M_CCA_TSF0	(0x814*2)
#define	M_CCA_TSF1	(0x815*2)
#define	M_TXPWR_RTADJ	(0x816*2)
#define	M_GOOD_RXANT	(0x817*2)
#define	M_CUR_RXF_INDEX	(0x818*2)
#define	M_BYTES_LEFT	(0x819*2)
#define	M_FRM_SOFAR	(0x81a*2)
#define	M_MM_XTRADUR	(0x81b*2)
#define	M_HANGTM	(0x81c*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x81d*2)
#define	M_TMOUT_SLOTS	(0x81e*2)
#define	M_RFAWARE_TSTMP	(0x81f*2)
#define	M_TSFTMRVALTMP_WD3	(0x820*2)
#define	M_TSFTMRVALTMP_WD2	(0x821*2)
#define	M_TSFTMRVALTMP_WD1	(0x822*2)
#define	M_TSFTMRVALTMP_WD0	(0x823*2)
#define	M_IDLE_DUR	(0x824*2)
#define	M_IDLE_TMOUT	(0x825*2)
#define	M_PHY_PLCPRX_DURATION	(0x826*2)
#define	M_ACTS_EXPTIME	(0x827*2)
#define	M_CURR_ANTPAT	(0x828*2)
#define	M_TKIP_WEPSEED	(0x82a*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x832*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9e2*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa42*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa82*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x829*2)
#define	M_BTCX_PREEMPT_LMT	(0xa96*2)
#define	M_BTCX_DELLWAR	(0xa97*2)
#define	M_BTCX_BLK	(0xa98*2)
#define	M_PR45960_TIME	(0xb1a*2)
#define	M_PR45960_DLY	(0xb1b*2)
#define	M_PR44361B_TIME	(0xb1c*2)
#define	M_PR44361B_CNT	(0xb1d*2)
#define	M_PR49179_VAL	(0xb1e*2)
#define	M_BAS_ADDR	(0xb1f*2)
#define	M_MPDUNUM_LEFT	(0xb20*2)
#define	M_NAMPDU	(0xb21*2)
#define	M_DBG_AMP	(0xb22*2)
#define	M_AMUERR_CNT	(0xb23*2)
#define	M_PS4319XTRA_STAT	(0xb24*2)
#define	M_PR49792	(0xb25*2)
#define	M_CCA_FLGS	(0xb26*2)
#define	M_PR53887	(0xb27*2)
#define	M_PHY_ANTDIV_REG	(0xb28*2)
#define	M_PHY_ANTDIV_MASK	(0xb29*2)
#define	M_PHY_EXTLNA_OVR	(0xb2a*2)
#define	M_PR75447_REG112	(0xb2b*2)
#define	M_PR75447_REG113	(0xb2c*2)
#define	M_RXSTATS_BLK	(0xb2e*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xb2d*2)
#define	M_HANGTM_H	(0xb5b*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb5c*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb5d*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb5e*2)
#define	M_RFOVR0	(0xb5f*2)
#define	M_AVAILABLE	(0xb60*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb62*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb64*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb61*2)
#define	M_EDLO_DEF1	(0xb6b*2)
#define	M_EDHI_DEF0	(0xb6c*2)
#define	M_EDHI_DEF1	(0xb6d*2)
#define	M_RXGAIN	(0xb6e*2)
#define	M_LPFGAIN	(0xb6f*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb70*2)
#define	M_RADAR_TSTAMP	(0xb71*2)
#define	M_SAVERESTORE_BLK	(0xb72*2)
#define	M_SAVERESTORE_BLK_SIZE	53
#define	M_PR107763_RXCNT	(0xba7*2)
#define	M_PR107763_TS	(0xba8*2)
#define	M_TX_START_TS	(0xba9*2)
#define	M_CLIPCTRLTHRESH_REG	(0xbaa*2)
#define	M_IFS_CTL1_EDON	(0xbab*2)
#define	M_LASTTX_TSF_L	(0xbac*2)
#define	M_LASTTX_TSF_H	(0xbad*2)
#define	M_ILP_PER_L	(0xbae*2)
#define	M_ILP_PER_H	(0xbaf*2)
#define	M_TMP_BABMP0	(0xbb0*2)
#define	M_TMP_BABMP1	(0xbb1*2)
#define	M_TMP_BABMP2	(0xbb2*2)
#define	M_TMP_BABMP3	(0xbb3*2)
#define	M_TMP_BASSN	(0xbb4*2)
#define	M_NLDT_BSS_IDX	(0xbb5*2)
#define	M_NLDT_WM_0	(0xbb6*2)
#define	M_TSF_ACTV_L	(0xbb7*2)
#define	M_TSF_ACTV_H	(0xbb8*2)
#define	M_BCMCPS_BLK	(0xbb9*2)
#define	M_BCMCPS_BLK_SIZE	3
#define	M_UDBG_CRASH_BLK	(0xbbc*2)
#define	M_UDBG_CRASH_BLK_SIZE	4
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_UDBG_CRASH_BLK_PTR	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UDBG_CRASH_BLK_PTR_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_BCMCPS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_BCMCPS_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCN40PHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCN40PHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_PMUTIMER_LOCK	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PMUTIMER_LOCK_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_BTCX_NUM_TASKS	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_NUM_TASKS_OFFSET	(0x76*2)
#define	M_BTCX_TBFC_DNCNT_TH	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_TBFC_DNCNT_TH_OFFSET	(0x77*2)
#define	M_BTCX_AVAILABLE	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_AVAILABLE_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x7d*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x7e*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x10*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x11*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x12*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x13*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x14*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x15*2)
#define	M_NOISE_CAL_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_NOISE_CAL_SAMPLES_OFFSET	(0x16*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x17*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x18*2)
#define	M_NOISE_CAL_RSSI	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_NOISE_CAL_RSSI_OFFSET	(0x19*2)
#define	M_NOISE_CAL_DC_I	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_NOISE_CAL_DC_I_OFFSET	(0x1a*2)
#define	M_NOISE_CAL_DC_Q	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_NOISE_CAL_DC_Q_OFFSET	(0x1b*2)
#define	M_NOISE_CAL_GAIN	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_NOISE_CAL_GAIN_OFFSET	(0x1c*2)
#define	M_TOGGLE_EXTLNA_TS	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_TOGGLE_EXTLNA_TS_OFFSET	(0x1d*2)
#define	M_TOGGLE_EXTLNA_TO	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_TOGGLE_EXTLNA_TO_OFFSET	(0x1e*2)
#define	M_TOGGLE_EXTLNA_ADDR1	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_TOGGLE_EXTLNA_ADDR1_OFFSET	(0x1f*2)
#define	M_TOGGLE_EXTLNA_ADDR2	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_TOGGLE_EXTLNA_ADDR2_OFFSET	(0x20*2)
#define	M_TOGGLE_EXTLNA_ADDR3	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_TOGGLE_EXTLNA_ADDR3_OFFSET	(0x21*2)
#define	M_TOGGLE_EXTLNA_DATA1A	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1A_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2A	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2A_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3A	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3A_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_DATA1B	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1B_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2B	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2B_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3B	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3B_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_CNT	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_TOGGLE_EXTLNA_CNT_OFFSET	(0x25*2)
#define	M_SWDIV_EN	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_SWDIV_EN_OFFSET	(0x26*2)
#define	M_SWDIV_PREF_ANT	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x27*2)
#define	M_SWDIV_GPIO_MASK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x28*2)
#define	M_RSSI_BOARDATTEN	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_RSSI_BOARDATTEN_OFFSET	(0x29*2)
#define	M_RSSI_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_RSSI_NSAMPS_OFFSET	(0x2a*2)
#define	M_RSSI_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_RSSI_LOGNSAMPS_OFFSET	(0x2b*2)
#define	M_RSSI_IQPWR	(M_SSLPNPHYREGS_BLK+(0x2c*2))
#define	M_RSSI_IQPWR_OFFSET	(0x2c*2)
#define	M_RSSI_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x2d*2))
#define	M_RSSI_IQPWR_DB_OFFSET	(0x2d*2)
#define	M_RSSI_LOCK	(M_SSLPNPHYREGS_BLK+(0x2e*2))
#define	M_RSSI_LOCK_OFFSET	(0x2e*2)
#define	M_RSSI_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x2f*2))
#define	M_RSSI_IQEST_EN_OFFSET	(0x2f*2)
#define	M_RSSI_BOARDATTEN_DBG	(M_SSLPNPHYREGS_BLK+(0x30*2))
#define	M_RSSI_BOARDATTEN_DBG_OFFSET	(0x30*2)
#define	M_RSSI_IQPWR_DBG	(M_SSLPNPHYREGS_BLK+(0x31*2))
#define	M_RSSI_IQPWR_DBG_OFFSET	(0x31*2)
#define	M_RSSI_IQPWR_DB_DBG	(M_SSLPNPHYREGS_BLK+(0x32*2))
#define	M_RSSI_IQPWR_DB_DBG_OFFSET	(0x32*2)
#define	M_PSMHTSLEEP_CLKSPD	(M_SSLPNPHYREGS_BLK+(0x33*2))
#define	M_PSMHTSLEEP_CLKSPD_OFFSET	(0x33*2)
#define	M_PSMHTSLEEP_CTLWD	(M_SSLPNPHYREGS_BLK+(0x34*2))
#define	M_PSMHTSLEEP_CTLWD_OFFSET	(0x34*2)
#define	M_PSMHTSLEEP_RXSLPBRWK_3	(M_SSLPNPHYREGS_BLK+(0x35*2))
#define	M_PSMHTSLEEP_RXSLPBRWK_3_OFFSET	(0x35*2)
#define	M_NOISE_IQPWR	(M_SSLPNPHYREGS_BLK+(0x36*2))
#define	M_NOISE_IQPWR_OFFSET	(0x36*2)
#define	M_NOISE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x37*2))
#define	M_NOISE_IQPWR_DB_OFFSET	(0x37*2)
#define	M_NOISE_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x38*2))
#define	M_NOISE_LOGNSAMPS_OFFSET	(0x38*2)
#define	M_NOISE_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x39*2))
#define	M_NOISE_NSAMPS_OFFSET	(0x39*2)
#define	M_NOISE_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x3a*2))
#define	M_NOISE_IQEST_EN_OFFSET	(0x3a*2)
#define	M_NOISE_IQEST_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x3b*2))
#define	M_NOISE_IQEST_TIMEOUT_OFFSET	(0x3b*2)
#define	M_NOISE_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3c*2))
#define	M_NOISE_IQEST_PENDING_OFFSET	(0x3c*2)
#define	M_RSSI_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3d*2))
#define	M_RSSI_IQEST_PENDING_OFFSET	(0x3d*2)
#define	M_RSSI_QDB_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3e*2))
#define	M_RSSI_QDB_OFFSET_OFFSET	(0x3e*2)
#define	M_RSSI_QDB_0	(M_SSLPNPHYREGS_BLK+(0x3f*2))
#define	M_RSSI_QDB_0_OFFSET	(0x3f*2)
#define	M_RSSI_QDB_1	(M_SSLPNPHYREGS_BLK+(0x40*2))
#define	M_RSSI_QDB_1_OFFSET	(0x40*2)
#define	M_RSSI_QDB_2	(M_SSLPNPHYREGS_BLK+(0x41*2))
#define	M_RSSI_QDB_2_OFFSET	(0x41*2)
#define	M_RSSI_QDB_3	(M_SSLPNPHYREGS_BLK+(0x42*2))
#define	M_RSSI_QDB_3_OFFSET	(0x42*2)
#define	M_PHYDEAF_WAR_TS	(M_SSLPNPHYREGS_BLK+(0x43*2))
#define	M_PHYDEAF_WAR_TS_OFFSET	(0x43*2)
#define	M_PHYDEAF_WAR_TO	(M_SSLPNPHYREGS_BLK+(0x44*2))
#define	M_PHYDEAF_WAR_TO_OFFSET	(0x44*2)
#define	M_SSLPNCALIBCLK_REG	(M_SSLPNPHYREGS_BLK+(0x45*2))
#define	M_SSLPNCALIBCLK_REG_OFFSET	(0x45*2)
#define	M_IQENABLEWAITTIME_REG	(M_SSLPNPHYREGS_BLK+(0x46*2))
#define	M_IQENABLEWAITTIME_REG_OFFSET	(0x46*2)
#define	M_SAVE_IQENWAITTIME	(M_SSLPNPHYREGS_BLK+(0x47*2))
#define	M_SAVE_IQENWAITTIME_OFFSET	(0x47*2)
#define	M_NOISE_LTE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x48*2))
#define	M_NOISE_LTE_IQPWR_DB_OFFSET	(0x48*2)
#define	M_NOISE_LTE_ON	(M_SSLPNPHYREGS_BLK+(0x49*2))
#define	M_NOISE_LTE_ON_OFFSET	(0x49*2)
#define	M_SWDIV_SWCTRL_ANT0	(M_SSLPNPHYREGS_BLK+(0x4a*2))
#define	M_SWDIV_SWCTRL_ANT0_OFFSET	(0x4a*2)
#define	M_SWDIV_SWCTRL_REG	(M_SSLPNPHYREGS_BLK+(0x4b*2))
#define	M_SWDIV_SWCTRL_REG_OFFSET	(0x4b*2)
#define	M_RSSI_GAINVALRESP	(M_SSLPNPHYREGS_BLK+(0x4c*2))
#define	M_RSSI_GAINVALRESP_OFFSET	(0x4c*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_LTE_FLAGS	(M_LTECX_BLK+(0x0*2))
#define	M_LTE_FLAGS_OFFSET	(0x0*2)
#define	M_LTE_COEX_STATS	(M_LTECX_BLK+(0x1*2))
#define	M_LTE_COEX_STATS_OFFSET	(0x1*2)
#define	M_LTE_COEX_MODE	(M_LTECX_BLK+(0x2*2))
#define	M_LTE_COEX_MODE_OFFSET	(0x2*2)
#define	M_LTE_IDLE_TIMEOUT	(M_LTECX_BLK+(0x3*2))
#define	M_LTE_IDLE_TIMEOUT_OFFSET	(0x3*2)
#define	M_LTE_FRAME_PROT_CNT	(M_LTECX_BLK+(0x4*2))
#define	M_LTE_FRAME_PROT_CNT_OFFSET	(0x4*2)
#define	M_LTE_BCN_LOSS_CNT	(M_LTECX_BLK+(0x5*2))
#define	M_LTE_BCN_LOSS_CNT_OFFSET	(0x5*2)
#define	M_LTE_TXBCN_LOSS_CNT	(M_LTECX_BLK+(0x6*2))
#define	M_LTE_TXBCN_LOSS_CNT_OFFSET	(0x6*2)
#define	M_LTE_PREEMPT_CNT	(M_LTECX_BLK+(0x7*2))
#define	M_LTE_PREEMPT_CNT_OFFSET	(0x7*2)
#define	M_LTE_PRQ_END	(M_LTECX_BLK+(0x8*2))
#define	M_LTE_PRQ_END_OFFSET	(0x8*2)
#define	M_LTE_CFE_TOUT	(M_LTECX_BLK+(0x9*2))
#define	M_LTE_CFE_TOUT_OFFSET	(0x9*2)
#define	M_LTE_TX_START_TS	(M_LTECX_BLK+(0xa*2))
#define	M_LTE_TX_START_TS_OFFSET	(0xa*2)
#define	M_LTE_TX_END_TS	(M_LTECX_BLK+(0xb*2))
#define	M_LTE_TX_END_TS_OFFSET	(0xb*2)
#define	M_LTE_SET_PROT_TOUT	(M_LTECX_BLK+(0xc*2))
#define	M_LTE_SET_PROT_TOUT_OFFSET	(0xc*2)
#define	M_LTE_CLR_PROT_TOUT	(M_LTECX_BLK+(0xd*2))
#define	M_LTE_CLR_PROT_TOUT_OFFSET	(0xd*2)
#define	M_LTE_IDLE_WAIT_DUR	(M_LTECX_BLK+(0xe*2))
#define	M_LTE_IDLE_WAIT_DUR_OFFSET	(0xe*2)
#define	M_LTE_NEXT_SAMPLE_TS	(M_LTECX_BLK+(0xf*2))
#define	M_LTE_NEXT_SAMPLE_TS_OFFSET	(0xf*2)
#define	M_LTE_PROT_END_TS	(M_LTECX_BLK+(0x10*2))
#define	M_LTE_PROT_END_TS_OFFSET	(0x10*2)
#define	M_LTE_PDCCH_DUR	(M_LTECX_BLK+(0x1e*2))
#define	M_LTE_PDCCH_DUR_OFFSET	(0x1e*2)
#define	M_LTE_PRQ_DUR	(M_LTECX_BLK+(0x1f*2))
#define	M_LTE_PRQ_DUR_OFFSET	(0x1f*2)
#define	M_LTE_BCN_LOSS_THRSH	(M_LTECX_BLK+(0x20*2))
#define	M_LTE_BCN_LOSS_THRSH_OFFSET	(0x20*2)
#define	M_LTE_TXBCN_LOSS_THRSH	(M_LTECX_BLK+(0x21*2))
#define	M_LTE_TXBCN_LOSS_THRSH_OFFSET	(0x21*2)
#define	M_LTE_MCS_RATE_THRSH	(M_LTECX_BLK+(0x22*2))
#define	M_LTE_MCS_RATE_THRSH_OFFSET	(0x22*2)
#define	M_LTE_MEAS_GAP_PER	(M_LTECX_BLK+(0x23*2))
#define	M_LTE_MEAS_GAP_PER_OFFSET	(0x23*2)
#define	M_LTE_FRMSYNC_WAIT_PER	(M_LTECX_BLK+(0x24*2))
#define	M_LTE_FRMSYNC_WAIT_PER_OFFSET	(0x24*2)
#define	M_LTE_PROT_CLR_CHECK_DUR	(M_LTECX_BLK+(0x25*2))
#define	M_LTE_PROT_CLR_CHECK_DUR_OFFSET	(0x25*2)
#define	M_LTE_PROT_SET_CHECK_DUR	(M_LTECX_BLK+(0x26*2))
#define	M_LTE_PROT_SET_CHECK_DUR_OFFSET	(0x26*2)
#define	M_LTE_AMPDU_LEVEL	(M_LTECX_BLK+(0x27*2))
#define	M_LTE_AMPDU_LEVEL_OFFSET	(0x27*2)
#define	M_LTE_TX_LOOKAHEAD_DUR	(M_LTECX_BLK+(0x28*2))
#define	M_LTE_TX_LOOKAHEAD_DUR_OFFSET	(0x28*2)
#define	M_LTE_PROT_ADV_TIME	(M_LTECX_BLK+(0x29*2))
#define	M_LTE_PROT_ADV_TIME_OFFSET	(0x29*2)
#define	M_LTE_TX_JITTER_DUR	(M_LTECX_BLK+(0x2a*2))
#define	M_LTE_TX_JITTER_DUR_OFFSET	(0x2a*2)
#define	M_LTE_BT_FLAGS	(M_LTECX_BLK+(0x2b*2))
#define	M_LTE_BT_FLAGS_OFFSET	(0x2b*2)
#define	M_LTE_BT_POLL_TOUT	(M_LTECX_BLK+(0x2c*2))
#define	M_LTE_BT_POLL_TOUT_OFFSET	(0x2c*2)
#define	M_LTE_ECI_FRMSYNC_TS	(M_LTECX_BLK+(0x2d*2))
#define	M_LTE_ECI_FRMSYNC_TS_OFFSET	(0x2d*2)
#define	M_LTE_FRMSYNC_TS	(M_LTECX_BLK+(0x2e*2))
#define	M_LTE_FRMSYNC_TS_OFFSET	(0x2e*2)
#define	M_LTE_BT_POLL_PERIOD	(M_LTECX_BLK+(0x2f*2))
#define	M_LTE_BT_POLL_PERIOD_OFFSET	(0x2f*2)
#define	M_LTE_TYPE6_PROT_ADV_TIME	(M_LTECX_BLK+(0x30*2))
#define	M_LTE_TYPE6_PROT_ADV_TIME_OFFSET	(0x30*2)
#define	M_LTE_TX_TS_MAP	(M_LTECX_BLK+(0x31*2))
#define	M_LTE_TX_TS_MAP_OFFSET	(0x31*2)
#define	M_LTE_WR_IDX	(M_LTECX_BLK+(0x34*2))
#define	M_LTE_WR_IDX_OFFSET	(0x34*2)
#define	M_LTE_RD_IDX	(M_LTECX_BLK+(0x35*2))
#define	M_LTE_RD_IDX_OFFSET	(0x35*2)
#define	M_LTE_DBG0	(M_LTECX_BLK+(0x36*2))
#define	M_LTE_DBG0_OFFSET	(0x36*2)
#define	M_LTE_DBG1	(M_LTECX_BLK+(0x37*2))
#define	M_LTE_DBG1_OFFSET	(0x37*2)
#define	M_LTE_DBG2	(M_LTECX_BLK+(0x38*2))
#define	M_LTE_DBG2_OFFSET	(0x38*2)
#define	M_LTE_DBG3	(M_LTECX_BLK+(0x39*2))
#define	M_LTE_DBG3_OFFSET	(0x39*2)
#define	M_BCMC_TIMEOUT	(M_BCMCPS_BLK+(0x0*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x0*2)
#define	M_BCMCROLL_TMOUT	(M_BCMCPS_BLK+(0x1*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x1*2)
#define	M_BCMCROLL_TSTMP	(M_BCMCPS_BLK+(0x2*2))
#define	M_BCMCROLL_TSTMP_OFFSET	(0x2*2)
#define	M_UDBG_CRASH_ADDR	(M_UDBG_CRASH_BLK+(0x0*2))
#define	M_UDBG_CRASH_ADDR_OFFSET	(0x0*2)
#define	M_UDBG_CRASH_DATA	(M_UDBG_CRASH_BLK+(0x1*2))
#define	M_UDBG_CRASH_DATA_OFFSET	(0x1*2)
#define	M_UDBG_CRASH_CMD	(M_UDBG_CRASH_BLK+(0x3*2))
#define	M_UDBG_CRASH_CMD_OFFSET	(0x3*2)
#endif /* (D11_REV == 35) */
#if (D11_REV == 36)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_RATE_TABLE_NFBR	(0x37a*2)
#define	M_RATE_TABLE_NFBR_SIZE	32
#define	M_AMPDU_PER_BLK	(0x39a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x39e*2)
#define	M_RXFRM_THRSH	(0x39f*2)
#define	M_LCNPHYREGS_BLK	(0x3a0*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x3b0*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3c0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3d0*2)
#define	M_MACINTSTATUS_EXT	(0x3d1*2)
#define	M_RATE_TABLE_A	(0x3d2*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x42a*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x45a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x472*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x4b0*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_4324_RXTX_WAR	(0x5f4*2)
#define	M_4324_RXTX_WAR_SIZE	13
#define	M_RXFRM_BLK	(0x604*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_AMU_INFO_BLKS	(0x660*2)
#define	M_AMU_INFO_BLKS_SIZE	52
#define	M_HWAGG_STATS	(0x694*2)
#define	M_HWAGG_STATS_SIZE	138
#define	M_MBURST_LASTCNT	(0x4ae*2)
#define	M_P2P_INTF_BLK	(0x71e*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x786*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x4af*2)
#define	M_P2P_TXFRM_BSSINDX	(0x601*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x602*2)
#define	M_P2P_SLPTIME_L	(0x603*2)
#define	M_P2P_SLPTIME_H	(0x785*2)
#define	M_P2P_WAKE_ONLYMAC	(0x789*2)
#define	M_P2P_INTR_IND	(0x78a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x78c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x790*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x78b*2)
#define	M_RCMTA_IDX	(0x794*2)
#define	M_OPT_SLEEP_TIME	(0x795*2)
#define	M_OPT_SLEEP_WAKETIME	(0x796*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x798*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_LCNXNPHYREGS_BLK	(0x7a8*2)
#define	M_LCNXNPHYREGS_BLK_SIZE	14
#define	M_CRX_BLK	(0x7b6*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7c6*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7ca*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7ce*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_LOFT_WAR	(0x7d0*2)
#define	M_LOFT_WAR_SIZE	6
#define	M_SOFT_RSSI_CAL	(0x7d6*2)
#define	M_SOFT_RSSI_CAL_SIZE	10
#define	M_SLOWTIMER_L	(0x797*2)
#define	M_SLOWTIMER_H	(0x7e0*2)
#define	M_WAKETIME_NOSLOW	(0x7e1*2)
#define	M_ABURN_SLOT	(0x7e2*2)
#define	M_RSP_FRMTYPE	(0x7e3*2)
#define	M_PRSRETX_CNT	(0x7e4*2)
#define	M_ABURN_TXS0	(0x7e5*2)
#define	M_ABURN_TXS1	(0x7e6*2)
#define	M_ABURN_TXS2	(0x7e7*2)
#define	M_ABURN_TXS3	(0x7e8*2)
#define	M_NACK_FRMID	(0x7e9*2)
#define	M_ALT_CTX	(0x7ea*2)
#define	M_ALT_TXFINDX	(0x7eb*2)
#define	M_IVLOC	(0x7ec*2)
#define	M_JSSI_TSTAMP	(0x7ed*2)
#define	M_TXCRSEND_TSTAMP	(0x7ee*2)
#define	M_NACK_TIMER	(0x7ef*2)
#define	M_CCA_TSF0	(0x7f0*2)
#define	M_CCA_TSF1	(0x7f1*2)
#define	M_TXPWR_RTADJ	(0x7f2*2)
#define	M_GOOD_RXANT	(0x7f3*2)
#define	M_CUR_RXF_INDEX	(0x7f4*2)
#define	M_BYTES_LEFT	(0x7f5*2)
#define	M_FRM_SOFAR	(0x7f6*2)
#define	M_MM_XTRADUR	(0x7f7*2)
#define	M_HANGTM	(0x7f8*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7f9*2)
#define	M_TMOUT_SLOTS	(0x7fa*2)
#define	M_RFAWARE_TSTMP	(0x7fb*2)
#define	M_TSFTMRVALTMP_WD3	(0x7fc*2)
#define	M_TSFTMRVALTMP_WD2	(0x7fd*2)
#define	M_TSFTMRVALTMP_WD1	(0x7fe*2)
#define	M_TSFTMRVALTMP_WD0	(0x7ff*2)
#define	M_IDLE_DUR	(0x800*2)
#define	M_IDLE_TMOUT	(0x801*2)
#define	M_PHY_PLCPRX_DURATION	(0x802*2)
#define	M_ACTS_EXPTIME	(0x803*2)
#define	M_CURR_ANTPAT	(0x804*2)
#define	M_TKIP_WEPSEED	(0x806*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x80e*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9be*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa1e*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa5e*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x805*2)
#define	M_BTCX_PREEMPT_LMT	(0xa72*2)
#define	M_BTCX_DELLWAR	(0xa73*2)
#define	M_BTCX_BLK	(0xa74*2)
#define	M_PR45960_TIME	(0xaf6*2)
#define	M_PR45960_DLY	(0xaf7*2)
#define	M_PR44361B_TIME	(0xaf8*2)
#define	M_PR44361B_CNT	(0xaf9*2)
#define	M_PR49179_VAL	(0xafa*2)
#define	M_BAS_ADDR	(0xafb*2)
#define	M_MPDUNUM_LEFT	(0xafc*2)
#define	M_NAMPDU	(0xafd*2)
#define	M_DBG_AMP	(0xafe*2)
#define	M_AMUERR_CNT	(0xaff*2)
#define	M_PS4319XTRA_STAT	(0xb00*2)
#define	M_PR49792	(0xb01*2)
#define	M_CCA_FLGS	(0xb02*2)
#define	M_PR53887	(0xb03*2)
#define	M_PHY_ANTDIV_REG	(0xb04*2)
#define	M_PHY_ANTDIV_MASK	(0xb05*2)
#define	M_PHY_EXTLNA_OVR	(0xb06*2)
#define	M_PR75447_REG112	(0xb07*2)
#define	M_PR75447_REG113	(0xb08*2)
#define	M_RXSTATS_BLK	(0xb0a*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xb09*2)
#define	M_HANGTM_H	(0xb37*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb38*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb39*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb3a*2)
#define	M_RFOVR0	(0xb3b*2)
#define	M_AVAILABLE	(0xb3c*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb3e*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb40*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb3d*2)
#define	M_EDLO_DEF1	(0xb47*2)
#define	M_EDHI_DEF0	(0xb48*2)
#define	M_EDHI_DEF1	(0xb49*2)
#define	M_RXGAIN	(0xb4a*2)
#define	M_LPFGAIN	(0xb4b*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb4c*2)
#define	M_RADAR_TSTAMP	(0xb4d*2)
#define	M_SAVERESTORE_BLK	(0xb4e*2)
#define	M_SAVERESTORE_BLK_SIZE	53
#define	M_PM_WK_SETTLE_TIM_L	(0xb83*2)
#define	M_PM_WK_SETTLE_TIM_ML	(0xb84*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK	(0xb86*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK_SIZE	5
#define	M_FDS_TABLE_WAR_BLK	(0xb8c*2)
#define	M_FDS_TABLE_WAR_BLK_SIZE	128
#define	M_PR107763_RXCNT	(0xb85*2)
#define	M_PR107763_TS	(0xb8b*2)
#define	M_TX_START_TS	(0xc0c*2)
#define	M_CLIPCTRLTHRESH_REG	(0xc0d*2)
#define	M_IFS_CTL1_EDON	(0xc0e*2)
#define	M_LASTTX_TSF_L	(0xc0f*2)
#define	M_LASTTX_TSF_H	(0xc10*2)
#define	M_ILP_PER_L	(0xc11*2)
#define	M_ILP_PER_H	(0xc12*2)
#define	M_TMP_BABMP0	(0xc13*2)
#define	M_TMP_BABMP1	(0xc14*2)
#define	M_TMP_BABMP2	(0xc15*2)
#define	M_TMP_BABMP3	(0xc16*2)
#define	M_TMP_BASSN	(0xc17*2)
#define	M_PWR_OFFSET_TABLE	(0xc18*2)
#define	M_PWR_OFFSET_TABLE_SIZE	26
#define	M_NLDT_BSS_IDX	(0xc32*2)
#define	M_NLDT_WM_0	(0xc33*2)
#define	M_TSF_ACTV_L	(0xc34*2)
#define	M_TSF_ACTV_H	(0xc35*2)
#define	M_BCMCPS_BLK	(0xc36*2)
#define	M_BCMCPS_BLK_SIZE	3
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_PWR_OFFSET_TABLE_PTR	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PWR_OFFSET_TABLE_PTR_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_4324_RXTX_WAR_PTR	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_4324_RXTX_WAR_PTR_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_BCMCPS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_BCMCPS_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCNXNPHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCNXNPHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_PMUTIMER_LOCK	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PMUTIMER_LOCK_OFFSET	(0x66*2)
#define	M_LCNXN_SWCTRL_MASK	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_LCNXN_SWCTRL_MASK_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_AMU_INFO0	(M_AMU_INFO_BLKS+(0x0*2))
#define	M_AMU_INFO0_OFFSET	(0x0*2)
#define	M_AMU_INFO1	(M_AMU_INFO_BLKS+(0xd*2))
#define	M_AMU_INFO1_OFFSET	(0xd*2)
#define	M_AMU_INFO2	(M_AMU_INFO_BLKS+(0x1a*2))
#define	M_AMU_INFO2_OFFSET	(0x1a*2)
#define	M_AMU_INFO3	(M_AMU_INFO_BLKS+(0x27*2))
#define	M_AMU_INFO3_OFFSET	(0x27*2)
#define	M_HWAGG_STATS_MPDU	(M_HWAGG_STATS+(0x0*2))
#define	M_HWAGG_STATS_MPDU_OFFSET	(0x0*2)
#define	M_HWAGG_RDEMP	(M_HWAGG_STATS_MPDU+(0x40*2))
#define	M_HWAGG_RDEMP_OFFSET	(0x40*2)
#define	M_HWAGG_NAMPDU	(M_HWAGG_STATS_MPDU+(0x41*2))
#define	M_HWAGG_NAMPDU_OFFSET	(0x41*2)
#define	M_HWAGG_STATS_TXMCS	(M_HWAGG_STATS+(0x42*2))
#define	M_HWAGG_STATS_TXMCS_OFFSET	(0x42*2)
#define	M_HWAGG_STATS_GTXMCS	(M_HWAGG_STATS+(0x62*2))
#define	M_HWAGG_STATS_GTXMCS_OFFSET	(0x62*2)
#define	M_MBURST_STATS	(M_HWAGG_STATS+(0x82*2))
#define	M_MBURST_STATS_OFFSET	(0x82*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_BTCX_NUM_TASKS	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_NUM_TASKS_OFFSET	(0x76*2)
#define	M_BTCX_TBFC_DNCNT_TH	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_TBFC_DNCNT_TH_OFFSET	(0x77*2)
#define	M_BTCX_AVAILABLE	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_AVAILABLE_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x7d*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x7e*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_LOFT_WAR_INT	(M_LCNXNPHYREGS_BLK+(0x0*2))
#define	M_LOFT_WAR_INT_OFFSET	(0x0*2)
#define	M_LCNXN_WAR_EN	(M_LCNXNPHYREGS_BLK+(0x1*2))
#define	M_LCNXN_WAR_EN_OFFSET	(0x1*2)
#define	M_LCNXN_RESET_CNT	(M_LCNXNPHYREGS_BLK+(0x2*2))
#define	M_LCNXN_RESET_CNT_OFFSET	(0x2*2)
#define	M_REG158_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x3*2))
#define	M_REG158_TX_STRT_OFFSET	(0x3*2)
#define	M_PR108778	(M_LCNXNPHYREGS_BLK+(0x4*2))
#define	M_PR108778_OFFSET	(0x4*2)
#define	M_SOFT_RSSI_CAL_INT	(M_LCNXNPHYREGS_BLK+(0x5*2))
#define	M_SOFT_RSSI_CAL_INT_OFFSET	(0x5*2)
#define	M_REG168_TX_END	(M_LCNXNPHYREGS_BLK+(0x6*2))
#define	M_REG168_TX_END_OFFSET	(0x6*2)
#define	M_4324_SRWAR_TRIG	(M_LCNXNPHYREGS_BLK+(0x7*2))
#define	M_4324_SRWAR_TRIG_OFFSET	(0x7*2)
#define	M_4324_SRWAR_REG2	(M_LCNXNPHYREGS_BLK+(0x8*2))
#define	M_4324_SRWAR_REG2_OFFSET	(0x8*2)
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR	(M_LCNXNPHYREGS_BLK+(0x9*2))
#define	M_NPHY_NOISE_USR_PARAM_BLK_PTR_OFFSET	(0x9*2)
#define	M_TXPWR_BACK_OFFSET	(M_LCNXNPHYREGS_BLK+(0xa*2))
#define	M_TXPWR_BACK_OFFSET_OFFSET	(0xa*2)
#define	M_BCN_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xb*2))
#define	M_BCN_POWER_ADJUST_OFFSET	(0xb*2)
#define	M_PRS_POWER_ADJUST	(M_LCNXNPHYREGS_BLK+(0xc*2))
#define	M_PRS_POWER_ADJUST_OFFSET	(0xc*2)
#define	M_PMU_L	(M_LCNXNPHYREGS_BLK+(0xd*2))
#define	M_PMU_L_OFFSET	(0xd*2)
#define	M_PMU_H	(M_LCNXNPHYREGS_BLK+(0xe*2))
#define	M_PMU_H_OFFSET	(0xe*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_NPHY_NOISE_OVR_SMPL_CNT	(M_NPHY_NOISE_USR_PARAM_BLK+(0x0*2))
#define	M_NPHY_NOISE_OVR_SMPL_CNT_OFFSET	(0x0*2)
#define	M_NPHY_NOISE_OVR_WAIT_TIM	(M_NPHY_NOISE_USR_PARAM_BLK+(0x1*2))
#define	M_NPHY_NOISE_OVR_WAIT_TIM_OFFSET	(0x1*2)
#define	M_NPHY_NOISE_OVR_ED_ASSR	(M_NPHY_NOISE_USR_PARAM_BLK+(0x2*2))
#define	M_NPHY_NOISE_OVR_ED_ASSR_OFFSET	(0x2*2)
#define	M_NPHY_NOISE_OVR_ED_DEASSR	(M_NPHY_NOISE_USR_PARAM_BLK+(0x3*2))
#define	M_NPHY_NOISE_OVR_ED_DEASSR_OFFSET	(0x3*2)
#define	M_NPHY_NOISE_OVR_CHK_TIM	(M_NPHY_NOISE_USR_PARAM_BLK+(0x4*2))
#define	M_NPHY_NOISE_OVR_CHK_TIM_OFFSET	(0x4*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_CHIP_CHECK	(M_4324_RXTX_WAR+(0x0*2))
#define	M_CHIP_CHECK_OFFSET	(0x0*2)
#define	M_TX_MODE_0xb0	(M_4324_RXTX_WAR+(0x1*2))
#define	M_TX_MODE_0xb0_OFFSET	(0x1*2)
#define	M_TX_MODE_0x14d	(M_4324_RXTX_WAR+(0x2*2))
#define	M_TX_MODE_0x14d_OFFSET	(0x2*2)
#define	M_TX_MODE_0xb1	(M_4324_RXTX_WAR+(0x3*2))
#define	M_TX_MODE_0xb1_OFFSET	(0x3*2)
#define	M_TX_MODE_0x14e	(M_4324_RXTX_WAR+(0x4*2))
#define	M_TX_MODE_0x14e_OFFSET	(0x4*2)
#define	M_TX_MODE_0xb4	(M_4324_RXTX_WAR+(0x5*2))
#define	M_TX_MODE_0xb4_OFFSET	(0x5*2)
#define	M_TX_MODE_0x151	(M_4324_RXTX_WAR+(0x6*2))
#define	M_TX_MODE_0x151_OFFSET	(0x6*2)
#define	M_RX_MODE_0xb0	(M_4324_RXTX_WAR+(0x7*2))
#define	M_RX_MODE_0xb0_OFFSET	(0x7*2)
#define	M_RX_MODE_0x14d	(M_4324_RXTX_WAR+(0x8*2))
#define	M_RX_MODE_0x14d_OFFSET	(0x8*2)
#define	M_RX_MODE_0xb1	(M_4324_RXTX_WAR+(0x9*2))
#define	M_RX_MODE_0xb1_OFFSET	(0x9*2)
#define	M_RX_MODE_0x14e	(M_4324_RXTX_WAR+(0xa*2))
#define	M_RX_MODE_0x14e_OFFSET	(0xa*2)
#define	M_RX_MODE_0xb4	(M_4324_RXTX_WAR+(0xb*2))
#define	M_RX_MODE_0xb4_OFFSET	(0xb*2)
#define	M_RX_MODE_0x151	(M_4324_RXTX_WAR+(0xc*2))
#define	M_RX_MODE_0x151_OFFSET	(0xc*2)
#define	M_4324_EPA_FLAGS	(M_SOFT_RSSI_CAL+(0x0*2))
#define	M_4324_EPA_FLAGS_OFFSET	(0x0*2)
#define	M_RSSI_IQPWR_QDB_36_CORE0	(M_SOFT_RSSI_CAL+(0x1*2))
#define	M_RSSI_IQPWR_QDB_36_CORE0_OFFSET	(0x1*2)
#define	M_RSSI_IQPWR_QDB_36_CORE1	(M_SOFT_RSSI_CAL+(0x2*2))
#define	M_RSSI_IQPWR_QDB_36_CORE1_OFFSET	(0x2*2)
#define	M_CORE0_GAINVAL	(M_SOFT_RSSI_CAL+(0x3*2))
#define	M_CORE0_GAINVAL_OFFSET	(0x3*2)
#define	M_CORE1_GAINVAL	(M_SOFT_RSSI_CAL+(0x4*2))
#define	M_CORE1_GAINVAL_OFFSET	(0x4*2)
#define	M_GATED_CLK_RSSI_CAL_VALUE	(M_SOFT_RSSI_CAL+(0x5*2))
#define	M_GATED_CLK_RSSI_CAL_VALUE_OFFSET	(0x5*2)
#define	M_RSSI_LOGNSAMPS_36	(M_SOFT_RSSI_CAL+(0x6*2))
#define	M_RSSI_LOGNSAMPS_36_OFFSET	(0x6*2)
#define	M_RSSI_IQPWR_36	(M_SOFT_RSSI_CAL+(0x7*2))
#define	M_RSSI_IQPWR_36_OFFSET	(0x7*2)
#define	M_LOFT_WAR_ENABLE	(M_LOFT_WAR+(0x0*2))
#define	M_LOFT_WAR_ENABLE_OFFSET	(0x0*2)
#define	M_LOFT_WAR_85	(M_LOFT_WAR+(0x1*2))
#define	M_LOFT_WAR_85_OFFSET	(0x1*2)
#define	M_LOFT_WAR_86	(M_LOFT_WAR+(0x2*2))
#define	M_LOFT_WAR_86_OFFSET	(0x2*2)
#define	M_LOFT_WAR_93	(M_LOFT_WAR+(0x3*2))
#define	M_LOFT_WAR_93_OFFSET	(0x3*2)
#define	M_LOFT_WAR_94	(M_LOFT_WAR+(0x4*2))
#define	M_LOFT_WAR_94_OFFSET	(0x4*2)
#define	M_BCMC_TIMEOUT	(M_BCMCPS_BLK+(0x0*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x0*2)
#define	M_BCMCROLL_TMOUT	(M_BCMCPS_BLK+(0x1*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x1*2)
#define	M_BCMCROLL_TSTMP	(M_BCMCPS_BLK+(0x2*2))
#define	M_BCMCROLL_TSTMP_OFFSET	(0x2*2)
#endif /* (D11_REV == 36) */
#if (D11_REV == 37)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_RATE_TABLE_NFBR	(0x37a*2)
#define	M_RATE_TABLE_NFBR_SIZE	32
#define	M_AMPDU_PER_BLK	(0x39a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x39e*2)
#define	M_RXFRM_THRSH	(0x39f*2)
#define	M_LCNPHYREGS_BLK	(0x3a0*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x3b0*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3c0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3d0*2)
#define	M_BTCXDBG_BLK	(0x3d2*2)
#define	M_BTCXDBG_BLK_SIZE	6
#define	M_BTCXMEDIA_BLK	(0x3d8*2)
#define	M_BTCXMEDIA_BLK_SIZE	2
#define	M_MACINTSTATUS_EXT	(0x3d1*2)
#define	M_RATE_TABLE_A	(0x3da*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x432*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x462*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x47a*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x4b8*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x5fc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_TXFS_BLKS	(0x658*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x69e*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x6da*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x6fa*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x762*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x4b6*2)
#define	M_P2P_TXFRM_BSSINDX	(0x4b7*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x6f9*2)
#define	M_P2P_SLPTIME_L	(0x761*2)
#define	M_P2P_SLPTIME_H	(0x765*2)
#define	M_P2P_WAKE_ONLYMAC	(0x766*2)
#define	M_P2P_INTR_IND	(0x767*2)
#define	M_P2P_BSS_TBTT_BLK	(0x768*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x76c*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x770*2)
#define	M_RCMTA_IDX	(0x771*2)
#define	M_OPT_SLEEP_TIME	(0x772*2)
#define	M_OPT_SLEEP_WAKETIME	(0x773*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x774*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x784*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	77
#define	M_CRX_BLK	(0x7d2*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7e2*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7e6*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7ea*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x7d1*2)
#define	M_SLOWTIMER_H	(0x7ec*2)
#define	M_WAKETIME_NOSLOW	(0x7ed*2)
#define	M_ABURN_SLOT	(0x7ee*2)
#define	M_RSP_FRMTYPE	(0x7ef*2)
#define	M_PRSRETX_CNT	(0x7f0*2)
#define	M_ABURN_TXS0	(0x7f1*2)
#define	M_ABURN_TXS1	(0x7f2*2)
#define	M_ABURN_TXS2	(0x7f3*2)
#define	M_ABURN_TXS3	(0x7f4*2)
#define	M_NACK_FRMID	(0x7f5*2)
#define	M_ALT_CTX	(0x7f6*2)
#define	M_ALT_TXFINDX	(0x7f7*2)
#define	M_IVLOC	(0x7f8*2)
#define	M_JSSI_TSTAMP	(0x7f9*2)
#define	M_TXCRSEND_TSTAMP	(0x7fa*2)
#define	M_NACK_TIMER	(0x7fb*2)
#define	M_CCA_TSF0	(0x7fc*2)
#define	M_CCA_TSF1	(0x7fd*2)
#define	M_TXPWR_RTADJ	(0x7fe*2)
#define	M_GOOD_RXANT	(0x7ff*2)
#define	M_CUR_RXF_INDEX	(0x800*2)
#define	M_BYTES_LEFT	(0x801*2)
#define	M_FRM_SOFAR	(0x802*2)
#define	M_MM_XTRADUR	(0x803*2)
#define	M_HANGTM	(0x804*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x805*2)
#define	M_TMOUT_SLOTS	(0x806*2)
#define	M_RFAWARE_TSTMP	(0x807*2)
#define	M_TSFTMRVALTMP_WD3	(0x808*2)
#define	M_TSFTMRVALTMP_WD2	(0x809*2)
#define	M_TSFTMRVALTMP_WD1	(0x80a*2)
#define	M_TSFTMRVALTMP_WD0	(0x80b*2)
#define	M_IDLE_DUR	(0x80c*2)
#define	M_IDLE_TMOUT	(0x80d*2)
#define	M_PHY_PLCPRX_DURATION	(0x80e*2)
#define	M_ACTS_EXPTIME	(0x80f*2)
#define	M_CURR_ANTPAT	(0x810*2)
#define	M_TKIP_WEPSEED	(0x812*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x81a*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9ca*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa2a*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa6a*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x811*2)
#define	M_BTCX_PREEMPT_LMT	(0xa7e*2)
#define	M_BTCX_DELLWAR	(0xa7f*2)
#define	M_BTCX_BLK	(0xa80*2)
#define	M_PR45960_TIME	(0xaf6*2)
#define	M_PR45960_DLY	(0xaf7*2)
#define	M_PR44361B_TIME	(0xaf8*2)
#define	M_PR44361B_CNT	(0xaf9*2)
#define	M_PR49179_VAL	(0xafa*2)
#define	M_BAS_ADDR	(0xafb*2)
#define	M_MPDUNUM_LEFT	(0xafc*2)
#define	M_NAMPDU	(0xafd*2)
#define	M_DBG_AMP	(0xafe*2)
#define	M_AMUERR_CNT	(0xaff*2)
#define	M_PS4319XTRA_STAT	(0xb00*2)
#define	M_PR49792	(0xb01*2)
#define	M_CCA_FLGS	(0xb02*2)
#define	M_PR53887	(0xb03*2)
#define	M_PHY_ANTDIV_REG	(0xb04*2)
#define	M_PHY_ANTDIV_MASK	(0xb05*2)
#define	M_PHY_EXTLNA_OVR	(0xb06*2)
#define	M_PR75447_REG112	(0xb07*2)
#define	M_PR75447_REG113	(0xb08*2)
#define	M_RXSTATS_BLK	(0xb0a*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xb09*2)
#define	M_HANGTM_H	(0xb37*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb38*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb39*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb3a*2)
#define	M_RFOVR0	(0xb3b*2)
#define	M_AVAILABLE	(0xb3c*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb3e*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb40*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb3d*2)
#define	M_EDLO_DEF1	(0xb47*2)
#define	M_EDHI_DEF0	(0xb48*2)
#define	M_EDHI_DEF1	(0xb49*2)
#define	M_RXGAIN	(0xb4a*2)
#define	M_LPFGAIN	(0xb4b*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb4c*2)
#define	M_RADAR_TSTAMP	(0xb4d*2)
#define	M_TX_START_TS	(0xb4e*2)
#define	M_CLIPCTRLTHRESH_REG	(0xb4f*2)
#define	M_IFS_CTL1_EDON	(0xb50*2)
#define	M_LASTTX_TSF_L	(0xb51*2)
#define	M_LASTTX_TSF_H	(0xb52*2)
#define	M_TMP_BABMP0	(0xb53*2)
#define	M_TMP_BABMP1	(0xb54*2)
#define	M_TMP_BABMP2	(0xb55*2)
#define	M_TMP_BABMP3	(0xb56*2)
#define	M_TMP_BASSN	(0xb57*2)
#define	M_BTCX_TXCONF_STRT_L	(0xb58*2)
#define	M_BTCX_TXCONF_STRT_H	(0xb59*2)
#define	M_PWR_OFFSET_TABLE	(0xb5a*2)
#define	M_PWR_OFFSET_TABLE_SIZE	26
#define	M_BTCX_NUM_A2DPS	(0xb74*2)
#define	M_BTCX_A2DP_NONZERO_BUF_TS	(0xb75*2)
#define	M_BTCX_TBFC_DNCNT	(0xb76*2)
#define	M_NLDT_BSS_IDX	(0xb77*2)
#define	M_NLDT_WM_0	(0xb78*2)
#define	M_BCMCPS_BLK	(0xb79*2)
#define	M_BCMCPS_BLK_SIZE	3
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_PWR_OFFSET_TABLE_PTR	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PWR_OFFSET_TABLE_PTR_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_BCMCPS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_BCMCPS_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCN40PHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCN40PHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_PMUTIMER_LOCK	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PMUTIMER_LOCK_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_BTCX_RFACT_CTR_L	(M_BTCXDBG_BLK+(0x0*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0x0*2)
#define	M_BTCX_RFACT_CTR_H	(M_BTCXDBG_BLK+(0x1*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0x1*2)
#define	M_BTCX_TXCONF_CTR_L	(M_BTCXDBG_BLK+(0x2*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0x2*2)
#define	M_BTCX_TXCONF_CTR_H	(M_BTCXDBG_BLK+(0x3*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x3*2)
#define	M_BTCX_TXCONF_DURN_L	(M_BTCXDBG_BLK+(0x4*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x4*2)
#define	M_BTCX_TXCONF_DURN_H	(M_BTCXDBG_BLK+(0x5*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x5*2)
#define	M_BTCX_NUM_TASKS	(M_BTCXMEDIA_BLK+(0x0*2))
#define	M_BTCX_NUM_TASKS_OFFSET	(0x0*2)
#define	M_BTCX_TBFC_DNCNT_TH	(M_BTCXMEDIA_BLK+(0x1*2))
#define	M_BTCX_TBFC_DNCNT_TH_OFFSET	(0x1*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x10*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x11*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x12*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x13*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x14*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x15*2)
#define	M_NOISE_CAL_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_NOISE_CAL_SAMPLES_OFFSET	(0x16*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x17*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x18*2)
#define	M_NOISE_CAL_RSSI	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_NOISE_CAL_RSSI_OFFSET	(0x19*2)
#define	M_NOISE_CAL_DC_I	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_NOISE_CAL_DC_I_OFFSET	(0x1a*2)
#define	M_NOISE_CAL_DC_Q	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_NOISE_CAL_DC_Q_OFFSET	(0x1b*2)
#define	M_NOISE_CAL_GAIN	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_NOISE_CAL_GAIN_OFFSET	(0x1c*2)
#define	M_TOGGLE_EXTLNA_TS	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_TOGGLE_EXTLNA_TS_OFFSET	(0x1d*2)
#define	M_TOGGLE_EXTLNA_TO	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_TOGGLE_EXTLNA_TO_OFFSET	(0x1e*2)
#define	M_TOGGLE_EXTLNA_ADDR1	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_TOGGLE_EXTLNA_ADDR1_OFFSET	(0x1f*2)
#define	M_TOGGLE_EXTLNA_ADDR2	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_TOGGLE_EXTLNA_ADDR2_OFFSET	(0x20*2)
#define	M_TOGGLE_EXTLNA_ADDR3	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_TOGGLE_EXTLNA_ADDR3_OFFSET	(0x21*2)
#define	M_TOGGLE_EXTLNA_DATA1A	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1A_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2A	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2A_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3A	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3A_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_DATA1B	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1B_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2B	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2B_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3B	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3B_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_CNT	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_TOGGLE_EXTLNA_CNT_OFFSET	(0x25*2)
#define	M_SWDIV_EN	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_SWDIV_EN_OFFSET	(0x26*2)
#define	M_SWDIV_PREF_ANT	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x27*2)
#define	M_SWDIV_GPIO_MASK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x28*2)
#define	M_RSSI_BOARDATTEN	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_RSSI_BOARDATTEN_OFFSET	(0x29*2)
#define	M_RSSI_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_RSSI_NSAMPS_OFFSET	(0x2a*2)
#define	M_RSSI_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_RSSI_LOGNSAMPS_OFFSET	(0x2b*2)
#define	M_RSSI_IQPWR	(M_SSLPNPHYREGS_BLK+(0x2c*2))
#define	M_RSSI_IQPWR_OFFSET	(0x2c*2)
#define	M_RSSI_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x2d*2))
#define	M_RSSI_IQPWR_DB_OFFSET	(0x2d*2)
#define	M_RSSI_LOCK	(M_SSLPNPHYREGS_BLK+(0x2e*2))
#define	M_RSSI_LOCK_OFFSET	(0x2e*2)
#define	M_RSSI_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x2f*2))
#define	M_RSSI_IQEST_EN_OFFSET	(0x2f*2)
#define	M_RSSI_BOARDATTEN_DBG	(M_SSLPNPHYREGS_BLK+(0x30*2))
#define	M_RSSI_BOARDATTEN_DBG_OFFSET	(0x30*2)
#define	M_RSSI_IQPWR_DBG	(M_SSLPNPHYREGS_BLK+(0x31*2))
#define	M_RSSI_IQPWR_DBG_OFFSET	(0x31*2)
#define	M_RSSI_IQPWR_DB_DBG	(M_SSLPNPHYREGS_BLK+(0x32*2))
#define	M_RSSI_IQPWR_DB_DBG_OFFSET	(0x32*2)
#define	M_SSLPNCALIBCLK_REG	(M_SSLPNPHYREGS_BLK+(0x33*2))
#define	M_SSLPNCALIBCLK_REG_OFFSET	(0x33*2)
#define	M_IQENABLEWAITTIME_REG	(M_SSLPNPHYREGS_BLK+(0x34*2))
#define	M_IQENABLEWAITTIME_REG_OFFSET	(0x34*2)
#define	M_SAVE_IQENWAITTIME	(M_SSLPNPHYREGS_BLK+(0x35*2))
#define	M_SAVE_IQENWAITTIME_OFFSET	(0x35*2)
#define	M_NOISE_IQPWR	(M_SSLPNPHYREGS_BLK+(0x36*2))
#define	M_NOISE_IQPWR_OFFSET	(0x36*2)
#define	M_NOISE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x37*2))
#define	M_NOISE_IQPWR_DB_OFFSET	(0x37*2)
#define	M_NOISE_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x38*2))
#define	M_NOISE_LOGNSAMPS_OFFSET	(0x38*2)
#define	M_NOISE_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x39*2))
#define	M_NOISE_NSAMPS_OFFSET	(0x39*2)
#define	M_NOISE_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x3a*2))
#define	M_NOISE_IQEST_EN_OFFSET	(0x3a*2)
#define	M_NOISE_IQEST_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x3b*2))
#define	M_NOISE_IQEST_TIMEOUT_OFFSET	(0x3b*2)
#define	M_NOISE_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3c*2))
#define	M_NOISE_IQEST_PENDING_OFFSET	(0x3c*2)
#define	M_RSSI_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3d*2))
#define	M_RSSI_IQEST_PENDING_OFFSET	(0x3d*2)
#define	M_RSSI_QDB_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3e*2))
#define	M_RSSI_QDB_OFFSET_OFFSET	(0x3e*2)
#define	M_RSSI_QDB_0	(M_SSLPNPHYREGS_BLK+(0x3f*2))
#define	M_RSSI_QDB_0_OFFSET	(0x3f*2)
#define	M_RSSI_QDB_1	(M_SSLPNPHYREGS_BLK+(0x40*2))
#define	M_RSSI_QDB_1_OFFSET	(0x40*2)
#define	M_RSSI_QDB_2	(M_SSLPNPHYREGS_BLK+(0x41*2))
#define	M_RSSI_QDB_2_OFFSET	(0x41*2)
#define	M_RSSI_QDB_3	(M_SSLPNPHYREGS_BLK+(0x42*2))
#define	M_RSSI_QDB_3_OFFSET	(0x42*2)
#define	M_PWR_RADIO_OVR7	(M_SSLPNPHYREGS_BLK+(0x43*2))
#define	M_PWR_RADIO_OVR7_OFFSET	(0x43*2)
#define	M_PWR_RADIO_OVR10	(M_SSLPNPHYREGS_BLK+(0x44*2))
#define	M_PWR_RADIO_OVR10_OFFSET	(0x44*2)
#define	M_PWR_RADIO_OVR15	(M_SSLPNPHYREGS_BLK+(0x45*2))
#define	M_PWR_RADIO_OVR15_OFFSET	(0x45*2)
#define	M_NOISE_LTE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x48*2))
#define	M_NOISE_LTE_IQPWR_DB_OFFSET	(0x48*2)
#define	M_NOISE_LTE_ON	(M_SSLPNPHYREGS_BLK+(0x49*2))
#define	M_NOISE_LTE_ON_OFFSET	(0x49*2)
#define	M_SWDIV_SWCTRL_ANT0	(M_SSLPNPHYREGS_BLK+(0x4a*2))
#define	M_SWDIV_SWCTRL_ANT0_OFFSET	(0x4a*2)
#define	M_SWDIV_SWCTRL_REG	(M_SSLPNPHYREGS_BLK+(0x4b*2))
#define	M_SWDIV_SWCTRL_REG_OFFSET	(0x4b*2)
#define	M_RSSI_GAINVALRESP	(M_SSLPNPHYREGS_BLK+(0x4c*2))
#define	M_RSSI_GAINVALRESP_OFFSET	(0x4c*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_BTCX_A2DP	(0xb7c*2)
#define	M_BTCX_SNIFF	(0xb7d*2)
#define	M_BTCX_OLD_A2DP	(0xb7e*2)
#define	M_BCMC_TIMEOUT	(M_BCMCPS_BLK+(0x0*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x0*2)
#define	M_BCMCROLL_TMOUT	(M_BCMCPS_BLK+(0x1*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x1*2)
#define	M_BCMCROLL_TSTMP	(M_BCMCPS_BLK+(0x2*2))
#define	M_BCMCROLL_TSTMP_OFFSET	(0x2*2)
#endif /* (D11_REV == 37) */
#if (D11_REV == 38)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_AMPDU_PER_BLK	(0x37a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x37e*2)
#define	M_RXFRM_THRSH	(0x37f*2)
#define	M_LCNPHYREGS_BLK	(0x380*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x390*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3a0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3b0*2)
#define	M_PMU_L	(0x3b1*2)
#define	M_PMU_H	(0x3b2*2)
#define	M_BTCXDBG_BLK	(0x3b4*2)
#define	M_BTCXDBG_BLK_SIZE	6
#define	M_MACINTSTATUS_EXT	(0x3b3*2)
#define	M_RATE_TABLE_A	(0x3ba*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x412*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x442*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_PRQFIFO	(0x45a*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x498*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x5dc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_TXFS_BLKS	(0x638*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x67e*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x6ba*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x6da*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x742*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x496*2)
#define	M_P2P_TXFRM_BSSINDX	(0x497*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x6d9*2)
#define	M_P2P_SLPTIME_L	(0x741*2)
#define	M_P2P_SLPTIME_H	(0x745*2)
#define	M_P2P_WAKE_ONLYMAC	(0x746*2)
#define	M_P2P_INTR_IND	(0x747*2)
#define	M_P2P_BSS_TBTT_BLK	(0x748*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x74c*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x750*2)
#define	M_RCMTA_IDX	(0x751*2)
#define	M_OPT_SLEEP_TIME	(0x752*2)
#define	M_OPT_SLEEP_WAKETIME	(0x753*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x754*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x764*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	77
#define	M_CRX_BLK	(0x7b2*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x7c2*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x7c6*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x7ca*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x7b1*2)
#define	M_SLOWTIMER_H	(0x7cc*2)
#define	M_WAKETIME_NOSLOW	(0x7cd*2)
#define	M_ABURN_SLOT	(0x7ce*2)
#define	M_RSP_FRMTYPE	(0x7cf*2)
#define	M_PRSRETX_CNT	(0x7d0*2)
#define	M_ABURN_TXS0	(0x7d1*2)
#define	M_ABURN_TXS1	(0x7d2*2)
#define	M_ABURN_TXS2	(0x7d3*2)
#define	M_ABURN_TXS3	(0x7d4*2)
#define	M_NACK_FRMID	(0x7d5*2)
#define	M_ALT_CTX	(0x7d6*2)
#define	M_ALT_TXFINDX	(0x7d7*2)
#define	M_IVLOC	(0x7d8*2)
#define	M_JSSI_TSTAMP	(0x7d9*2)
#define	M_TXCRSEND_TSTAMP	(0x7da*2)
#define	M_NACK_TIMER	(0x7db*2)
#define	M_CCA_TSF0	(0x7dc*2)
#define	M_CCA_TSF1	(0x7dd*2)
#define	M_TXPWR_RTADJ	(0x7de*2)
#define	M_GOOD_RXANT	(0x7df*2)
#define	M_CUR_RXF_INDEX	(0x7e0*2)
#define	M_BYTES_LEFT	(0x7e1*2)
#define	M_FRM_SOFAR	(0x7e2*2)
#define	M_MM_XTRADUR	(0x7e3*2)
#define	M_HANGTM	(0x7e4*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x7e5*2)
#define	M_TMOUT_SLOTS	(0x7e6*2)
#define	M_RFAWARE_TSTMP	(0x7e7*2)
#define	M_TSFTMRVALTMP_WD3	(0x7e8*2)
#define	M_TSFTMRVALTMP_WD2	(0x7e9*2)
#define	M_TSFTMRVALTMP_WD1	(0x7ea*2)
#define	M_TSFTMRVALTMP_WD0	(0x7eb*2)
#define	M_IDLE_DUR	(0x7ec*2)
#define	M_IDLE_TMOUT	(0x7ed*2)
#define	M_PHY_PLCPRX_DURATION	(0x7ee*2)
#define	M_ACTS_EXPTIME	(0x7ef*2)
#define	M_CURR_ANTPAT	(0x7f0*2)
#define	M_TKIP_WEPSEED	(0x7f2*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x7fa*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9aa*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa0a*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa4a*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0x7f1*2)
#define	M_BTCX_PREEMPT_LMT	(0xa5e*2)
#define	M_BTCX_DELLWAR	(0xa5f*2)
#define	M_BTCX_BLK	(0xa60*2)
#define	M_PR45960_TIME	(0xae2*2)
#define	M_PR45960_DLY	(0xae3*2)
#define	M_PR44361B_TIME	(0xae4*2)
#define	M_PR44361B_CNT	(0xae5*2)
#define	M_PR49179_VAL	(0xae6*2)
#define	M_BAS_ADDR	(0xae7*2)
#define	M_MPDUNUM_LEFT	(0xae8*2)
#define	M_NAMPDU	(0xae9*2)
#define	M_DBG_AMP	(0xaea*2)
#define	M_AMUERR_CNT	(0xaeb*2)
#define	M_PS4319XTRA_STAT	(0xaec*2)
#define	M_PR49792	(0xaed*2)
#define	M_CCA_FLGS	(0xaee*2)
#define	M_PR53887	(0xaef*2)
#define	M_PHY_ANTDIV_REG	(0xaf0*2)
#define	M_PHY_ANTDIV_MASK	(0xaf1*2)
#define	M_PHY_EXTLNA_OVR	(0xaf2*2)
#define	M_PR75447_REG112	(0xaf3*2)
#define	M_PR75447_REG113	(0xaf4*2)
#define	M_RXSTATS_BLK	(0xaf6*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xaf5*2)
#define	M_HANGTM_H	(0xb23*2)
#define	M_CRSHRXFRMHRST_CNT	(0xb24*2)
#define	M_PR44361_NXT_RXRST_TS	(0xb25*2)
#define	M_PR44361_NXT_RXRST_TO	(0xb26*2)
#define	M_RFOVR0	(0xb27*2)
#define	M_AVAILABLE	(0xb28*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xb2a*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xb2c*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xb29*2)
#define	M_EDLO_DEF1	(0xb33*2)
#define	M_EDHI_DEF0	(0xb34*2)
#define	M_EDHI_DEF1	(0xb35*2)
#define	M_RXGAIN	(0xb36*2)
#define	M_LPFGAIN	(0xb37*2)
#define	M_BCNPEND_PREVBCNLEN	(0xb38*2)
#define	M_RADAR_TSTAMP	(0xb39*2)
#define	M_SAVERESTORE_BLK	(0xb3a*2)
#define	M_SAVERESTORE_BLK_SIZE	53
#define	M_TX_START_TS	(0xb6f*2)
#define	M_CLIPCTRLTHRESH_REG	(0xb70*2)
#define	M_IFS_CTL1_EDON	(0xb71*2)
#define	M_LASTTX_TSF_L	(0xb72*2)
#define	M_LASTTX_TSF_H	(0xb73*2)
#define	M_ILP_PER_L	(0xb74*2)
#define	M_ILP_PER_H	(0xb75*2)
#define	M_TMP_BABMP0	(0xb76*2)
#define	M_TMP_BABMP1	(0xb77*2)
#define	M_TMP_BABMP2	(0xb78*2)
#define	M_TMP_BABMP3	(0xb79*2)
#define	M_TMP_BASSN	(0xb7a*2)
#define	M_BTCX_TXCONF_STRT_L	(0xb7b*2)
#define	M_BTCX_TXCONF_STRT_H	(0xb7c*2)
#define	M_NLDT_BSS_IDX	(0xb7d*2)
#define	M_NLDT_WM_0	(0xb7e*2)
#define	M_TSF_ACTV_L	(0xb7f*2)
#define	M_TSF_ACTV_H	(0xb80*2)
#define	M_BCMCPS_BLK	(0xb81*2)
#define	M_BCMCPS_BLK_SIZE	3
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_BCMCPS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_BCMCPS_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCN40PHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCN40PHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_PMUTIMER_LOCK	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PMUTIMER_LOCK_OFFSET	(0x66*2)
#define	M_SSLPN_PWR_IDX_MAX	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_SSLPN_PWR_IDX_MAX_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_BTCX_NUM_TASKS	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_NUM_TASKS_OFFSET	(0x76*2)
#define	M_BTCX_TBFC_DNCNT_TH	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_TBFC_DNCNT_TH_OFFSET	(0x77*2)
#define	M_BTCX_AVAILABLE	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_AVAILABLE_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x7d*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x7e*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_RFACT_CTR_L	(M_BTCXDBG_BLK+(0x0*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0x0*2)
#define	M_BTCX_RFACT_CTR_H	(M_BTCXDBG_BLK+(0x1*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0x1*2)
#define	M_BTCX_TXCONF_CTR_L	(M_BTCXDBG_BLK+(0x2*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0x2*2)
#define	M_BTCX_TXCONF_CTR_H	(M_BTCXDBG_BLK+(0x3*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x3*2)
#define	M_BTCX_TXCONF_DURN_L	(M_BTCXDBG_BLK+(0x4*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x4*2)
#define	M_BTCX_TXCONF_DURN_H	(M_BTCXDBG_BLK+(0x5*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x5*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x10*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x11*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x12*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x13*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x14*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x15*2)
#define	M_NOISE_CAL_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_NOISE_CAL_SAMPLES_OFFSET	(0x16*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x17*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x18*2)
#define	M_NOISE_CAL_RSSI	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_NOISE_CAL_RSSI_OFFSET	(0x19*2)
#define	M_NOISE_CAL_DC_I	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_NOISE_CAL_DC_I_OFFSET	(0x1a*2)
#define	M_NOISE_CAL_DC_Q	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_NOISE_CAL_DC_Q_OFFSET	(0x1b*2)
#define	M_NOISE_CAL_GAIN	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_NOISE_CAL_GAIN_OFFSET	(0x1c*2)
#define	M_TOGGLE_EXTLNA_TS	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_TOGGLE_EXTLNA_TS_OFFSET	(0x1d*2)
#define	M_TOGGLE_EXTLNA_TO	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_TOGGLE_EXTLNA_TO_OFFSET	(0x1e*2)
#define	M_TOGGLE_EXTLNA_ADDR1	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_TOGGLE_EXTLNA_ADDR1_OFFSET	(0x1f*2)
#define	M_TOGGLE_EXTLNA_ADDR2	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_TOGGLE_EXTLNA_ADDR2_OFFSET	(0x20*2)
#define	M_TOGGLE_EXTLNA_ADDR3	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_TOGGLE_EXTLNA_ADDR3_OFFSET	(0x21*2)
#define	M_TOGGLE_EXTLNA_DATA1A	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1A_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2A	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2A_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3A	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3A_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_DATA1B	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1B_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2B	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2B_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3B	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3B_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_CNT	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_TOGGLE_EXTLNA_CNT_OFFSET	(0x25*2)
#define	M_SWDIV_EN	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_SWDIV_EN_OFFSET	(0x26*2)
#define	M_SWDIV_PREF_ANT	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x27*2)
#define	M_SWDIV_GPIO_MASK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x28*2)
#define	M_RSSI_BOARDATTEN	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_RSSI_BOARDATTEN_OFFSET	(0x29*2)
#define	M_RSSI_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_RSSI_NSAMPS_OFFSET	(0x2a*2)
#define	M_RSSI_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_RSSI_LOGNSAMPS_OFFSET	(0x2b*2)
#define	M_RSSI_IQPWR	(M_SSLPNPHYREGS_BLK+(0x2c*2))
#define	M_RSSI_IQPWR_OFFSET	(0x2c*2)
#define	M_RSSI_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x2d*2))
#define	M_RSSI_IQPWR_DB_OFFSET	(0x2d*2)
#define	M_RSSI_LOCK	(M_SSLPNPHYREGS_BLK+(0x2e*2))
#define	M_RSSI_LOCK_OFFSET	(0x2e*2)
#define	M_RSSI_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x2f*2))
#define	M_RSSI_IQEST_EN_OFFSET	(0x2f*2)
#define	M_RSSI_BOARDATTEN_DBG	(M_SSLPNPHYREGS_BLK+(0x30*2))
#define	M_RSSI_BOARDATTEN_DBG_OFFSET	(0x30*2)
#define	M_RSSI_IQPWR_DBG	(M_SSLPNPHYREGS_BLK+(0x31*2))
#define	M_RSSI_IQPWR_DBG_OFFSET	(0x31*2)
#define	M_RSSI_IQPWR_DB_DBG	(M_SSLPNPHYREGS_BLK+(0x32*2))
#define	M_RSSI_IQPWR_DB_DBG_OFFSET	(0x32*2)
#define	M_SSLPNCALIBCLK_REG	(M_SSLPNPHYREGS_BLK+(0x33*2))
#define	M_SSLPNCALIBCLK_REG_OFFSET	(0x33*2)
#define	M_IQENABLEWAITTIME_REG	(M_SSLPNPHYREGS_BLK+(0x34*2))
#define	M_IQENABLEWAITTIME_REG_OFFSET	(0x34*2)
#define	M_SAVE_IQENWAITTIME	(M_SSLPNPHYREGS_BLK+(0x35*2))
#define	M_SAVE_IQENWAITTIME_OFFSET	(0x35*2)
#define	M_NOISE_IQPWR	(M_SSLPNPHYREGS_BLK+(0x36*2))
#define	M_NOISE_IQPWR_OFFSET	(0x36*2)
#define	M_NOISE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x37*2))
#define	M_NOISE_IQPWR_DB_OFFSET	(0x37*2)
#define	M_NOISE_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x38*2))
#define	M_NOISE_LOGNSAMPS_OFFSET	(0x38*2)
#define	M_NOISE_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x39*2))
#define	M_NOISE_NSAMPS_OFFSET	(0x39*2)
#define	M_NOISE_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x3a*2))
#define	M_NOISE_IQEST_EN_OFFSET	(0x3a*2)
#define	M_NOISE_IQEST_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x3b*2))
#define	M_NOISE_IQEST_TIMEOUT_OFFSET	(0x3b*2)
#define	M_NOISE_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3c*2))
#define	M_NOISE_IQEST_PENDING_OFFSET	(0x3c*2)
#define	M_RSSI_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3d*2))
#define	M_RSSI_IQEST_PENDING_OFFSET	(0x3d*2)
#define	M_RSSI_QDB_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3e*2))
#define	M_RSSI_QDB_OFFSET_OFFSET	(0x3e*2)
#define	M_RSSI_QDB_0	(M_SSLPNPHYREGS_BLK+(0x3f*2))
#define	M_RSSI_QDB_0_OFFSET	(0x3f*2)
#define	M_RSSI_QDB_1	(M_SSLPNPHYREGS_BLK+(0x40*2))
#define	M_RSSI_QDB_1_OFFSET	(0x40*2)
#define	M_RSSI_QDB_2	(M_SSLPNPHYREGS_BLK+(0x41*2))
#define	M_RSSI_QDB_2_OFFSET	(0x41*2)
#define	M_RSSI_QDB_3	(M_SSLPNPHYREGS_BLK+(0x42*2))
#define	M_RSSI_QDB_3_OFFSET	(0x42*2)
#define	M_RADIOID_L	(M_SSLPNPHYREGS_BLK+(0x43*2))
#define	M_RADIOID_L_OFFSET	(0x43*2)
#define	M_RADIOID_H	(M_SSLPNPHYREGS_BLK+(0x44*2))
#define	M_RADIOID_H_OFFSET	(0x44*2)
#define	M_NOISE_LTE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x48*2))
#define	M_NOISE_LTE_IQPWR_DB_OFFSET	(0x48*2)
#define	M_NOISE_LTE_ON	(M_SSLPNPHYREGS_BLK+(0x49*2))
#define	M_NOISE_LTE_ON_OFFSET	(0x49*2)
#define	M_SWDIV_SWCTRL_ANT0	(M_SSLPNPHYREGS_BLK+(0x4a*2))
#define	M_SWDIV_SWCTRL_ANT0_OFFSET	(0x4a*2)
#define	M_SWDIV_SWCTRL_REG	(M_SSLPNPHYREGS_BLK+(0x4b*2))
#define	M_SWDIV_SWCTRL_REG_OFFSET	(0x4b*2)
#define	M_RSSI_GAINVALRESP	(M_SSLPNPHYREGS_BLK+(0x4c*2))
#define	M_RSSI_GAINVALRESP_OFFSET	(0x4c*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_BCMC_TIMEOUT	(M_BCMCPS_BLK+(0x0*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x0*2)
#define	M_BCMCROLL_TMOUT	(M_BCMCPS_BLK+(0x1*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x1*2)
#define	M_BCMCROLL_TSTMP	(M_BCMCPS_BLK+(0x2*2))
#define	M_BCMCROLL_TSTMP_OFFSET	(0x2*2)
#endif /* (D11_REV == 38) */
#if (D11_REV == 39)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0xc0*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_SECKINDXALGO_BLK	(0x2ea*2)
#define	M_SECKINDXALGO_BLK_SIZE	54
#define	M_MBSSID_BLK	(0x320*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x330*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_CCA_STATS_BLK	(0x360*2)
#define	M_CCA_STATS_BLK_SIZE	18
#define	M_SMPL_COL_BMP	(0x372*2)
#define	M_SMPL_COL_CTL	(0x373*2)
#define	M_COREMASK_BLK	(0x374*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_AMPDU_PER_BLK	(0x37a*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x37e*2)
#define	M_RXFRM_THRSH	(0x37f*2)
#define	M_LCNPHYREGS_BLK	(0x380*2)
#define	M_LCNPHYREGS_BLK_SIZE	16
#define	M_CF0201_BLK	(0x390*2)
#define	M_CF0201_BLK_SIZE	16
#define	M_SSID_MASK	(0x3a0*2)
#define	M_SSID_MASK_SIZE	16
#define	M_AVAIL	(0x3b0*2)
#define	M_PMU_L	(0x3b1*2)
#define	M_PMU_H	(0x3b2*2)
#define	M_BTCXDBG_BLK	(0x3b4*2)
#define	M_BTCXDBG_BLK_SIZE	6
#define	M_BTCX_IBSS_TSF	(0x3ba*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_MACINTSTATUS_EXT	(0x3b3*2)
#define	M_SPW_TX_INHIBIT_TS	(0x3bd*2)
#define	M_SPW_TX_INHIBIT_TOUT	(0x3be*2)
#define	M_RATE_TABLE_A	(0x3c0*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x418*2)
#define	M_RATE_TABLE_B_SIZE	48
#define	M_RATE_TABLE_N	(0x448*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_PRQFIFO	(0x466*2)
#define	M_PRQFIFO_SIZE	60
#define	M_BFI_BLK	(0x4a2*2)
#define	M_BFI_BLK_SIZE	58
#define	M_CTX_BLKS	(0x4dc*2)
#define	M_CTX_BLKS_SIZE	324
#define	M_RXFRM_BLK	(0x620*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_TXFS_BLKS	(0x67c*2)
#define	M_TXFS_BLKS_SIZE	70
#define	M_AMU_INFO_BLKS	(0x6c2*2)
#define	M_AMU_INFO_BLKS_SIZE	60
#define	M_AMU_SEQNUM	(0x6fe*2)
#define	M_AMU_SEQNUM_SIZE	31
#define	M_P2P_INTF_BLK	(0x71e*2)
#define	M_P2P_INTF_BLK_SIZE	103
#define	M_ADDR_MATCH_BLK	(0x786*2)
#define	M_ADDR_MATCH_BLK_SIZE	3
#define	M_P2P_RXFRM_BSSINDX	(0x3bf*2)
#define	M_P2P_TXFRM_BSSINDX	(0x71d*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x785*2)
#define	M_P2P_SLPTIME_L	(0x789*2)
#define	M_P2P_SLPTIME_H	(0x78a*2)
#define	M_P2P_WAKE_ONLYMAC	(0x78b*2)
#define	M_P2P_INTR_IND	(0x78c*2)
#define	M_P2P_BSS_TBTT_BLK	(0x78e*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x792*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x78d*2)
#define	M_RCMTA_IDX	(0x796*2)
#define	M_OPT_SLEEP_TIME	(0x797*2)
#define	M_OPT_SLEEP_WAKETIME	(0x798*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x79a*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_SSLPNPHYREGS_BLK	(0x7aa*2)
#define	M_SSLPNPHYREGS_BLK_SIZE	77
#define	M_CRX_BLK	(0x7f8*2)
#define	M_CRX_BLK_SIZE	16
#define	M_TPL_DTIM	(0x808*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_BA_BITMAP	(0x80c*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_ANT2x3GPIO_BLK	(0x810*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x799*2)
#define	M_SLOWTIMER_H	(0x7f7*2)
#define	M_WAKETIME_NOSLOW	(0x812*2)
#define	M_ABURN_SLOT	(0x813*2)
#define	M_RSP_FRMTYPE	(0x814*2)
#define	M_PRSRETX_CNT	(0x815*2)
#define	M_ABURN_TXS0	(0x816*2)
#define	M_ABURN_TXS1	(0x817*2)
#define	M_ABURN_TXS2	(0x818*2)
#define	M_ABURN_TXS3	(0x819*2)
#define	M_NACK_FRMID	(0x81a*2)
#define	M_ALT_CTX	(0x81b*2)
#define	M_ALT_TXFINDX	(0x81c*2)
#define	M_IVLOC	(0x81d*2)
#define	M_JSSI_TSTAMP	(0x81e*2)
#define	M_TXCRSEND_TSTAMP	(0x81f*2)
#define	M_NACK_TIMER	(0x820*2)
#define	M_CCA_TSF0	(0x821*2)
#define	M_CCA_TSF1	(0x822*2)
#define	M_TXPWR_RTADJ	(0x823*2)
#define	M_GOOD_RXANT	(0x824*2)
#define	M_CUR_RXF_INDEX	(0x825*2)
#define	M_BYTES_LEFT	(0x826*2)
#define	M_FRM_SOFAR	(0x827*2)
#define	M_MM_XTRADUR	(0x828*2)
#define	M_HANGTM	(0x829*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x82a*2)
#define	M_TMOUT_SLOTS	(0x82b*2)
#define	M_RFAWARE_TSTMP	(0x82c*2)
#define	M_TSFTMRVALTMP_WD3	(0x82d*2)
#define	M_TSFTMRVALTMP_WD2	(0x82e*2)
#define	M_TSFTMRVALTMP_WD1	(0x82f*2)
#define	M_TSFTMRVALTMP_WD0	(0x830*2)
#define	M_IDLE_DUR	(0x831*2)
#define	M_IDLE_TMOUT	(0x832*2)
#define	M_PHY_PLCPRX_DURATION	(0x833*2)
#define	M_ACTS_EXPTIME	(0x834*2)
#define	M_CURR_ANTPAT	(0x835*2)
#define	M_TKIP_WEPSEED	(0x836*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x83e*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x9ee*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0xa4e*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TXFRMPLCP_HDR	(0xa8e*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_BTCX_PREEMPT_CNT	(0xaa2*2)
#define	M_BTCX_PREEMPT_LMT	(0xaa3*2)
#define	M_BTCX_DELLWAR	(0xaa4*2)
#define	M_BTCX_BLK	(0xaa6*2)
#define	M_PR45960_TIME	(0xaa5*2)
#define	M_PR45960_DLY	(0xb6e*2)
#define	M_PR44361B_TIME	(0xb6f*2)
#define	M_PR44361B_CNT	(0xb70*2)
#define	M_PR49179_VAL	(0xb71*2)
#define	M_BAS_ADDR	(0xb72*2)
#define	M_MPDUNUM_LEFT	(0xb73*2)
#define	M_NAMPDU	(0xb74*2)
#define	M_DBG_AMP	(0xb75*2)
#define	M_AMUERR_CNT	(0xb76*2)
#define	M_PS4319XTRA_STAT	(0xb77*2)
#define	M_PR49792	(0xb78*2)
#define	M_CCA_FLGS	(0xb79*2)
#define	M_PR53887	(0xb7a*2)
#define	M_PHY_ANTDIV_REG	(0xb7b*2)
#define	M_PHY_ANTDIV_MASK	(0xb7c*2)
#define	M_PHY_EXTLNA_OVR	(0xb7d*2)
#define	M_PR75447_REG112	(0xb7e*2)
#define	M_PR75447_REG113	(0xb7f*2)
#define	M_RXSTATS_BLK	(0xb80*2)
#define	M_RXSTATS_BLK_SIZE	45
#define	M_CUR_AGF_INDEX	(0xbad*2)
#define	M_HANGTM_H	(0xbae*2)
#define	M_CRSHRXFRMHRST_CNT	(0xbaf*2)
#define	M_PR44361_NXT_RXRST_TS	(0xbb0*2)
#define	M_PR44361_NXT_RXRST_TO	(0xbb1*2)
#define	M_RFOVR0	(0xbb2*2)
#define	M_AVAILABLE	(0xbb3*2)
#define	M_RATEENG_BLK	(M_TKIP_TSC_TTAK+(0x0*2))
#define	M_RATEENG_BLK_OFFSET	(0x0*2)
#define	M_RATEENG_BLK_END	(M_TKIP_TSC_TTAK+(0x15d*2))
#define	M_RATEENG_BLK_END_OFFSET	(0x15d*2)
#define	M_RATEENG_BLK_PTR	(0xbb4*2)
#define	M_RATEENG_BLK_PTR_SIZE	2
#define	M_TONEJAMMER_WAR_BLK	(0xbb6*2)
#define	M_TONEJAMMER_WAR_BLK_SIZE	7
#define	M_EDLO_DEF0	(0xbbd*2)
#define	M_EDLO_DEF1	(0xbbe*2)
#define	M_EDHI_DEF0	(0xbbf*2)
#define	M_EDHI_DEF1	(0xbc0*2)
#define	M_RXGAIN	(0xbc1*2)
#define	M_LPFGAIN	(0xbc2*2)
#define	M_BCNPEND_PREVBCNLEN	(0xbc3*2)
#define	M_RADAR_TSTAMP	(0xbc4*2)
#define	M_SAVERESTORE_BLK	(0xbc5*2)
#define	M_SAVERESTORE_BLK_SIZE	53
#define	M_TX_START_TS	(0xbfa*2)
#define	M_CLIPCTRLTHRESH_REG	(0xbfb*2)
#define	M_IFS_CTL1_EDON	(0xbfc*2)
#define	M_LASTTX_TSF_L	(0xbfd*2)
#define	M_LASTTX_TSF_H	(0xbfe*2)
#define	M_ILP_PER_L	(0xbff*2)
#define	M_ILP_PER_H	(0xc00*2)
#define	M_TMP_BABMP0	(0xc01*2)
#define	M_TMP_BABMP1	(0xc02*2)
#define	M_TMP_BABMP2	(0xc03*2)
#define	M_TMP_BABMP3	(0xc04*2)
#define	M_TMP_BASSN	(0xc05*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc06*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc07*2)
#define	M_NLDT_BSS_IDX	(0xc08*2)
#define	M_NLDT_WM_0	(0xc09*2)
#define	M_TSF_ACTV_L	(0xc0a*2)
#define	M_TSF_ACTV_H	(0xc0b*2)
#define	M_BCMCPS_BLK	(0xc0c*2)
#define	M_BCMCPS_BLK_SIZE	3
#define	M_UDBG_CRASH_BLK	(0xc10*2)
#define	M_UDBG_CRASH_BLK_SIZE	4
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_UDBG_CRASH_BLK_PTR	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UDBG_CRASH_BLK_PTR_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_BTAMP_GAIN_DELTA	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_BTAMP_GAIN_DELTA_OFFSET	(0x3b*2)
#define	M_LCNPHYREGS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_LCNPHYREGS_BLK_PTR_OFFSET	(0x3d*2)
#define	M_BCMCPS_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_BCMCPS_BLK_PTR_OFFSET	(0x3f*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_LCN40PHYREGS_PTR	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_LCN40PHYREGS_PTR_OFFSET	(0x47*2)
#define	M_BCNPEND_RXLEN	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_BCNPEND_RXLEN_OFFSET	(0x48*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_CCK_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TX_IDLE_BUSY_RATIO_X_16_OFDM_OFFSET	(0x5a*2)
#define	M_AID	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_RXSTATS_BLK_PTR	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_RXSTATS_BLK_PTR_OFFSET	(0x65*2)
#define	M_PMUTIMER_LOCK	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PMUTIMER_LOCK_OFFSET	(0x66*2)
#define	M_BFI_BLK_PTR	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x67*2)
#define	M_SSLPN_CN05	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_SSLPN_CN05_OFFSET	(0x68*2)
#define	M_TXFS_PTR	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_TXFS_PTR_OFFSET	(0x69*2)
#define	M_LP_RCCAL_OVR	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_LP_RCCAL_OVR_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xc*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xc*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x18*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x18*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x24*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x24*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x30*2))
#define	END_OF_BRATETBL_OFFSET	(0x30*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x36*2))
#define	M_CTX1_BLK_OFFSET	(0x36*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x6c*2))
#define	M_CTX2_BLK_OFFSET	(0x6c*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0xa2*2))
#define	M_CTX3_BLK_OFFSET	(0xa2*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0xd8*2))
#define	M_CTX4_BLK_OFFSET	(0xd8*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x10e*2))
#define	M_CTX5_BLK_OFFSET	(0x10e*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_CF0201_AID	(M_CF0201_BLK+(0x0*2))
#define	M_CF0201_AID_OFFSET	(0x0*2)
#define	M_MPACK_PCTL	(M_CF0201_BLK+(0x1*2))
#define	M_MPACK_PCTL_OFFSET	(0x1*2)
#define	M_MPACK_DUR	(M_CF0201_BLK+(0x2*2))
#define	M_MPACK_DUR_OFFSET	(0x2*2)
#define	M_LASTMP_SEQNUM	(M_CF0201_BLK+(0x3*2))
#define	M_LASTMP_SEQNUM_OFFSET	(0x3*2)
#define	M_CF0201_MP_RA0	(M_CF0201_BLK+(0x4*2))
#define	M_CF0201_MP_RA0_OFFSET	(0x4*2)
#define	M_CF0201_MP_RA1	(M_CF0201_BLK+(0x5*2))
#define	M_CF0201_MP_RA1_OFFSET	(0x5*2)
#define	M_CF0201_MP_RA2	(M_CF0201_BLK+(0x6*2))
#define	M_CF0201_MP_RA2_OFFSET	(0x6*2)
#define	M_CF0201_RSP_ADDR3L	(M_CF0201_BLK+(0x7*2))
#define	M_CF0201_RSP_ADDR3L_OFFSET	(0x7*2)
#define	M_CF0201_RSP_ADDR3M	(M_CF0201_BLK+(0x8*2))
#define	M_CF0201_RSP_ADDR3M_OFFSET	(0x8*2)
#define	M_CF0201_RSP_ADDR3H	(M_CF0201_BLK+(0x9*2))
#define	M_CF0201_RSP_ADDR3H_OFFSET	(0x9*2)
#define	M_CF0201_MPACK_RA0	(M_CF0201_BLK+(0xa*2))
#define	M_CF0201_MPACK_RA0_OFFSET	(0xa*2)
#define	M_CF0201_MPACK_RA1	(M_CF0201_BLK+(0xb*2))
#define	M_CF0201_MPACK_RA1_OFFSET	(0xb*2)
#define	M_CF0201_MPACK_RA2	(M_CF0201_BLK+(0xc*2))
#define	M_CF0201_MPACK_RA2_OFFSET	(0xc*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_TXFS_INTF_BLKS	(M_TXFS_BLKS+(0x32*2))
#define	M_TXFS_INTF_BLKS_OFFSET	(0x32*2)
#define	M_TXFS_INTF0	(M_TXFS_INTF_BLKS+(0x0*2))
#define	M_TXFS_INTF0_OFFSET	(0x0*2)
#define	M_TXFS_INTF1	(M_TXFS_INTF_BLKS+(0x5*2))
#define	M_TXFS_INTF1_OFFSET	(0x5*2)
#define	M_TXFS_INTF2	(M_TXFS_INTF_BLKS+(0xa*2))
#define	M_TXFS_INTF2_OFFSET	(0xa*2)
#define	M_TXFS_INTF3	(M_TXFS_INTF_BLKS+(0xf*2))
#define	M_TXFS_INTF3_OFFSET	(0xf*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_ADDR_BMP_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_ADDR_BMP_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_ADDR1_INDX	(M_ADDR_MATCH_BLK+(0x0*2))
#define	M_ADDR1_INDX_OFFSET	(0x0*2)
#define	M_ADDR2_INDX	(M_ADDR_MATCH_BLK+(0x1*2))
#define	M_ADDR2_INDX_OFFSET	(0x1*2)
#define	M_ADDR3_INDX	(M_ADDR_MATCH_BLK+(0x2*2))
#define	M_ADDR3_INDX_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_LEA_DUR	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_LEA_DUR_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_TST1_OFFSET	(0x3a*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_TST2_OFFSET	(0x3b*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_TST3_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x6c*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x6d*2)
#define	M_BTCX_UNUSED110	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_UNUSED110_OFFSET	(0x6e*2)
#define	M_BTCX_HOLDSCO_BURST_CNT	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_HOLDSCO_BURST_CNT_OFFSET	(0x6f*2)
#define	M_BTCX_HOLDSCO_BURST_LMT	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_HOLDSCO_BURST_LMT_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BLE_SCAN_DUR_LMT	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BLE_SCAN_DUR_LMT_OFFSET	(0x74*2)
#define	M_BTCX_BLE_SCAN_DEFER_LMT	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BLE_SCAN_DEFER_LMT_OFFSET	(0x75*2)
#define	M_BTCX_NUM_TASKS	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_NUM_TASKS_OFFSET	(0x76*2)
#define	M_BTCX_TBFC_DNCNT_TH	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_TBFC_DNCNT_TH_OFFSET	(0x77*2)
#define	M_BTCX_AVAILABLE	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_AVAILABLE_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x7d*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x7e*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0x81*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0x81*2)
#define	M_LTECX_FICT_WT	(M_BTCX_BLK+(0x82*2))
#define	M_LTECX_FICT_WT_OFFSET	(0x82*2)
#define	M_LTECX_FICT_WDW_SIZE	(M_BTCX_BLK+(0x83*2))
#define	M_LTECX_FICT_WDW_SIZE_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_WCI2_HANG_THRESH	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_WCI2_HANG_THRESH_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_WAR	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_WAR_OFFSET	(0x89*2)
#define	M_LTECX_TXE_EN_STUCK_WAR_TOUT	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_TXE_EN_STUCK_WAR_TOUT_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_DBUART_STATE	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_DBUART_STATE_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0x8e*2)
#define	M_LTECX_DBUART_WDATA_L	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_DBUART_WDATA_L_OFFSET	(0x8f*2)
#define	M_LTECX_DBUART_WDATA_H	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_DBUART_WDATA_H_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_RT_SIGS_RAW_NEW	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_RT_SIGS_RAW_NEW_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_DBUART_POLL_TIME	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_DBUART_POLL_TIME_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x9a*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_SCANJOIN_PROT_DUR	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_SCANJOIN_PROT_DUR_OFFSET	(0xaa*2)
#define	M_LTECX_SCANJOIN_PROT_TS	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_SCANJOIN_PROT_TS_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_AVAIL1	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_AVAIL1_OFFSET	(0xaf*2)
#define	M_LTECX_AVAIL2	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_AVAIL2_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_ECI0_OFFSET	(0xb4*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_ECI1_OFFSET	(0xb5*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_ECI2_OFFSET	(0xb6*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_ECI3_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_AUX_RX_DATA	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_AUX_RX_DATA_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_DBUART_POLL_PERIOD_ORIG	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_DBUART_POLL_PERIOD_ORIG_OFFSET	(0xbe*2)
#define	M_LTECX_DBUART_INACTIVITY_TOUT	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_DBUART_INACTIVITY_TOUT_OFFSET	(0xbf*2)
#define	M_LTECX_WCI2_HANG_CNT	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_WCI2_HANG_CNT_OFFSET	(0xc0*2)
#define	M_LTECX_LTETX_SSFN	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_LTETX_SSFN_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0xc3*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0xc4*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0xc5*2)
#define	M_LTECX_SSP_TX_DUR	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_SSP_TX_DUR_OFFSET	(0xc6*2)
#define	M_LTECX_TX_PROT_EXT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TX_PROT_EXT_OFFSET	(0xc7*2)
#define	M_BTCX_RFACT_CTR_L	(M_BTCXDBG_BLK+(0x0*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0x0*2)
#define	M_BTCX_RFACT_CTR_H	(M_BTCXDBG_BLK+(0x1*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0x1*2)
#define	M_BTCX_TXCONF_CTR_L	(M_BTCXDBG_BLK+(0x2*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0x2*2)
#define	M_BTCX_TXCONF_CTR_H	(M_BTCXDBG_BLK+(0x3*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x3*2)
#define	M_BTCX_TXCONF_DURN_L	(M_BTCXDBG_BLK+(0x4*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x4*2)
#define	M_BTCX_TXCONF_DURN_H	(M_BTCXDBG_BLK+(0x5*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x5*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_BCNPEND_RXBUFFSZ	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_BCNPEND_RXBUFFSZ_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_ADDR	(M_TXPWR_M+(0x0*2))
#define	M_RSSIOTHERS_ADDR_OFFSET	(0x0*2)
#define	M_RSSIOTHERS_VAL	(M_CCKBOOST_ADJ+(0x0*2))
#define	M_RSSIOTHERS_VAL_OFFSET	(0x0*2)
#define	M_PAPD_IDX	(M_TXPWR_TARGET+(0x0*2))
#define	M_PAPD_IDX_OFFSET	(0x0*2)
#define	M_PAPD_CALSTEPS	(M_TXPWR_MAX+(0x0*2))
#define	M_PAPD_CALSTEPS_OFFSET	(0x0*2)
#define	M_PAPD_LASTIDX	(M_TXPWR_CUR+(0x0*2))
#define	M_PAPD_LASTIDX_OFFSET	(0x0*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_RX1M_CNT	(M_RXSTATS_BLK+(0x0*2))
#define	M_RX1M_CNT_OFFSET	(0x0*2)
#define	M_RX2M_CNT	(M_RXSTATS_BLK+(0x1*2))
#define	M_RX2M_CNT_OFFSET	(0x1*2)
#define	M_RX5M5_CNT	(M_RXSTATS_BLK+(0x2*2))
#define	M_RX5M5_CNT_OFFSET	(0x2*2)
#define	M_RX11M_CNT	(M_RXSTATS_BLK+(0x3*2))
#define	M_RX11M_CNT_OFFSET	(0x3*2)
#define	M_RX48M_CNT	(M_RXSTATS_BLK+(0x4*2))
#define	M_RX48M_CNT_OFFSET	(0x4*2)
#define	M_RX24M_CNT	(M_RXSTATS_BLK+(0x5*2))
#define	M_RX24M_CNT_OFFSET	(0x5*2)
#define	M_RX12M_CNT	(M_RXSTATS_BLK+(0x6*2))
#define	M_RX12M_CNT_OFFSET	(0x6*2)
#define	M_RX6M_CNT	(M_RXSTATS_BLK+(0x7*2))
#define	M_RX6M_CNT_OFFSET	(0x7*2)
#define	M_RX54M_CNT	(M_RXSTATS_BLK+(0x8*2))
#define	M_RX54M_CNT_OFFSET	(0x8*2)
#define	M_RX36M_CNT	(M_RXSTATS_BLK+(0x9*2))
#define	M_RX36M_CNT_OFFSET	(0x9*2)
#define	M_RX18M_CNT	(M_RXSTATS_BLK+(0xa*2))
#define	M_RX18M_CNT_OFFSET	(0xa*2)
#define	M_RX9M_CNT	(M_RXSTATS_BLK+(0xb*2))
#define	M_RX9M_CNT_OFFSET	(0xb*2)
#define	M_RXMCS0_CNT	(M_RXSTATS_BLK+(0xc*2))
#define	M_RXMCS0_CNT_OFFSET	(0xc*2)
#define	M_RXMCS1_CNT	(M_RXSTATS_BLK+(0xd*2))
#define	M_RXMCS1_CNT_OFFSET	(0xd*2)
#define	M_RXMCS2_CNT	(M_RXSTATS_BLK+(0xe*2))
#define	M_RXMCS2_CNT_OFFSET	(0xe*2)
#define	M_RXMCS3_CNT	(M_RXSTATS_BLK+(0xf*2))
#define	M_RXMCS3_CNT_OFFSET	(0xf*2)
#define	M_RXMCS4_CNT	(M_RXSTATS_BLK+(0x10*2))
#define	M_RXMCS4_CNT_OFFSET	(0x10*2)
#define	M_RXMCS5_CNT	(M_RXSTATS_BLK+(0x11*2))
#define	M_RXMCS5_CNT_OFFSET	(0x11*2)
#define	M_RXMCS6_CNT	(M_RXSTATS_BLK+(0x12*2))
#define	M_RXMCS6_CNT_OFFSET	(0x12*2)
#define	M_RXMCS7_CNT	(M_RXSTATS_BLK+(0x13*2))
#define	M_RXMCS7_CNT_OFFSET	(0x13*2)
#define	M_RXMCS8_CNT	(M_RXSTATS_BLK+(0x14*2))
#define	M_RXMCS8_CNT_OFFSET	(0x14*2)
#define	M_RXMCS9_CNT	(M_RXSTATS_BLK+(0x15*2))
#define	M_RXMCS9_CNT_OFFSET	(0x15*2)
#define	M_RXMCS10_CNT	(M_RXSTATS_BLK+(0x16*2))
#define	M_RXMCS10_CNT_OFFSET	(0x16*2)
#define	M_RXMCS11_CNT	(M_RXSTATS_BLK+(0x17*2))
#define	M_RXMCS11_CNT_OFFSET	(0x17*2)
#define	M_RXMCS12_CNT	(M_RXSTATS_BLK+(0x18*2))
#define	M_RXMCS12_CNT_OFFSET	(0x18*2)
#define	M_RXMCS13_CNT	(M_RXSTATS_BLK+(0x19*2))
#define	M_RXMCS13_CNT_OFFSET	(0x19*2)
#define	M_RXMCS14_CNT	(M_RXSTATS_BLK+(0x1a*2))
#define	M_RXMCS14_CNT_OFFSET	(0x1a*2)
#define	M_RXMCS15_CNT	(M_RXSTATS_BLK+(0x1b*2))
#define	M_RXMCS15_CNT_OFFSET	(0x1b*2)
#define	M_RXMCS16_CNT	(M_RXSTATS_BLK+(0x1c*2))
#define	M_RXMCS16_CNT_OFFSET	(0x1c*2)
#define	M_RXMCS17_CNT	(M_RXSTATS_BLK+(0x1d*2))
#define	M_RXMCS17_CNT_OFFSET	(0x1d*2)
#define	M_RXMCS18_CNT	(M_RXSTATS_BLK+(0x1e*2))
#define	M_RXMCS18_CNT_OFFSET	(0x1e*2)
#define	M_RXMCS19_CNT	(M_RXSTATS_BLK+(0x1f*2))
#define	M_RXMCS19_CNT_OFFSET	(0x1f*2)
#define	M_RXMCS20_CNT	(M_RXSTATS_BLK+(0x20*2))
#define	M_RXMCS20_CNT_OFFSET	(0x20*2)
#define	M_RXMCS21_CNT	(M_RXSTATS_BLK+(0x21*2))
#define	M_RXMCS21_CNT_OFFSET	(0x21*2)
#define	M_RXMCS22_CNT	(M_RXSTATS_BLK+(0x22*2))
#define	M_RXMCS22_CNT_OFFSET	(0x22*2)
#define	M_RXMCS23_CNT	(M_RXSTATS_BLK+(0x23*2))
#define	M_RXMCS23_CNT_OFFSET	(0x23*2)
#define	M_RXMCS24_CNT	(M_RXSTATS_BLK+(0x24*2))
#define	M_RXMCS24_CNT_OFFSET	(0x24*2)
#define	M_RXMCS25_CNT	(M_RXSTATS_BLK+(0x25*2))
#define	M_RXMCS25_CNT_OFFSET	(0x25*2)
#define	M_RXMCS26_CNT	(M_RXSTATS_BLK+(0x26*2))
#define	M_RXMCS26_CNT_OFFSET	(0x26*2)
#define	M_RXMCS27_CNT	(M_RXSTATS_BLK+(0x27*2))
#define	M_RXMCS27_CNT_OFFSET	(0x27*2)
#define	M_RXMCS28_CNT	(M_RXSTATS_BLK+(0x28*2))
#define	M_RXMCS28_CNT_OFFSET	(0x28*2)
#define	M_RXMCS29_CNT	(M_RXSTATS_BLK+(0x29*2))
#define	M_RXMCS29_CNT_OFFSET	(0x29*2)
#define	M_RXMCS30_CNT	(M_RXSTATS_BLK+(0x2a*2))
#define	M_RXMCS30_CNT_OFFSET	(0x2a*2)
#define	M_RXMCS31_CNT	(M_RXSTATS_BLK+(0x2b*2))
#define	M_RXMCS31_CNT_OFFSET	(0x2b*2)
#define	M_RXMCSOTHER_CNT	(M_RXSTATS_BLK+(0x2c*2))
#define	M_RXMCSOTHER_CNT_OFFSET	(0x2c*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_SSLPN_SNR_RSSI_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3*2))
#define	M_SSLPN_SNR_RSSI_OFFSET_OFFSET	(0x3*2)
#define	M_SSLPN_RSSI_0	(M_SSLPNPHYREGS_BLK+(0x4*2))
#define	M_SSLPN_RSSI_0_OFFSET	(0x4*2)
#define	M_SSLPN_SNR_0_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x5*2))
#define	M_SSLPN_SNR_0_logchPowAccOut_OFFSET	(0x5*2)
#define	M_SSLPN_SNR_0_errAccOut	(M_SSLPNPHYREGS_BLK+(0x6*2))
#define	M_SSLPN_SNR_0_errAccOut_OFFSET	(0x6*2)
#define	M_SSLPN_RSSI_1	(M_SSLPNPHYREGS_BLK+(0x7*2))
#define	M_SSLPN_RSSI_1_OFFSET	(0x7*2)
#define	M_SSLPN_SNR_1_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0x8*2))
#define	M_SSLPN_SNR_1_logchPowAccOut_OFFSET	(0x8*2)
#define	M_SSLPN_SNR_1_errAccOut	(M_SSLPNPHYREGS_BLK+(0x9*2))
#define	M_SSLPN_SNR_1_errAccOut_OFFSET	(0x9*2)
#define	M_SSLPN_RSSI_2	(M_SSLPNPHYREGS_BLK+(0xa*2))
#define	M_SSLPN_RSSI_2_OFFSET	(0xa*2)
#define	M_SSLPN_SNR_2_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xb*2))
#define	M_SSLPN_SNR_2_logchPowAccOut_OFFSET	(0xb*2)
#define	M_SSLPN_SNR_2_errAccOut	(M_SSLPNPHYREGS_BLK+(0xc*2))
#define	M_SSLPN_SNR_2_errAccOut_OFFSET	(0xc*2)
#define	M_SSLPN_RSSI_3	(M_SSLPNPHYREGS_BLK+(0xd*2))
#define	M_SSLPN_RSSI_3_OFFSET	(0xd*2)
#define	M_SSLPN_SNR_3_logchPowAccOut	(M_SSLPNPHYREGS_BLK+(0xe*2))
#define	M_SSLPN_SNR_3_logchPowAccOut_OFFSET	(0xe*2)
#define	M_SSLPN_SNR_3_errAccOut	(M_SSLPNPHYREGS_BLK+(0xf*2))
#define	M_SSLPN_SNR_3_errAccOut_OFFSET	(0xf*2)
#define	M_SSLPNPHY_NOISE_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x10*2))
#define	M_SSLPNPHY_NOISE_SAMPLES_OFFSET	(0x10*2)
#define	M_NOISE_CAL_DATA_PTR	(M_SSLPNPHYREGS_BLK+(0x11*2))
#define	M_NOISE_CAL_DATA_PTR_OFFSET	(0x11*2)
#define	M_NOISE_CAL_START_TIME	(M_SSLPNPHYREGS_BLK+(0x12*2))
#define	M_NOISE_CAL_START_TIME_OFFSET	(0x12*2)
#define	M_NOISE_CAL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x13*2))
#define	M_NOISE_CAL_TIMEOUT_OFFSET	(0x13*2)
#define	M_NOISE_CAL_CMD	(M_SSLPNPHYREGS_BLK+(0x14*2))
#define	M_NOISE_CAL_CMD_OFFSET	(0x14*2)
#define	M_NOISE_CAL_RSP	(M_SSLPNPHYREGS_BLK+(0x15*2))
#define	M_NOISE_CAL_RSP_OFFSET	(0x15*2)
#define	M_NOISE_CAL_SAMPLES	(M_SSLPNPHYREGS_BLK+(0x16*2))
#define	M_NOISE_CAL_SAMPLES_OFFSET	(0x16*2)
#define	M_NOISE_CAL_DATA	(M_SSLPNPHYREGS_BLK+(0x17*2))
#define	M_NOISE_CAL_DATA_OFFSET	(0x17*2)
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x18*2))
#define	M_NOISE_CAL_SAMP_COLL_TIMEOUT_OFFSET	(0x18*2)
#define	M_NOISE_CAL_RSSI	(M_SSLPNPHYREGS_BLK+(0x19*2))
#define	M_NOISE_CAL_RSSI_OFFSET	(0x19*2)
#define	M_NOISE_CAL_DC_I	(M_SSLPNPHYREGS_BLK+(0x1a*2))
#define	M_NOISE_CAL_DC_I_OFFSET	(0x1a*2)
#define	M_NOISE_CAL_DC_Q	(M_SSLPNPHYREGS_BLK+(0x1b*2))
#define	M_NOISE_CAL_DC_Q_OFFSET	(0x1b*2)
#define	M_NOISE_CAL_GAIN	(M_SSLPNPHYREGS_BLK+(0x1c*2))
#define	M_NOISE_CAL_GAIN_OFFSET	(0x1c*2)
#define	M_TOGGLE_EXTLNA_TS	(M_SSLPNPHYREGS_BLK+(0x1d*2))
#define	M_TOGGLE_EXTLNA_TS_OFFSET	(0x1d*2)
#define	M_TOGGLE_EXTLNA_TO	(M_SSLPNPHYREGS_BLK+(0x1e*2))
#define	M_TOGGLE_EXTLNA_TO_OFFSET	(0x1e*2)
#define	M_TOGGLE_EXTLNA_ADDR1	(M_SSLPNPHYREGS_BLK+(0x1f*2))
#define	M_TOGGLE_EXTLNA_ADDR1_OFFSET	(0x1f*2)
#define	M_TOGGLE_EXTLNA_ADDR2	(M_SSLPNPHYREGS_BLK+(0x20*2))
#define	M_TOGGLE_EXTLNA_ADDR2_OFFSET	(0x20*2)
#define	M_TOGGLE_EXTLNA_ADDR3	(M_SSLPNPHYREGS_BLK+(0x21*2))
#define	M_TOGGLE_EXTLNA_ADDR3_OFFSET	(0x21*2)
#define	M_TOGGLE_EXTLNA_DATA1A	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1A_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2A	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2A_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3A	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3A_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_DATA1B	(M_SSLPNPHYREGS_BLK+(0x22*2))
#define	M_TOGGLE_EXTLNA_DATA1B_OFFSET	(0x22*2)
#define	M_TOGGLE_EXTLNA_DATA2B	(M_SSLPNPHYREGS_BLK+(0x23*2))
#define	M_TOGGLE_EXTLNA_DATA2B_OFFSET	(0x23*2)
#define	M_TOGGLE_EXTLNA_DATA3B	(M_SSLPNPHYREGS_BLK+(0x24*2))
#define	M_TOGGLE_EXTLNA_DATA3B_OFFSET	(0x24*2)
#define	M_TOGGLE_EXTLNA_CNT	(M_SSLPNPHYREGS_BLK+(0x25*2))
#define	M_TOGGLE_EXTLNA_CNT_OFFSET	(0x25*2)
#define	M_SWDIV_EN	(M_SSLPNPHYREGS_BLK+(0x26*2))
#define	M_SWDIV_EN_OFFSET	(0x26*2)
#define	M_SWDIV_PREF_ANT	(M_SSLPNPHYREGS_BLK+(0x27*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x27*2)
#define	M_SWDIV_GPIO_MASK	(M_SSLPNPHYREGS_BLK+(0x28*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x28*2)
#define	M_RSSI_BOARDATTEN	(M_SSLPNPHYREGS_BLK+(0x29*2))
#define	M_RSSI_BOARDATTEN_OFFSET	(0x29*2)
#define	M_RSSI_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x2a*2))
#define	M_RSSI_NSAMPS_OFFSET	(0x2a*2)
#define	M_RSSI_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x2b*2))
#define	M_RSSI_LOGNSAMPS_OFFSET	(0x2b*2)
#define	M_RSSI_IQPWR	(M_SSLPNPHYREGS_BLK+(0x2c*2))
#define	M_RSSI_IQPWR_OFFSET	(0x2c*2)
#define	M_RSSI_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x2d*2))
#define	M_RSSI_IQPWR_DB_OFFSET	(0x2d*2)
#define	M_RSSI_LOCK	(M_SSLPNPHYREGS_BLK+(0x2e*2))
#define	M_RSSI_LOCK_OFFSET	(0x2e*2)
#define	M_RSSI_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x2f*2))
#define	M_RSSI_IQEST_EN_OFFSET	(0x2f*2)
#define	M_RSSI_BOARDATTEN_DBG	(M_SSLPNPHYREGS_BLK+(0x30*2))
#define	M_RSSI_BOARDATTEN_DBG_OFFSET	(0x30*2)
#define	M_RSSI_IQPWR_DBG	(M_SSLPNPHYREGS_BLK+(0x31*2))
#define	M_RSSI_IQPWR_DBG_OFFSET	(0x31*2)
#define	M_RSSI_IQPWR_DB_DBG	(M_SSLPNPHYREGS_BLK+(0x32*2))
#define	M_RSSI_IQPWR_DB_DBG_OFFSET	(0x32*2)
#define	M_SSLPNCALIBCLK_REG	(M_SSLPNPHYREGS_BLK+(0x33*2))
#define	M_SSLPNCALIBCLK_REG_OFFSET	(0x33*2)
#define	M_IQENABLEWAITTIME_REG	(M_SSLPNPHYREGS_BLK+(0x34*2))
#define	M_IQENABLEWAITTIME_REG_OFFSET	(0x34*2)
#define	M_SAVE_IQENWAITTIME	(M_SSLPNPHYREGS_BLK+(0x35*2))
#define	M_SAVE_IQENWAITTIME_OFFSET	(0x35*2)
#define	M_NOISE_IQPWR	(M_SSLPNPHYREGS_BLK+(0x36*2))
#define	M_NOISE_IQPWR_OFFSET	(0x36*2)
#define	M_NOISE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x37*2))
#define	M_NOISE_IQPWR_DB_OFFSET	(0x37*2)
#define	M_NOISE_LOGNSAMPS	(M_SSLPNPHYREGS_BLK+(0x38*2))
#define	M_NOISE_LOGNSAMPS_OFFSET	(0x38*2)
#define	M_NOISE_NSAMPS	(M_SSLPNPHYREGS_BLK+(0x39*2))
#define	M_NOISE_NSAMPS_OFFSET	(0x39*2)
#define	M_NOISE_IQEST_EN	(M_SSLPNPHYREGS_BLK+(0x3a*2))
#define	M_NOISE_IQEST_EN_OFFSET	(0x3a*2)
#define	M_NOISE_IQEST_TIMEOUT	(M_SSLPNPHYREGS_BLK+(0x3b*2))
#define	M_NOISE_IQEST_TIMEOUT_OFFSET	(0x3b*2)
#define	M_NOISE_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3c*2))
#define	M_NOISE_IQEST_PENDING_OFFSET	(0x3c*2)
#define	M_RSSI_IQEST_PENDING	(M_SSLPNPHYREGS_BLK+(0x3d*2))
#define	M_RSSI_IQEST_PENDING_OFFSET	(0x3d*2)
#define	M_RSSI_QDB_OFFSET	(M_SSLPNPHYREGS_BLK+(0x3e*2))
#define	M_RSSI_QDB_OFFSET_OFFSET	(0x3e*2)
#define	M_RSSI_QDB_0	(M_SSLPNPHYREGS_BLK+(0x3f*2))
#define	M_RSSI_QDB_0_OFFSET	(0x3f*2)
#define	M_RSSI_QDB_1	(M_SSLPNPHYREGS_BLK+(0x40*2))
#define	M_RSSI_QDB_1_OFFSET	(0x40*2)
#define	M_RSSI_QDB_2	(M_SSLPNPHYREGS_BLK+(0x41*2))
#define	M_RSSI_QDB_2_OFFSET	(0x41*2)
#define	M_RSSI_QDB_3	(M_SSLPNPHYREGS_BLK+(0x42*2))
#define	M_RSSI_QDB_3_OFFSET	(0x42*2)
#define	M_RADIOID_L	(M_SSLPNPHYREGS_BLK+(0x43*2))
#define	M_RADIOID_L_OFFSET	(0x43*2)
#define	M_RADIOID_H	(M_SSLPNPHYREGS_BLK+(0x44*2))
#define	M_RADIOID_H_OFFSET	(0x44*2)
#define	M_NOISE_LTE_IQPWR_DB	(M_SSLPNPHYREGS_BLK+(0x48*2))
#define	M_NOISE_LTE_IQPWR_DB_OFFSET	(0x48*2)
#define	M_NOISE_LTE_ON	(M_SSLPNPHYREGS_BLK+(0x49*2))
#define	M_NOISE_LTE_ON_OFFSET	(0x49*2)
#define	M_SWDIV_SWCTRL_ANT0	(M_SSLPNPHYREGS_BLK+(0x4a*2))
#define	M_SWDIV_SWCTRL_ANT0_OFFSET	(0x4a*2)
#define	M_SWDIV_SWCTRL_REG	(M_SSLPNPHYREGS_BLK+(0x4b*2))
#define	M_SWDIV_SWCTRL_REG_OFFSET	(0x4b*2)
#define	M_RSSI_GAINVALRESP	(M_SSLPNPHYREGS_BLK+(0x4c*2))
#define	M_RSSI_GAINVALRESP_OFFSET	(0x4c*2)
#define	M_LCNPHYREGS_PABIAS_CCK	(M_LCNPHYREGS_BLK+(0x0*2))
#define	M_LCNPHYREGS_PABIAS_CCK_OFFSET	(0x0*2)
#define	M_LCNPHYREGS_PABIAS_OFDM	(M_LCNPHYREGS_BLK+(0x1*2))
#define	M_LCNPHYREGS_PABIAS_OFDM_OFFSET	(0x1*2)
#define	M_IFSCTL1	(M_TSSI_1+(0x0*2))
#define	M_IFSCTL1_OFFSET	(0x0*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_AFEOVR_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x0*2))
#define	M_AFEOVR_ADDR_0_OFFSET	(0x0*2)
#define	M_AFECTL_ADDR_0	(M_TONEJAMMER_WAR_BLK+(0x1*2))
#define	M_AFECTL_ADDR_0_OFFSET	(0x1*2)
#define	M_AFEOVR_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x2*2))
#define	M_AFEOVR_ADDR_1_OFFSET	(0x2*2)
#define	M_AFECTL_ADDR_1	(M_TONEJAMMER_WAR_BLK+(0x3*2))
#define	M_AFECTL_ADDR_1_OFFSET	(0x3*2)
#define	M_AFEOVR_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x4*2))
#define	M_AFEOVR_ADDR_2_OFFSET	(0x4*2)
#define	M_AFECTL_ADDR_2	(M_TONEJAMMER_WAR_BLK+(0x5*2))
#define	M_AFECTL_ADDR_2_OFFSET	(0x5*2)
#define	M_AFEOVR_VAL	(M_TONEJAMMER_WAR_BLK+(0x6*2))
#define	M_AFEOVR_VAL_OFFSET	(0x6*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x8*2))
#define	M_BFI1_BLK_OFFSET	(0x8*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI2_BLK_OFFSET	(0x10*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x18*2))
#define	M_BFI3_BLK_OFFSET	(0x18*2)
#define	M_BFI_COMM	(M_BFI_BLK+(0x20*2))
#define	M_BFI_COMM_OFFSET	(0x20*2)
#define	M_BFI_REFRESH_THR	(M_BFI_COMM+(0x0*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x0*2)
#define	M_BFI_NRXC	(M_BFI_COMM+(0x1*2))
#define	M_BFI_NRXC_OFFSET	(0x1*2)
#define	M_BFI_BFEADDR	(M_BFI_COMM+(0x2*2))
#define	M_BFI_BFEADDR_OFFSET	(0x2*2)
#define	M_BFI_HTNDP2S_PHYCTL	(M_BFI_COMM+(0x3*2))
#define	M_BFI_HTNDP2S_PHYCTL_OFFSET	(0x3*2)
#define	M_BFI_HTNDP2S_PLCP	(M_BFI_COMM+(0x6*2))
#define	M_BFI_HTNDP2S_PLCP_OFFSET	(0x6*2)
#define	M_BFI_HTNDP3S_PHYCTL	(M_BFI_COMM+(0xa*2))
#define	M_BFI_HTNDP3S_PHYCTL_OFFSET	(0xa*2)
#define	M_BFI_HTNDP3S_PLCP	(M_BFI_COMM+(0xd*2))
#define	M_BFI_HTNDP3S_PLCP_OFFSET	(0xd*2)
#define	M_BFE_BSSID_WORD0	(M_BFI_COMM+(0x11*2))
#define	M_BFE_BSSID_WORD0_OFFSET	(0x11*2)
#define	M_BFE_BSSID_WORD1	(M_BFI_COMM+(0x12*2))
#define	M_BFE_BSSID_WORD1_OFFSET	(0x12*2)
#define	M_BFE_BSSID_WORD2	(M_BFI_COMM+(0x13*2))
#define	M_BFE_BSSID_WORD2_OFFSET	(0x13*2)
#define	M_BFI_STAT_BLK	(M_BFI_COMM+(0x14*2))
#define	M_BFI_STAT_BLK_OFFSET	(0x14*2)
#define	M_RXCWRTSUCAST_CNT	(M_BFI_STAT_BLK+(0x0*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x0*2)
#define	M_TXSF_CNT	(M_BFI_STAT_BLK+(0x1*2))
#define	M_TXSF_CNT_OFFSET	(0x1*2)
#define	M_TXCWCTS_CNT	(M_BFI_STAT_BLK+(0x2*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x2*2)
#define	M_BFERPTRDY_CNT	(M_BFI_STAT_BLK+(0x3*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x3*2)
#define	M_BFERPT_BLK	(M_BFI_COMM+(0x18*2))
#define	M_BFERPT_BLK_OFFSET	(0x18*2)
#define	M_BFE_RPTOFF	(M_BFERPT_BLK+(0x0*2))
#define	M_BFE_RPTOFF_OFFSET	(0x0*2)
#define	M_BFE_RTPTR	(M_BFERPT_BLK+(0x1*2))
#define	M_BFE_RTPTR_OFFSET	(0x1*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_RFCTRLOVR_1	(M_EDCF_BLKS+(0x51*2))
#define	M_RFCTRLOVR_1_OFFSET	(0x51*2)
#define	M_RFCTRLOVR_2	(M_EDCF_BLKS+(0x52*2))
#define	M_RFCTRLOVR_2_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXGAINOVR_1	(M_EDCF_BLKS+(0x54*2))
#define	M_RXGAINOVR_1_OFFSET	(0x54*2)
#define	M_RXGAINOVR_2	(M_EDCF_BLKS+(0x55*2))
#define	M_RXGAINOVR_2_OFFSET	(0x55*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXLPFOVR_1	(M_EDCF_BLKS+(0x57*2))
#define	M_RXLPFOVR_1_OFFSET	(0x57*2)
#define	M_RXLPFOVR_2	(M_EDCF_BLKS+(0x58*2))
#define	M_RXLPFOVR_2_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_TXBCN_TGL_MASK	(M_EDCF_BLKS+(0x5e*2))
#define	M_TXBCN_TGL_MASK_OFFSET	(0x5e*2)
#define	M_AID_NBIT	(M_AID+(0x0*2))
#define	M_AID_NBIT_OFFSET	(0x0*2)
#define	M_CRX_BLK_FRMSZ	(M_CRX_BLK+(0x0*2))
#define	M_CRX_BLK_FRMSZ_OFFSET	(0x0*2)
#define	M_CRX_BLK_RXST	(M_CRX_BLK+(0x8*2))
#define	M_CRX_BLK_RXST_OFFSET	(0x8*2)
#define	M_LCN20_RX_WAR_TS	(0xc0f*2)
#define	M_HWACI_STATUS	(0xc14*2)
#define	M_ULB_FLAG	(0xc15*2)
#define	M_ULB_MODE	(0xc16*2)
#define	M_ULB_RSP_TOUT	(0xc17*2)
#define	M_ULB_STOP_TOUT	(0xc18*2)
#define	M_ULB_TX_WAIT_TOUT	(0xc19*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_BCMC_TIMEOUT	(M_BCMCPS_BLK+(0x0*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x0*2)
#define	M_BCMCROLL_TMOUT	(M_BCMCPS_BLK+(0x1*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x1*2)
#define	M_BCMCROLL_TSTMP	(M_BCMCPS_BLK+(0x2*2))
#define	M_BCMCROLL_TSTMP_OFFSET	(0x2*2)
#define	M_UDBG_CRASH_ADDR	(M_UDBG_CRASH_BLK+(0x0*2))
#define	M_UDBG_CRASH_ADDR_OFFSET	(0x0*2)
#define	M_UDBG_CRASH_DATA	(M_UDBG_CRASH_BLK+(0x1*2))
#define	M_UDBG_CRASH_DATA_OFFSET	(0x1*2)
#define	M_UDBG_CRASH_CMD	(M_UDBG_CRASH_BLK+(0x3*2))
#define	M_UDBG_CRASH_CMD_OFFSET	(0x3*2)
#endif /* (D11_REV == 39) */
#if (D11_REV == 40)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_IDLE_DUR	(0x66b*2)
#define	M_IDLE_TMOUT	(0x66c*2)
#define	M_CTS_STRT_TIME	(0x66d*2)
#define	M_CURR_ANTPAT	(0x66e*2)
#define	M_CCA_STATS_BLK	(0x670*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x684*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6ac*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6b4*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x864*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8c4*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x904*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa62*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaa2*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x66f*2)
#define	M_BTCX_PREEMPT_LMT	(0x6ab*2)
#define	M_BTCX_DELLWAR	(0xae6*2)
#define	M_BTCX_BLK	(0xae8*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xae7*2)
#define	M_HWAGG_STATS	(0xbb2*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbb1*2)
#define	M_AMUERR_CNT	(0xc02*2)
#define	M_CCA_FLGS	(0xc03*2)
#define	M_PHY_ANTDIV_REG	(0xc04*2)
#define	M_PHY_ANTDIV_MASK	(0xc05*2)
#define	M_PHY_EXTLNA_OVR	(0xc06*2)
#define	M_EDLO_DEF	(0xc07*2)
#define	M_EDHI_DEF	(0xc08*2)
#define	M_RXGAIN	(0xc09*2)
#define	M_RADAR_TSTAMP	(0xc0a*2)
#define	M_LPFGAIN	(0xc0b*2)
#define	M_ENC_ADJLEN_BLK	(0xc0c*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc14*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc24*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc5a*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc5e*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_MISSEPOCH_CNT	(0xc5d*2)
#define	M_NXT_TXDTSO	(0xc64*2)
#define	M_NXT_TXDTSO_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc61*2)
#define	M_SEC_IDLE_DUR	(0xc62*2)
#define	M_CFRM_RESPBW	(0xc63*2)
#define	M_PWR_UD_BLK	(0xc68*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xc72*2)
#define	M_SLEEP_TIME_L	(0xc73*2)
#define	M_SLEEP_TIME_ML	(0xc74*2)
#define	M_TSF_ACTV_L	(0xc75*2)
#define	M_TSF_ACTV_H	(0xc76*2)
#define	M_LNA_STATE	(0xc77*2)
#define	M_IFS_PRI20	(0xc78*2)
#define	M_CCA_RXBW	(0xc79*2)
#define	M_XMTFIFORDY_FB	(0xc7a*2)
#define	M_BTCX_PRED_RFA_T	(0xc7b*2)
#define	M_LASTTX_TSF	(0xc7c*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc7d*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc7e*2)
#define	M_MFGTEST_RXSEQ	(0xc7f*2)
#define	M_RTG_GRT_CNT	(0xc80*2)
#define	M_RTG_ACK_CNT	(0xc81*2)
#define	M_BCMCROLL_TSTMP	(0xc82*2)
#define	M_DIAG_TXERR_BLK	(0xc83*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xc86*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xc88*2)
#define	M_DBG_TXSUSP_CNT	(0xc89*2)
#define	M_SLEEP_MAX	(0xc8a*2)
#define	M_SHM_END	(0xc8b*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 40) */
#if (D11_REV == 41)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_IDLE_DUR	(0x66b*2)
#define	M_IDLE_TMOUT	(0x66c*2)
#define	M_CTS_STRT_TIME	(0x66d*2)
#define	M_CURR_ANTPAT	(0x66e*2)
#define	M_CCA_STATS_BLK	(0x670*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x684*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6ac*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6b4*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x864*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8c4*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x904*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa62*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaa2*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x66f*2)
#define	M_BTCX_PREEMPT_LMT	(0x6ab*2)
#define	M_BTCX_DELLWAR	(0xae6*2)
#define	M_BTCX_BLK	(0xae8*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xae7*2)
#define	M_HWAGG_STATS	(0xbb2*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbb1*2)
#define	M_AMUERR_CNT	(0xc02*2)
#define	M_CCA_FLGS	(0xc03*2)
#define	M_PHY_ANTDIV_REG	(0xc04*2)
#define	M_PHY_ANTDIV_MASK	(0xc05*2)
#define	M_PHY_EXTLNA_OVR	(0xc06*2)
#define	M_EDLO_DEF	(0xc07*2)
#define	M_EDHI_DEF	(0xc08*2)
#define	M_RXGAIN	(0xc09*2)
#define	M_RADAR_TSTAMP	(0xc0a*2)
#define	M_LPFGAIN	(0xc0b*2)
#define	M_ENC_ADJLEN_BLK	(0xc0c*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc14*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc24*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc5a*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc5e*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc62*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_MISSEPOCH_CNT	(0xc5d*2)
#define	M_NXT_TXDTSO	(0xc68*2)
#define	M_NXT_TXDTSO_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc61*2)
#define	M_SEC_IDLE_DUR	(0xc66*2)
#define	M_CFRM_RESPBW	(0xc67*2)
#define	M_PWR_UD_BLK	(0xc6c*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xc76*2)
#define	M_SLEEP_TIME_L	(0xc77*2)
#define	M_SLEEP_TIME_ML	(0xc78*2)
#define	M_TSF_ACTV_L	(0xc79*2)
#define	M_TSF_ACTV_H	(0xc7a*2)
#define	M_LNA_STATE	(0xc7b*2)
#define	M_IFS_PRI20	(0xc7c*2)
#define	M_CCA_RXBW	(0xc7d*2)
#define	M_XMTFIFORDY_FB	(0xc7e*2)
#define	M_BTCX_PRED_RFA_T	(0xc7f*2)
#define	M_LASTTX_TSF	(0xc80*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc81*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc82*2)
#define	M_MFGTEST_RXSEQ	(0xc83*2)
#define	M_RTG_GRT_CNT	(0xc84*2)
#define	M_RTG_ACK_CNT	(0xc85*2)
#define	M_BCMCROLL_TSTMP	(0xc86*2)
#define	M_DIAG_TXERR_BLK	(0xc87*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xc8a*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xc8c*2)
#define	M_DBG_TXSUSP_CNT	(0xc8d*2)
#define	M_SLEEP_MAX	(0xc8e*2)
#define	M_SHM_END	(0xc8f*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 41) */
#if (D11_REV == 42)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_AVB_BLK	(0x1ea*2)
#define	M_AVB_BLK_SIZE	4
#define	M_CF0601_MBSS_BLK	(0x1ee*2)
#define	M_CF0601_MBSS_BLK_SIZE	3
#define	M_TXFRM_PLCP	(0x1f2*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f8*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f1*2)
#define	M_RXFRM_THRSH	(0x1fc*2)
#define	M_BFCFG_BLK	(0x1fe*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x222*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x294*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2b5*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2c0*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x310*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x348*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x366*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x36e*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3ac*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x46c*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x522*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x1fd*2)
#define	M_P2P_TXFRM_BSSINDX	(0x292*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x293*2)
#define	M_P2P_SLPTIME_L	(0x2bf*2)
#define	M_P2P_SLPTIME_H	(0x3aa*2)
#define	M_P2P_WAKE_ONLYMAC	(0x3ab*2)
#define	M_P2P_INTR_IND	(0x591*2)
#define	M_P2P_BSS_TBTT_BLK	(0x592*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x596*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x59a*2)
#define	M_P2P_NXTOVR_WKTIME	(0x59b*2)
#define	M_P2P_RXPERBSS_PTR	(0x59c*2)
#define	M_ARM_PSO_BLK	(0x59e*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x59d*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5c1*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5c2*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5d4*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x630*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x644*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x648*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x658*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x5d2*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x655*2)
#define	M_SLOWTIMER_H	(0x656*2)
#define	M_RSP_FRMTYPE	(0x657*2)
#define	M_PRSRETX_CNT	(0x663*2)
#define	M_NOISE_TSTAMP	(0x664*2)
#define	M_TXCRSEND_TSTAMP	(0x665*2)
#define	M_CCA_TSF0	(0x666*2)
#define	M_CCA_TSF1	(0x667*2)
#define	M_GOOD_RXANT	(0x668*2)
#define	M_CUR_RXF_INDEX	(0x669*2)
#define	M_BYTES_LEFT	(0x66a*2)
#define	M_MM_XTRADUR	(0x66b*2)
#define	M_NXTNOISE_T	(0x66c*2)
#define	M_RFAWARE_TSTMP	(0x66d*2)
#define	M_TSFTMRVALTMP_WD3	(0x66e*2)
#define	M_TSFTMRVALTMP_WD2	(0x66f*2)
#define	M_TSFTMRVALTMP_WD1	(0x670*2)
#define	M_TSFTMRVALTMP_WD0	(0x671*2)
#define	M_IDLE_DUR	(0x672*2)
#define	M_IDLE_TMOUT	(0x673*2)
#define	M_CTS_STRT_TIME	(0x674*2)
#define	M_CURR_ANTPAT	(0x675*2)
#define	M_CCA_STATS_BLK	(0x676*2)
#define	M_CCA_STATS_BLK_SIZE	38
#define	M_PSM2HOST_STATS_EXT	(0x69c*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6c4*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6cc*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x87c*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8dc*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x91c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa7a*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaba*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x6c3*2)
#define	M_BTCX_PREEMPT_LMT	(0xafe*2)
#define	M_BTCX_DELLWAR	(0xaff*2)
#define	M_BTCX_BLK	(0xb00*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_WLCX_BLK	(0xbca*2)
#define	M_WLCX_BLK_SIZE	48
#define	M_MPDUNUM_LEFT	(0xbc9*2)
#define	M_HWAGG_STATS	(0xbfa*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xc4a*2)
#define	M_AMUERR_CNT	(0xc4b*2)
#define	M_CCA_FLGS	(0xc4c*2)
#define	M_PHY_ANTDIV_REG	(0xc4d*2)
#define	M_PHY_ANTDIV_MASK	(0xc4e*2)
#define	M_PHY_EXTLNA_OVR	(0xc4f*2)
#define	M_EDLO_DEF	(0xc50*2)
#define	M_EDHI_DEF	(0xc51*2)
#define	M_RXGAIN	(0xc52*2)
#define	M_RADAR_TSTAMP	(0xc53*2)
#define	M_LPFGAIN	(0xc54*2)
#define	M_ENC_ADJLEN_BLK	(0xc56*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc5e*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc6e*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xca4*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xca8*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_PREV_SCRS_PIFS_TIME	(0xc55*2)
#define	M_SEC_IDLE_DUR	(0xca7*2)
#define	M_CFRM_RESPBW	(0xcab*2)
#define	M_PWR_UD_BLK	(0xcac*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xcb6*2)
#define	M_SLEEP_TIME_L	(0xcb7*2)
#define	M_SLEEP_TIME_ML	(0xcb8*2)
#define	M_TSF_ACTV_L	(0xcb9*2)
#define	M_TSF_ACTV_H	(0xcba*2)
#define	M_LNA_STATE	(0xcbb*2)
#define	M_IFS_PRI20	(0xcbc*2)
#define	M_CCA_RXBW	(0xcbd*2)
#define	M_XMTFIFORDY_FB	(0xcbe*2)
#define	M_BTCX_PRED_RFA_T	(0xcbf*2)
#define	M_LASTTX_TSF	(0xcc0*2)
#define	M_BTCX_TXCONF_STRT_L	(0xcc1*2)
#define	M_BTCX_TXCONF_STRT_H	(0xcc2*2)
#define	M_MFGTEST_RXSEQ	(0xcc3*2)
#define	M_RTG_GRT_CNT	(0xcc4*2)
#define	M_RTG_ACK_CNT	(0xcc5*2)
#define	M_BCMCROLL_TSTMP	(0xcc6*2)
#define	M_DIAG_TXERR_BLK	(0xcc7*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xcca*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_AVB2_BLK	(0xccc*2)
#define	M_AVB2_BLK_SIZE	7
#define	M_PREVRX_CORE_ST	(0xcd3*2)
#define	M_PREVTX_CORE_ST	(0xcd4*2)
#define	M_DOT11_DTIMCOUNT_CP	(0xcd5*2)
#define	M_CF0601_NTBTT	(0xcd6*2)
#define	M_CF0601_TXFRM_BSSINDX	(0xcd7*2)
#define	M_DBG_TXPS_CNT	(0xcd8*2)
#define	M_DBG_TXSUSP_CNT	(0xcd9*2)
#define	M_SLEEP_MAX	(0xcda*2)
#define	M_SHM_END	(0xcdb*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_SISO_RXDUR_L	(M_CCA_STATS_BLK+(0x14*2))
#define	M_SISO_RXDUR_L_OFFSET	(0x14*2)
#define	M_SISO_RXDUR_H	(M_CCA_STATS_BLK+(0x15*2))
#define	M_SISO_RXDUR_H_OFFSET	(0x15*2)
#define	M_SISO_TXOP_L	(M_CCA_STATS_BLK+(0x16*2))
#define	M_SISO_TXOP_L_OFFSET	(0x16*2)
#define	M_SISO_TXOP_H	(M_CCA_STATS_BLK+(0x17*2))
#define	M_SISO_TXOP_H_OFFSET	(0x17*2)
#define	M_MIMO_RXDUR_L	(M_CCA_STATS_BLK+(0x18*2))
#define	M_MIMO_RXDUR_L_OFFSET	(0x18*2)
#define	M_MIMO_RXDUR_H	(M_CCA_STATS_BLK+(0x19*2))
#define	M_MIMO_RXDUR_H_OFFSET	(0x19*2)
#define	M_MIMO_TXOP_L	(M_CCA_STATS_BLK+(0x1a*2))
#define	M_MIMO_TXOP_L_OFFSET	(0x1a*2)
#define	M_MIMO_TXOP_H	(M_CCA_STATS_BLK+(0x1b*2))
#define	M_MIMO_TXOP_H_OFFSET	(0x1b*2)
#define	M_MIMO_TXDUR_1X_L	(M_CCA_STATS_BLK+(0x1c*2))
#define	M_MIMO_TXDUR_1X_L_OFFSET	(0x1c*2)
#define	M_MIMO_TXDUR_1X_H	(M_CCA_STATS_BLK+(0x1d*2))
#define	M_MIMO_TXDUR_1X_H_OFFSET	(0x1d*2)
#define	M_MIMO_TXDUR_2X_L	(M_CCA_STATS_BLK+(0x1e*2))
#define	M_MIMO_TXDUR_2X_L_OFFSET	(0x1e*2)
#define	M_MIMO_TXDUR_2X_H	(M_CCA_STATS_BLK+(0x1f*2))
#define	M_MIMO_TXDUR_2X_H_OFFSET	(0x1f*2)
#define	M_MIMO_TXDUR_3X_L	(M_CCA_STATS_BLK+(0x20*2))
#define	M_MIMO_TXDUR_3X_L_OFFSET	(0x20*2)
#define	M_MIMO_TXDUR_3X_H	(M_CCA_STATS_BLK+(0x21*2))
#define	M_MIMO_TXDUR_3X_H_OFFSET	(0x21*2)
#define	M_SISO_SIFS_L	(M_CCA_STATS_BLK+(0x22*2))
#define	M_SISO_SIFS_L_OFFSET	(0x22*2)
#define	M_SISO_SIFS_H	(M_CCA_STATS_BLK+(0x23*2))
#define	M_SISO_SIFS_H_OFFSET	(0x23*2)
#define	M_MIMO_SIFS_L	(M_CCA_STATS_BLK+(0x24*2))
#define	M_MIMO_SIFS_L_OFFSET	(0x24*2)
#define	M_MIMO_SIFS_H	(M_CCA_STATS_BLK+(0x25*2))
#define	M_MIMO_SIFS_H_OFFSET	(0x25*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_AVB_1SECL	(M_AVB_BLK+(0x0*2))
#define	M_AVB_1SECL_OFFSET	(0x0*2)
#define	M_AVB_1SECH	(M_AVB_BLK+(0x1*2))
#define	M_AVB_1SECH_OFFSET	(0x1*2)
#define	M_AVB_CLK	(M_AVB_BLK+(0x2*2))
#define	M_AVB_CLK_OFFSET	(0x2*2)
#define	M_AVB_SYNCSZ	(M_AVB_BLK+(0x3*2))
#define	M_AVB_SYNCSZ_OFFSET	(0x3*2)
#define	M_AVB_PREVTX_L	(M_AVB2_BLK+(0x0*2))
#define	M_AVB_PREVTX_L_OFFSET	(0x0*2)
#define	M_AVB_PREVTX_H	(M_AVB2_BLK+(0x1*2))
#define	M_AVB_PREVTX_H_OFFSET	(0x1*2)
#define	M_AVB_PREVACK_L	(M_AVB2_BLK+(0x2*2))
#define	M_AVB_PREVACK_L_OFFSET	(0x2*2)
#define	M_AVB_PREVACK_H	(M_AVB2_BLK+(0x3*2))
#define	M_AVB_PREVACK_H_OFFSET	(0x3*2)
#define	M_AVB_PREVTMP_L	(M_AVB2_BLK+(0x4*2))
#define	M_AVB_PREVTMP_L_OFFSET	(0x4*2)
#define	M_AVB_PREVTMP_H	(M_AVB2_BLK+(0x5*2))
#define	M_AVB_PREVTMP_H_OFFSET	(0x5*2)
#define	M_AVB_SYNCOFF	(M_AVB2_BLK+(0x6*2))
#define	M_AVB_SYNCOFF_OFFSET	(0x6*2)
#define	M_WLCX_BURST_CNT	(M_WLCX_BLK+(0x0*2))
#define	M_WLCX_BURST_CNT_OFFSET	(0x0*2)
#define	M_WLCX_CONFIG	(M_WLCX_BLK+(0x1*2))
#define	M_WLCX_CONFIG_OFFSET	(0x1*2)
#define	M_WLCX_SECIDLY_HDR	(M_WLCX_BLK+(0x2*2))
#define	M_WLCX_SECIDLY_HDR_OFFSET	(0x2*2)
#define	M_WLCX_SECIDLY_DT	(M_WLCX_BLK+(0x3*2))
#define	M_WLCX_SECIDLY_DT_OFFSET	(0x3*2)
#define	M_WLCX_NAV_DUR	(M_WLCX_BLK+(0x4*2))
#define	M_WLCX_NAV_DUR_OFFSET	(0x4*2)
#define	M_WLCX_CTSDURN	(M_WLCX_BLK+(0x5*2))
#define	M_WLCX_CTSDURN_OFFSET	(0x5*2)
#define	M_WLCX_PEER_ACT_TOUT	(M_WLCX_BLK+(0x6*2))
#define	M_WLCX_PEER_ACT_TOUT_OFFSET	(0x6*2)
#define	M_WLCX_NTXA	(M_WLCX_BLK+(0x7*2))
#define	M_WLCX_NTXA_OFFSET	(0x7*2)
#define	M_WLCX_NRXA	(M_WLCX_BLK+(0x8*2))
#define	M_WLCX_NRXA_OFFSET	(0x8*2)
#define	M_WLCX_NOBACK_CTR	(M_WLCX_BLK+(0x9*2))
#define	M_WLCX_NOBACK_CTR_OFFSET	(0x9*2)
#define	M_WLCX_FLAGS	(M_WLCX_BLK+(0xa*2))
#define	M_WLCX_FLAGS_OFFSET	(0xa*2)
#define	M_WLCX_TXA_STRT_T	(M_WLCX_BLK+(0xb*2))
#define	M_WLCX_TXA_STRT_T_OFFSET	(0xb*2)
#define	M_WLCX_TXA_END_T	(M_WLCX_BLK+(0xc*2))
#define	M_WLCX_TXA_END_T_OFFSET	(0xc*2)
#define	M_WLCX_RXA_STRT_T	(M_WLCX_BLK+(0xd*2))
#define	M_WLCX_RXA_STRT_T_OFFSET	(0xd*2)
#define	M_WLCX_PROT_DURN	(M_WLCX_BLK+(0xe*2))
#define	M_WLCX_PROT_DURN_OFFSET	(0xe*2)
#define	M_WLCX_PLCP_T	(M_WLCX_BLK+(0xf*2))
#define	M_WLCX_PLCP_T_OFFSET	(0xf*2)
#define	M_WLCX_DURN	(M_WLCX_BLK+(0x10*2))
#define	M_WLCX_DURN_OFFSET	(0x10*2)
#define	M_WLCX_ECI_RDDT2	(M_WLCX_BLK+(0x11*2))
#define	M_WLCX_ECI_RDDT2_OFFSET	(0x11*2)
#define	M_WLCX_ECI_RDDT1	(M_WLCX_BLK+(0x12*2))
#define	M_WLCX_ECI_RDDT1_OFFSET	(0x12*2)
#define	M_WLCX_ECI_WRDT2	(M_WLCX_BLK+(0x13*2))
#define	M_WLCX_ECI_WRDT2_OFFSET	(0x13*2)
#define	M_WLCX_ECI_WRDT1	(M_WLCX_BLK+(0x14*2))
#define	M_WLCX_ECI_WRDT1_OFFSET	(0x14*2)
#define	M_WLCX_DBG	(M_WLCX_BLK+(0x15*2))
#define	M_WLCX_DBG_OFFSET	(0x15*2)
#define	M_WLCX_SECIDLY	(M_WLCX_BLK+(0x16*2))
#define	M_WLCX_SECIDLY_OFFSET	(0x16*2)
#define	M_WLCX_SECIDLY_CTR	(M_WLCX_BLK+(0x17*2))
#define	M_WLCX_SECIDLY_CTR_OFFSET	(0x17*2)
#define	M_WLCX_PROT_STATE	(M_WLCX_BLK+(0x18*2))
#define	M_WLCX_PROT_STATE_OFFSET	(0x18*2)
#define	M_WLCX_PROT_REL_T	(M_WLCX_BLK+(0x19*2))
#define	M_WLCX_PROT_REL_T_OFFSET	(0x19*2)
#define	M_WLCX_RXAINACT_T	(M_WLCX_BLK+(0x1a*2))
#define	M_WLCX_RXAINACT_T_OFFSET	(0x1a*2)
#define	M_WLCX_TXAINACT_T	(M_WLCX_BLK+(0x1b*2))
#define	M_WLCX_TXAINACT_T_OFFSET	(0x1b*2)
#define	M_WLCX_PROT_END_T	(M_WLCX_BLK+(0x1c*2))
#define	M_WLCX_PROT_END_T_OFFSET	(0x1c*2)
#define	M_WLCX_BOFF_DUR	(M_WLCX_BLK+(0x1d*2))
#define	M_WLCX_BOFF_DUR_OFFSET	(0x1d*2)
#define	M_WLCX_BOFF_CTR	(M_WLCX_BLK+(0x1e*2))
#define	M_WLCX_BOFF_CTR_OFFSET	(0x1e*2)
#define	M_WLCX_MINAGGDUR	(M_WLCX_BLK+(0x1f*2))
#define	M_WLCX_MINAGGDUR_OFFSET	(0x1f*2)
#define	M_WLCX_AGGMAXTOUT	(M_WLCX_BLK+(0x20*2))
#define	M_WLCX_AGGMAXTOUT_OFFSET	(0x20*2)
#define	M_WLCX_AGGTOUTEND	(M_WLCX_BLK+(0x21*2))
#define	M_WLCX_AGGTOUTEND_OFFSET	(0x21*2)
#define	M_WLCX_PREEMPT_CNT	(M_BTCX_PREEMPT_CNT+(0x0*2))
#define	M_WLCX_PREEMPT_CNT_OFFSET	(0x0*2)
#define	M_WLCX_PREEMPT_LMT	(M_BTCX_PREEMPT_LMT+(0x0*2))
#define	M_WLCX_PREEMPT_LMT_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_CF0601_DTIM	(M_CF0601_MBSS_BLK+(0x0*2))
#define	M_CF0601_DTIM_OFFSET	(0x0*2)
#define	M_CF0601_BCN_INFO	(M_CF0601_MBSS_BLK+(0x1*2))
#define	M_CF0601_BCN_INFO_OFFSET	(0x1*2)
#define	M_CF0601_RETRY_LMTS	(M_CF0601_MBSS_BLK+(0x2*2))
#define	M_CF0601_RETRY_LMTS_OFFSET	(0x2*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 42) */
#if (D11_REV == 43)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_IDLE_DUR	(0x66b*2)
#define	M_IDLE_TMOUT	(0x66c*2)
#define	M_CTS_STRT_TIME	(0x66d*2)
#define	M_CURR_ANTPAT	(0x66e*2)
#define	M_CCA_STATS_BLK	(0x670*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x684*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6ac*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6b4*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x864*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8c4*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x904*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa62*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaa2*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x66f*2)
#define	M_BTCX_PREEMPT_LMT	(0x6ab*2)
#define	M_BTCX_DELLWAR	(0xae6*2)
#define	M_BTCX_BLK	(0xae8*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xae7*2)
#define	M_HWAGG_STATS	(0xbb2*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbb1*2)
#define	M_AMUERR_CNT	(0xc02*2)
#define	M_CCA_FLGS	(0xc03*2)
#define	M_PHY_ANTDIV_REG	(0xc04*2)
#define	M_PHY_ANTDIV_MASK	(0xc05*2)
#define	M_PHY_EXTLNA_OVR	(0xc06*2)
#define	M_EDLO_DEF	(0xc07*2)
#define	M_EDHI_DEF	(0xc08*2)
#define	M_RXGAIN	(0xc09*2)
#define	M_RADAR_TSTAMP	(0xc0a*2)
#define	M_LPFGAIN	(0xc0b*2)
#define	M_ENC_ADJLEN_BLK	(0xc0c*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc14*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc24*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc5a*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc5e*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc62*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc5d*2)
#define	M_SEC_IDLE_DUR	(0xc61*2)
#define	M_CFRM_RESPBW	(0xc66*2)
#define	M_PWR_UD_BLK	(0xc67*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xc71*2)
#define	M_SLEEP_TIME_L	(0xc72*2)
#define	M_SLEEP_TIME_ML	(0xc73*2)
#define	M_TSF_ACTV_L	(0xc74*2)
#define	M_TSF_ACTV_H	(0xc75*2)
#define	M_LNA_STATE	(0xc76*2)
#define	M_IFS_PRI20	(0xc77*2)
#define	M_CCA_RXBW	(0xc78*2)
#define	M_XMTFIFORDY_FB	(0xc79*2)
#define	M_BTCX_PRED_RFA_T	(0xc7a*2)
#define	M_LASTTX_TSF	(0xc7b*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc7c*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc7d*2)
#define	M_MFGTEST_RXSEQ	(0xc7e*2)
#define	M_RTG_GRT_CNT	(0xc7f*2)
#define	M_RTG_ACK_CNT	(0xc80*2)
#define	M_BCMCROLL_TSTMP	(0xc81*2)
#define	M_DIAG_TXERR_BLK	(0xc82*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xc85*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xc87*2)
#define	M_DBG_TXSUSP_CNT	(0xc88*2)
#define	M_SLEEP_MAX	(0xc89*2)
#define	M_SHM_END	(0xc8a*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 43) */
#if (D11_REV == 46)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_IDLE_DUR	(0x66b*2)
#define	M_IDLE_TMOUT	(0x66c*2)
#define	M_CTS_STRT_TIME	(0x66d*2)
#define	M_CURR_ANTPAT	(0x66e*2)
#define	M_CCA_STATS_BLK	(0x670*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x684*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6ac*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6b4*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x864*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8c4*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x904*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa62*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaa2*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x66f*2)
#define	M_BTCX_PREEMPT_LMT	(0x6ab*2)
#define	M_BTCX_DELLWAR	(0xae6*2)
#define	M_BTCX_BLK	(0xae8*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xae7*2)
#define	M_HWAGG_STATS	(0xbb2*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbb1*2)
#define	M_AMUERR_CNT	(0xc02*2)
#define	M_CCA_FLGS	(0xc03*2)
#define	M_PHY_ANTDIV_REG	(0xc04*2)
#define	M_PHY_ANTDIV_MASK	(0xc05*2)
#define	M_PHY_EXTLNA_OVR	(0xc06*2)
#define	M_EDLO_DEF	(0xc07*2)
#define	M_EDHI_DEF	(0xc08*2)
#define	M_RXGAIN	(0xc09*2)
#define	M_RADAR_TSTAMP	(0xc0a*2)
#define	M_LPFGAIN	(0xc0b*2)
#define	M_ENC_ADJLEN_BLK	(0xc0c*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc14*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc24*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc5a*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc5e*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc62*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_MISSEPOCH_CNT	(0xc5d*2)
#define	M_NXT_TXDTSO	(0xc68*2)
#define	M_NXT_TXDTSO_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc61*2)
#define	M_SEC_IDLE_DUR	(0xc66*2)
#define	M_CFRM_RESPBW	(0xc67*2)
#define	M_PWR_UD_BLK	(0xc6c*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xc76*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xc7b*2)
#define	M_SLEEP_TIME_L	(0xc7c*2)
#define	M_SLEEP_TIME_ML	(0xc7d*2)
#define	M_TSF_ACTV_L	(0xc7e*2)
#define	M_TSF_ACTV_H	(0xc7f*2)
#define	M_LNA_STATE	(0xc80*2)
#define	M_IFS_PRI20	(0xc81*2)
#define	M_CCA_RXBW	(0xc82*2)
#define	M_XMTFIFORDY_FB	(0xc83*2)
#define	M_BTCX_PRED_RFA_T	(0xc84*2)
#define	M_LASTTX_TSF	(0xc85*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc86*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc87*2)
#define	M_MFGTEST_RXSEQ	(0xc88*2)
#define	M_RTG_GRT_CNT	(0xc89*2)
#define	M_RTG_ACK_CNT	(0xc8a*2)
#define	M_BCMCROLL_TSTMP	(0xc8b*2)
#define	M_DIAG_TXERR_BLK	(0xc8c*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xc8f*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xc91*2)
#define	M_DBG_TXSUSP_CNT	(0xc92*2)
#define	M_SLEEP_MAX	(0xc93*2)
#define	M_SHM_END	(0xc94*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 46) */
#if (D11_REV == 47)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_AVB_BLK	(0x1ea*2)
#define	M_AVB_BLK_SIZE	4
#define	M_TXFRM_PLCP	(0x1ee*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f4*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f8*2)
#define	M_RXFRM_THRSH	(0x1f9*2)
#define	M_BFCFG_BLK	(0x1fa*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21e*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x290*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2b1*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2bc*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x30c*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x344*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x362*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x36a*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a8*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x468*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51e*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28e*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28f*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2bb*2)
#define	M_P2P_SLPTIME_L	(0x3a6*2)
#define	M_P2P_SLPTIME_H	(0x3a7*2)
#define	M_P2P_WAKE_ONLYMAC	(0x58d*2)
#define	M_P2P_INTR_IND	(0x58e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x590*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x594*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58f*2)
#define	M_P2P_NXTOVR_WKTIME	(0x598*2)
#define	M_P2P_RXPERBSS_PTR	(0x599*2)
#define	M_ARM_PSO_BLK	(0x59a*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5bd*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5be*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5c0*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5d0*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x62c*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x640*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x644*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x654*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x652*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bf*2)
#define	M_SLOWTIMER_H	(0x651*2)
#define	M_RSP_FRMTYPE	(0x65f*2)
#define	M_PRSRETX_CNT	(0x660*2)
#define	M_NOISE_TSTAMP	(0x661*2)
#define	M_TXCRSEND_TSTAMP	(0x662*2)
#define	M_CCA_TSF0	(0x663*2)
#define	M_CCA_TSF1	(0x664*2)
#define	M_GOOD_RXANT	(0x665*2)
#define	M_CUR_RXF_INDEX	(0x666*2)
#define	M_BYTES_LEFT	(0x667*2)
#define	M_MM_XTRADUR	(0x668*2)
#define	M_NXTNOISE_T	(0x669*2)
#define	M_RFAWARE_TSTMP	(0x66a*2)
#define	M_TSFTMRVALTMP_WD3	(0x66b*2)
#define	M_TSFTMRVALTMP_WD2	(0x66c*2)
#define	M_TSFTMRVALTMP_WD1	(0x66d*2)
#define	M_TSFTMRVALTMP_WD0	(0x66e*2)
#define	M_IDLE_DUR	(0x66f*2)
#define	M_IDLE_TMOUT	(0x670*2)
#define	M_CTS_STRT_TIME	(0x671*2)
#define	M_CURR_ANTPAT	(0x672*2)
#define	M_CCA_STATS_BLK	(0x674*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x688*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6b0*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6b8*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x868*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8c8*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x908*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa66*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaa6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x673*2)
#define	M_BTCX_PREEMPT_LMT	(0x6af*2)
#define	M_BTCX_DELLWAR	(0xaea*2)
#define	M_BTCX_BLK	(0xaec*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xaeb*2)
#define	M_HWAGG_STATS	(0xbb6*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbb5*2)
#define	M_AMUERR_CNT	(0xc06*2)
#define	M_CCA_FLGS	(0xc07*2)
#define	M_PHY_ANTDIV_REG	(0xc08*2)
#define	M_PHY_ANTDIV_MASK	(0xc09*2)
#define	M_PHY_EXTLNA_OVR	(0xc0a*2)
#define	M_EDLO_DEF	(0xc0b*2)
#define	M_EDHI_DEF	(0xc0c*2)
#define	M_RXGAIN	(0xc0d*2)
#define	M_RADAR_TSTAMP	(0xc0e*2)
#define	M_LPFGAIN	(0xc0f*2)
#define	M_ENC_ADJLEN_BLK	(0xc10*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc18*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc28*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc5e*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc62*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc66*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc61*2)
#define	M_SEC_IDLE_DUR	(0xc65*2)
#define	M_CFRM_RESPBW	(0xc6a*2)
#define	M_PWR_UD_BLK	(0xc6b*2)
#define	M_PWR_UD_BLK_SIZE	25
#define	M_IVLOC	(0xc84*2)
#define	M_SLEEP_TIME_L	(0xc85*2)
#define	M_SLEEP_TIME_ML	(0xc86*2)
#define	M_TSF_ACTV_L	(0xc87*2)
#define	M_TSF_ACTV_H	(0xc88*2)
#define	M_LNA_STATE	(0xc89*2)
#define	M_IFS_PRI20	(0xc8a*2)
#define	M_CCA_RXBW	(0xc8b*2)
#define	M_XMTFIFORDY_FB	(0xc8c*2)
#define	M_BTCX_PRED_RFA_T	(0xc8d*2)
#define	M_LASTTX_TSF	(0xc8e*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc8f*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc90*2)
#define	M_MFGTEST_RXSEQ	(0xc91*2)
#define	M_RTG_GRT_CNT	(0xc92*2)
#define	M_RTG_ACK_CNT	(0xc93*2)
#define	M_BCMCROLL_TSTMP	(0xc94*2)
#define	M_DIAG_TXERR_BLK	(0xc95*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xc98*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_AVB2_BLK	(0xc9a*2)
#define	M_AVB2_BLK_SIZE	7
#define	M_DBG_TXPS_CNT	(0xca1*2)
#define	M_DBG_TXSUSP_CNT	(0xca2*2)
#define	M_SLEEP_MAX	(0xca3*2)
#define	M_SHM_END	(0xca4*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_DN_BLK_OFFSET	(0x0*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0xb*2))
#define	M_PWR_UP_BLK_OFFSET	(0xb*2)
#define	M_RREG_PLL_VCOCAL13	(M_PWR_UD_BLK+(0x16*2))
#define	M_RREG_PLL_VCOCAL13_OFFSET	(0x16*2)
#define	M_RREG_PLL_CFG2	(M_PWR_UD_BLK+(0x17*2))
#define	M_RREG_PLL_CFG2_OFFSET	(0x17*2)
#define	M_RREG_RFCTRLOVERRIDERXPUS0	(M_PWR_UD_BLK+(0x18*2))
#define	M_RREG_RFCTRLOVERRIDERXPUS0_OFFSET	(0x18*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_LPF_PASSIVE_RC_OFDM	(M_PSM_SOFT_REGS_EXT+(0x8*2))
#define	M_LPF_PASSIVE_RC_OFDM_OFFSET	(0x8*2)
#define	M_LPF_PASSIVE_RC_CCK	(M_PSM_SOFT_REGS_EXT+(0x9*2))
#define	M_LPF_PASSIVE_RC_CCK_OFFSET	(0x9*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SBBAR1_PMU	(M_PSM_SOFT_REGS_EXT+(0x13*2))
#define	M_SBBAR1_PMU_OFFSET	(0x13*2)
#define	M_PMU_RESREQ	(M_PSM_SOFT_REGS_EXT+(0x14*2))
#define	M_PMU_RESREQ_OFFSET	(0x14*2)
#define	M_SBBAR0_GCI	(M_PSM_SOFT_REGS_EXT+(0x15*2))
#define	M_SBBAR0_GCI_OFFSET	(0x15*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_AVB_1SECL	(M_AVB_BLK+(0x0*2))
#define	M_AVB_1SECL_OFFSET	(0x0*2)
#define	M_AVB_1SECH	(M_AVB_BLK+(0x1*2))
#define	M_AVB_1SECH_OFFSET	(0x1*2)
#define	M_AVB_CLK	(M_AVB_BLK+(0x2*2))
#define	M_AVB_CLK_OFFSET	(0x2*2)
#define	M_AVB_SYNCSZ	(M_AVB_BLK+(0x3*2))
#define	M_AVB_SYNCSZ_OFFSET	(0x3*2)
#define	M_AVB_PREVTX_L	(M_AVB2_BLK+(0x0*2))
#define	M_AVB_PREVTX_L_OFFSET	(0x0*2)
#define	M_AVB_PREVTX_H	(M_AVB2_BLK+(0x1*2))
#define	M_AVB_PREVTX_H_OFFSET	(0x1*2)
#define	M_AVB_PREVACK_L	(M_AVB2_BLK+(0x2*2))
#define	M_AVB_PREVACK_L_OFFSET	(0x2*2)
#define	M_AVB_PREVACK_H	(M_AVB2_BLK+(0x3*2))
#define	M_AVB_PREVACK_H_OFFSET	(0x3*2)
#define	M_AVB_PREVTMP_L	(M_AVB2_BLK+(0x4*2))
#define	M_AVB_PREVTMP_L_OFFSET	(0x4*2)
#define	M_AVB_PREVTMP_H	(M_AVB2_BLK+(0x5*2))
#define	M_AVB_PREVTMP_H_OFFSET	(0x5*2)
#define	M_AVB_SYNCOFF	(M_AVB2_BLK+(0x6*2))
#define	M_AVB_SYNCOFF_OFFSET	(0x6*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 47) */
#if (D11_REV == 48)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_AVB_BLK	(0x1ea*2)
#define	M_AVB_BLK_SIZE	4
#define	M_TXFRM_PLCP	(0x1ee*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f4*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f8*2)
#define	M_RXFRM_THRSH	(0x1f9*2)
#define	M_BFCFG_BLK	(0x1fa*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21e*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x290*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2b1*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2bc*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x30c*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x344*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x362*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x36a*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a8*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x468*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51e*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28e*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28f*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2bb*2)
#define	M_P2P_SLPTIME_L	(0x3a6*2)
#define	M_P2P_SLPTIME_H	(0x3a7*2)
#define	M_P2P_WAKE_ONLYMAC	(0x58d*2)
#define	M_P2P_INTR_IND	(0x58e*2)
#define	M_P2P_BSS_TBTT_BLK	(0x590*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x594*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58f*2)
#define	M_P2P_NXTOVR_WKTIME	(0x598*2)
#define	M_P2P_RXPERBSS_PTR	(0x599*2)
#define	M_ARM_PSO_BLK	(0x59a*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5bd*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5be*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5c0*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5d0*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x62c*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x640*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x644*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x654*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x652*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bf*2)
#define	M_SLOWTIMER_H	(0x651*2)
#define	M_RSP_FRMTYPE	(0x65f*2)
#define	M_PRSRETX_CNT	(0x660*2)
#define	M_NOISE_TSTAMP	(0x661*2)
#define	M_TXCRSEND_TSTAMP	(0x662*2)
#define	M_CCA_TSF0	(0x663*2)
#define	M_CCA_TSF1	(0x664*2)
#define	M_GOOD_RXANT	(0x665*2)
#define	M_CUR_RXF_INDEX	(0x666*2)
#define	M_BYTES_LEFT	(0x667*2)
#define	M_MM_XTRADUR	(0x668*2)
#define	M_NXTNOISE_T	(0x669*2)
#define	M_RFAWARE_TSTMP	(0x66a*2)
#define	M_TSFTMRVALTMP_WD3	(0x66b*2)
#define	M_TSFTMRVALTMP_WD2	(0x66c*2)
#define	M_TSFTMRVALTMP_WD1	(0x66d*2)
#define	M_TSFTMRVALTMP_WD0	(0x66e*2)
#define	M_IDLE_DUR	(0x66f*2)
#define	M_IDLE_TMOUT	(0x670*2)
#define	M_CTS_STRT_TIME	(0x671*2)
#define	M_CURR_ANTPAT	(0x672*2)
#define	M_CCA_STATS_BLK	(0x674*2)
#define	M_CCA_STATS_BLK_SIZE	38
#define	M_PSM2HOST_STATS_EXT	(0x69a*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6c2*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6ca*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x87a*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8da*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x91a*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa78*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xab8*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x673*2)
#define	M_BTCX_PREEMPT_LMT	(0x6c1*2)
#define	M_BTCX_DELLWAR	(0xafc*2)
#define	M_BTCX_BLK	(0xafe*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xafd*2)
#define	M_HWAGG_STATS	(0xbc8*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbc7*2)
#define	M_AMUERR_CNT	(0xc18*2)
#define	M_CCA_FLGS	(0xc19*2)
#define	M_PHY_ANTDIV_REG	(0xc1a*2)
#define	M_PHY_ANTDIV_MASK	(0xc1b*2)
#define	M_PHY_EXTLNA_OVR	(0xc1c*2)
#define	M_EDLO_DEF	(0xc1d*2)
#define	M_EDHI_DEF	(0xc1e*2)
#define	M_RXGAIN	(0xc1f*2)
#define	M_RADAR_TSTAMP	(0xc20*2)
#define	M_LPFGAIN	(0xc21*2)
#define	M_ENC_ADJLEN_BLK	(0xc22*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc2a*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc3a*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc70*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc74*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc78*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_SUSP_BMP	(0xc73*2)
#define	M_PREV_SCRS_PIFS_TIME	(0xc77*2)
#define	M_SEC_IDLE_DUR	(0xc7c*2)
#define	M_CFRM_RESPBW	(0xc7d*2)
#define	M_PWR_UD_BLK	(0xc7e*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xc88*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xc8d*2)
#define	M_SLEEP_TIME_L	(0xc8e*2)
#define	M_SLEEP_TIME_ML	(0xc8f*2)
#define	M_TSF_ACTV_L	(0xc90*2)
#define	M_TSF_ACTV_H	(0xc91*2)
#define	M_LNA_STATE	(0xc92*2)
#define	M_IFS_PRI20	(0xc93*2)
#define	M_CCA_RXBW	(0xc94*2)
#define	M_XMTFIFORDY_FB	(0xc95*2)
#define	M_BTCX_PRED_RFA_T	(0xc96*2)
#define	M_LASTTX_TSF	(0xc97*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc98*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc99*2)
#define	M_MFGTEST_RXSEQ	(0xc9a*2)
#define	M_RTG_GRT_CNT	(0xc9b*2)
#define	M_RTG_ACK_CNT	(0xc9c*2)
#define	M_BCMCROLL_TSTMP	(0xc9d*2)
#define	M_DIAG_TXERR_BLK	(0xc9e*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xca1*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_AVB2_BLK	(0xca4*2)
#define	M_AVB2_BLK_SIZE	7
#define	M_PREVRX_CORE_ST	(0xca3*2)
#define	M_PREVTX_CORE_ST	(0xcab*2)
#define	M_DBG_TXPS_CNT	(0xcac*2)
#define	M_DBG_TXSUSP_CNT	(0xcad*2)
#define	M_TXCNT_STATS	(0xcae*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xcbe*2)
#define	M_SHM_END	(0xcbf*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_SISO_RXDUR_L	(M_CCA_STATS_BLK+(0x14*2))
#define	M_SISO_RXDUR_L_OFFSET	(0x14*2)
#define	M_SISO_RXDUR_H	(M_CCA_STATS_BLK+(0x15*2))
#define	M_SISO_RXDUR_H_OFFSET	(0x15*2)
#define	M_SISO_TXOP_L	(M_CCA_STATS_BLK+(0x16*2))
#define	M_SISO_TXOP_L_OFFSET	(0x16*2)
#define	M_SISO_TXOP_H	(M_CCA_STATS_BLK+(0x17*2))
#define	M_SISO_TXOP_H_OFFSET	(0x17*2)
#define	M_MIMO_RXDUR_L	(M_CCA_STATS_BLK+(0x18*2))
#define	M_MIMO_RXDUR_L_OFFSET	(0x18*2)
#define	M_MIMO_RXDUR_H	(M_CCA_STATS_BLK+(0x19*2))
#define	M_MIMO_RXDUR_H_OFFSET	(0x19*2)
#define	M_MIMO_TXOP_L	(M_CCA_STATS_BLK+(0x1a*2))
#define	M_MIMO_TXOP_L_OFFSET	(0x1a*2)
#define	M_MIMO_TXOP_H	(M_CCA_STATS_BLK+(0x1b*2))
#define	M_MIMO_TXOP_H_OFFSET	(0x1b*2)
#define	M_MIMO_TXDUR_1X_L	(M_CCA_STATS_BLK+(0x1c*2))
#define	M_MIMO_TXDUR_1X_L_OFFSET	(0x1c*2)
#define	M_MIMO_TXDUR_1X_H	(M_CCA_STATS_BLK+(0x1d*2))
#define	M_MIMO_TXDUR_1X_H_OFFSET	(0x1d*2)
#define	M_MIMO_TXDUR_2X_L	(M_CCA_STATS_BLK+(0x1e*2))
#define	M_MIMO_TXDUR_2X_L_OFFSET	(0x1e*2)
#define	M_MIMO_TXDUR_2X_H	(M_CCA_STATS_BLK+(0x1f*2))
#define	M_MIMO_TXDUR_2X_H_OFFSET	(0x1f*2)
#define	M_MIMO_TXDUR_3X_L	(M_CCA_STATS_BLK+(0x20*2))
#define	M_MIMO_TXDUR_3X_L_OFFSET	(0x20*2)
#define	M_MIMO_TXDUR_3X_H	(M_CCA_STATS_BLK+(0x21*2))
#define	M_MIMO_TXDUR_3X_H_OFFSET	(0x21*2)
#define	M_SISO_SIFS_L	(M_CCA_STATS_BLK+(0x22*2))
#define	M_SISO_SIFS_L_OFFSET	(0x22*2)
#define	M_SISO_SIFS_H	(M_CCA_STATS_BLK+(0x23*2))
#define	M_SISO_SIFS_H_OFFSET	(0x23*2)
#define	M_MIMO_SIFS_L	(M_CCA_STATS_BLK+(0x24*2))
#define	M_MIMO_SIFS_L_OFFSET	(0x24*2)
#define	M_MIMO_SIFS_H	(M_CCA_STATS_BLK+(0x25*2))
#define	M_MIMO_SIFS_H_OFFSET	(0x25*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_AVB_1SECL	(M_AVB_BLK+(0x0*2))
#define	M_AVB_1SECL_OFFSET	(0x0*2)
#define	M_AVB_1SECH	(M_AVB_BLK+(0x1*2))
#define	M_AVB_1SECH_OFFSET	(0x1*2)
#define	M_AVB_CLK	(M_AVB_BLK+(0x2*2))
#define	M_AVB_CLK_OFFSET	(0x2*2)
#define	M_AVB_SYNCSZ	(M_AVB_BLK+(0x3*2))
#define	M_AVB_SYNCSZ_OFFSET	(0x3*2)
#define	M_AVB_PREVTX_L	(M_AVB2_BLK+(0x0*2))
#define	M_AVB_PREVTX_L_OFFSET	(0x0*2)
#define	M_AVB_PREVTX_H	(M_AVB2_BLK+(0x1*2))
#define	M_AVB_PREVTX_H_OFFSET	(0x1*2)
#define	M_AVB_PREVACK_L	(M_AVB2_BLK+(0x2*2))
#define	M_AVB_PREVACK_L_OFFSET	(0x2*2)
#define	M_AVB_PREVACK_H	(M_AVB2_BLK+(0x3*2))
#define	M_AVB_PREVACK_H_OFFSET	(0x3*2)
#define	M_AVB_PREVTMP_L	(M_AVB2_BLK+(0x4*2))
#define	M_AVB_PREVTMP_L_OFFSET	(0x4*2)
#define	M_AVB_PREVTMP_H	(M_AVB2_BLK+(0x5*2))
#define	M_AVB_PREVTMP_H_OFFSET	(0x5*2)
#define	M_AVB_SYNCOFF	(M_AVB2_BLK+(0x6*2))
#define	M_AVB_SYNCOFF_OFFSET	(0x6*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 48) */
#if (D11_REV == 49)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_IDLE_DUR	(0x66b*2)
#define	M_IDLE_TMOUT	(0x66c*2)
#define	M_CTS_STRT_TIME	(0x66d*2)
#define	M_CURR_ANTPAT	(0x66e*2)
#define	M_CCA_STATS_BLK	(0x670*2)
#define	M_CCA_STATS_BLK_SIZE	38
#define	M_PSM2HOST_STATS_EXT	(0x696*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6be*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6c6*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x876*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8d6*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x916*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa74*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xab4*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x66f*2)
#define	M_BTCX_PREEMPT_LMT	(0x6bd*2)
#define	M_BTCX_DELLWAR	(0xaf8*2)
#define	M_BTCX_BLK	(0xafa*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_WLCX_BLK	(0xbc4*2)
#define	M_WLCX_BLK_SIZE	48
#define	M_MPDUNUM_LEFT	(0xaf9*2)
#define	M_HWAGG_STATS	(0xbf4*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbc3*2)
#define	M_AMUERR_CNT	(0xc44*2)
#define	M_CCA_FLGS	(0xc45*2)
#define	M_PHY_ANTDIV_REG	(0xc46*2)
#define	M_PHY_ANTDIV_MASK	(0xc47*2)
#define	M_PHY_EXTLNA_OVR	(0xc48*2)
#define	M_EDLO_DEF	(0xc49*2)
#define	M_EDHI_DEF	(0xc4a*2)
#define	M_RXGAIN	(0xc4b*2)
#define	M_RADAR_TSTAMP	(0xc4c*2)
#define	M_LPFGAIN	(0xc4d*2)
#define	M_ENC_ADJLEN_BLK	(0xc4e*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc56*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc66*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc9c*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xca0*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xca4*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_SUSP_BMP	(0xc9f*2)
#define	M_PREV_SCRS_PIFS_TIME	(0xca3*2)
#define	M_SEC_IDLE_DUR	(0xca8*2)
#define	M_CFRM_RESPBW	(0xca9*2)
#define	M_PWR_UD_BLK	(0xcaa*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xcb4*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xcb9*2)
#define	M_SLEEP_TIME_L	(0xcba*2)
#define	M_SLEEP_TIME_ML	(0xcbb*2)
#define	M_TSF_ACTV_L	(0xcbc*2)
#define	M_TSF_ACTV_H	(0xcbd*2)
#define	M_LNA_STATE	(0xcbe*2)
#define	M_IFS_PRI20	(0xcbf*2)
#define	M_CCA_RXBW	(0xcc0*2)
#define	M_XMTFIFORDY_FB	(0xcc1*2)
#define	M_BTCX_PRED_RFA_T	(0xcc2*2)
#define	M_LASTTX_TSF	(0xcc3*2)
#define	M_BTCX_TXCONF_STRT_L	(0xcc4*2)
#define	M_BTCX_TXCONF_STRT_H	(0xcc5*2)
#define	M_MFGTEST_RXSEQ	(0xcc6*2)
#define	M_RTG_GRT_CNT	(0xcc7*2)
#define	M_RTG_ACK_CNT	(0xcc8*2)
#define	M_BCMCROLL_TSTMP	(0xcc9*2)
#define	M_DIAG_TXERR_BLK	(0xcca*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xccd*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_PREVRX_CORE_ST	(0xccf*2)
#define	M_PREVTX_CORE_ST	(0xcd0*2)
#define	M_DBG_TXPS_CNT	(0xcd1*2)
#define	M_DBG_TXSUSP_CNT	(0xcd2*2)
#define	M_TXCNT_STATS	(0xcd4*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xcd3*2)
#define	M_SHM_END	(0xce4*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_SISO_RXDUR_L	(M_CCA_STATS_BLK+(0x14*2))
#define	M_SISO_RXDUR_L_OFFSET	(0x14*2)
#define	M_SISO_RXDUR_H	(M_CCA_STATS_BLK+(0x15*2))
#define	M_SISO_RXDUR_H_OFFSET	(0x15*2)
#define	M_SISO_TXOP_L	(M_CCA_STATS_BLK+(0x16*2))
#define	M_SISO_TXOP_L_OFFSET	(0x16*2)
#define	M_SISO_TXOP_H	(M_CCA_STATS_BLK+(0x17*2))
#define	M_SISO_TXOP_H_OFFSET	(0x17*2)
#define	M_MIMO_RXDUR_L	(M_CCA_STATS_BLK+(0x18*2))
#define	M_MIMO_RXDUR_L_OFFSET	(0x18*2)
#define	M_MIMO_RXDUR_H	(M_CCA_STATS_BLK+(0x19*2))
#define	M_MIMO_RXDUR_H_OFFSET	(0x19*2)
#define	M_MIMO_TXOP_L	(M_CCA_STATS_BLK+(0x1a*2))
#define	M_MIMO_TXOP_L_OFFSET	(0x1a*2)
#define	M_MIMO_TXOP_H	(M_CCA_STATS_BLK+(0x1b*2))
#define	M_MIMO_TXOP_H_OFFSET	(0x1b*2)
#define	M_MIMO_TXDUR_1X_L	(M_CCA_STATS_BLK+(0x1c*2))
#define	M_MIMO_TXDUR_1X_L_OFFSET	(0x1c*2)
#define	M_MIMO_TXDUR_1X_H	(M_CCA_STATS_BLK+(0x1d*2))
#define	M_MIMO_TXDUR_1X_H_OFFSET	(0x1d*2)
#define	M_MIMO_TXDUR_2X_L	(M_CCA_STATS_BLK+(0x1e*2))
#define	M_MIMO_TXDUR_2X_L_OFFSET	(0x1e*2)
#define	M_MIMO_TXDUR_2X_H	(M_CCA_STATS_BLK+(0x1f*2))
#define	M_MIMO_TXDUR_2X_H_OFFSET	(0x1f*2)
#define	M_MIMO_TXDUR_3X_L	(M_CCA_STATS_BLK+(0x20*2))
#define	M_MIMO_TXDUR_3X_L_OFFSET	(0x20*2)
#define	M_MIMO_TXDUR_3X_H	(M_CCA_STATS_BLK+(0x21*2))
#define	M_MIMO_TXDUR_3X_H_OFFSET	(0x21*2)
#define	M_SISO_SIFS_L	(M_CCA_STATS_BLK+(0x22*2))
#define	M_SISO_SIFS_L_OFFSET	(0x22*2)
#define	M_SISO_SIFS_H	(M_CCA_STATS_BLK+(0x23*2))
#define	M_SISO_SIFS_H_OFFSET	(0x23*2)
#define	M_MIMO_SIFS_L	(M_CCA_STATS_BLK+(0x24*2))
#define	M_MIMO_SIFS_L_OFFSET	(0x24*2)
#define	M_MIMO_SIFS_H	(M_CCA_STATS_BLK+(0x25*2))
#define	M_MIMO_SIFS_H_OFFSET	(0x25*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_WLCX_BURST_CNT	(M_WLCX_BLK+(0x0*2))
#define	M_WLCX_BURST_CNT_OFFSET	(0x0*2)
#define	M_WLCX_CONFIG	(M_WLCX_BLK+(0x1*2))
#define	M_WLCX_CONFIG_OFFSET	(0x1*2)
#define	M_WLCX_SECIDLY_HDR	(M_WLCX_BLK+(0x2*2))
#define	M_WLCX_SECIDLY_HDR_OFFSET	(0x2*2)
#define	M_WLCX_SECIDLY_DT	(M_WLCX_BLK+(0x3*2))
#define	M_WLCX_SECIDLY_DT_OFFSET	(0x3*2)
#define	M_WLCX_NAV_DUR	(M_WLCX_BLK+(0x4*2))
#define	M_WLCX_NAV_DUR_OFFSET	(0x4*2)
#define	M_WLCX_CTSDURN	(M_WLCX_BLK+(0x5*2))
#define	M_WLCX_CTSDURN_OFFSET	(0x5*2)
#define	M_WLCX_PEER_ACT_TOUT	(M_WLCX_BLK+(0x6*2))
#define	M_WLCX_PEER_ACT_TOUT_OFFSET	(0x6*2)
#define	M_WLCX_NTXA	(M_WLCX_BLK+(0x7*2))
#define	M_WLCX_NTXA_OFFSET	(0x7*2)
#define	M_WLCX_NRXA	(M_WLCX_BLK+(0x8*2))
#define	M_WLCX_NRXA_OFFSET	(0x8*2)
#define	M_WLCX_NOBACK_CTR	(M_WLCX_BLK+(0x9*2))
#define	M_WLCX_NOBACK_CTR_OFFSET	(0x9*2)
#define	M_WLCX_FLAGS	(M_WLCX_BLK+(0xa*2))
#define	M_WLCX_FLAGS_OFFSET	(0xa*2)
#define	M_WLCX_TXA_STRT_T	(M_WLCX_BLK+(0xb*2))
#define	M_WLCX_TXA_STRT_T_OFFSET	(0xb*2)
#define	M_WLCX_TXA_END_T	(M_WLCX_BLK+(0xc*2))
#define	M_WLCX_TXA_END_T_OFFSET	(0xc*2)
#define	M_WLCX_RXA_STRT_T	(M_WLCX_BLK+(0xd*2))
#define	M_WLCX_RXA_STRT_T_OFFSET	(0xd*2)
#define	M_WLCX_PROT_DURN	(M_WLCX_BLK+(0xe*2))
#define	M_WLCX_PROT_DURN_OFFSET	(0xe*2)
#define	M_WLCX_PLCP_T	(M_WLCX_BLK+(0xf*2))
#define	M_WLCX_PLCP_T_OFFSET	(0xf*2)
#define	M_WLCX_DURN	(M_WLCX_BLK+(0x10*2))
#define	M_WLCX_DURN_OFFSET	(0x10*2)
#define	M_WLCX_ECI_RDDT2	(M_WLCX_BLK+(0x11*2))
#define	M_WLCX_ECI_RDDT2_OFFSET	(0x11*2)
#define	M_WLCX_ECI_RDDT1	(M_WLCX_BLK+(0x12*2))
#define	M_WLCX_ECI_RDDT1_OFFSET	(0x12*2)
#define	M_WLCX_ECI_WRDT2	(M_WLCX_BLK+(0x13*2))
#define	M_WLCX_ECI_WRDT2_OFFSET	(0x13*2)
#define	M_WLCX_ECI_WRDT1	(M_WLCX_BLK+(0x14*2))
#define	M_WLCX_ECI_WRDT1_OFFSET	(0x14*2)
#define	M_WLCX_DBG	(M_WLCX_BLK+(0x15*2))
#define	M_WLCX_DBG_OFFSET	(0x15*2)
#define	M_WLCX_SECIDLY	(M_WLCX_BLK+(0x16*2))
#define	M_WLCX_SECIDLY_OFFSET	(0x16*2)
#define	M_WLCX_SECIDLY_CTR	(M_WLCX_BLK+(0x17*2))
#define	M_WLCX_SECIDLY_CTR_OFFSET	(0x17*2)
#define	M_WLCX_PROT_STATE	(M_WLCX_BLK+(0x18*2))
#define	M_WLCX_PROT_STATE_OFFSET	(0x18*2)
#define	M_WLCX_PROT_REL_T	(M_WLCX_BLK+(0x19*2))
#define	M_WLCX_PROT_REL_T_OFFSET	(0x19*2)
#define	M_WLCX_RXAINACT_T	(M_WLCX_BLK+(0x1a*2))
#define	M_WLCX_RXAINACT_T_OFFSET	(0x1a*2)
#define	M_WLCX_TXAINACT_T	(M_WLCX_BLK+(0x1b*2))
#define	M_WLCX_TXAINACT_T_OFFSET	(0x1b*2)
#define	M_WLCX_PROT_END_T	(M_WLCX_BLK+(0x1c*2))
#define	M_WLCX_PROT_END_T_OFFSET	(0x1c*2)
#define	M_WLCX_BOFF_DUR	(M_WLCX_BLK+(0x1d*2))
#define	M_WLCX_BOFF_DUR_OFFSET	(0x1d*2)
#define	M_WLCX_BOFF_CTR	(M_WLCX_BLK+(0x1e*2))
#define	M_WLCX_BOFF_CTR_OFFSET	(0x1e*2)
#define	M_WLCX_MINAGGDUR	(M_WLCX_BLK+(0x1f*2))
#define	M_WLCX_MINAGGDUR_OFFSET	(0x1f*2)
#define	M_WLCX_AGGMAXTOUT	(M_WLCX_BLK+(0x20*2))
#define	M_WLCX_AGGMAXTOUT_OFFSET	(0x20*2)
#define	M_WLCX_AGGTOUTEND	(M_WLCX_BLK+(0x21*2))
#define	M_WLCX_AGGTOUTEND_OFFSET	(0x21*2)
#define	M_WLCX_PREEMPT_CNT	(M_BTCX_PREEMPT_CNT+(0x0*2))
#define	M_WLCX_PREEMPT_CNT_OFFSET	(0x0*2)
#define	M_WLCX_PREEMPT_LMT	(M_BTCX_PREEMPT_LMT+(0x0*2))
#define	M_WLCX_PREEMPT_LMT_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 49) */
#if (D11_REV == 50)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_IDLE_DUR	(0x66b*2)
#define	M_IDLE_TMOUT	(0x66c*2)
#define	M_CTS_STRT_TIME	(0x66d*2)
#define	M_CURR_ANTPAT	(0x66e*2)
#define	M_CCA_STATS_BLK	(0x670*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x684*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6ac*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6b4*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x864*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8c4*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x904*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa62*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaa2*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x66f*2)
#define	M_BTCX_PREEMPT_LMT	(0x6ab*2)
#define	M_BTCX_DELLWAR	(0xae6*2)
#define	M_BTCX_BLK	(0xae8*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_WLCX_BLK	(0xbb2*2)
#define	M_WLCX_BLK_SIZE	48
#define	M_MPDUNUM_LEFT	(0xae7*2)
#define	M_HWAGG_STATS	(0xbe2*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbb1*2)
#define	M_AMUERR_CNT	(0xc32*2)
#define	M_CCA_FLGS	(0xc33*2)
#define	M_PHY_ANTDIV_REG	(0xc34*2)
#define	M_PHY_ANTDIV_MASK	(0xc35*2)
#define	M_PHY_EXTLNA_OVR	(0xc36*2)
#define	M_EDLO_DEF	(0xc37*2)
#define	M_EDHI_DEF	(0xc38*2)
#define	M_RXGAIN	(0xc39*2)
#define	M_RADAR_TSTAMP	(0xc3a*2)
#define	M_LPFGAIN	(0xc3b*2)
#define	M_ENC_ADJLEN_BLK	(0xc3c*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc44*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc54*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc8a*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc8e*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc92*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_SUSP_BMP	(0xc8d*2)
#define	M_PREV_SCRS_PIFS_TIME	(0xc91*2)
#define	M_SEC_IDLE_DUR	(0xc96*2)
#define	M_CFRM_RESPBW	(0xc97*2)
#define	M_PWR_UD_BLK	(0xc98*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xca2*2)
#define	M_SLEEP_TIME_L	(0xca3*2)
#define	M_SLEEP_TIME_ML	(0xca4*2)
#define	M_TSF_ACTV_L	(0xca5*2)
#define	M_TSF_ACTV_H	(0xca6*2)
#define	M_LNA_STATE	(0xca7*2)
#define	M_IFS_PRI20	(0xca8*2)
#define	M_CCA_RXBW	(0xca9*2)
#define	M_XMTFIFORDY_FB	(0xcaa*2)
#define	M_BTCX_PRED_RFA_T	(0xcab*2)
#define	M_LASTTX_TSF	(0xcac*2)
#define	M_BTCX_TXCONF_STRT_L	(0xcad*2)
#define	M_BTCX_TXCONF_STRT_H	(0xcae*2)
#define	M_MFGTEST_RXSEQ	(0xcaf*2)
#define	M_RTG_GRT_CNT	(0xcb0*2)
#define	M_RTG_ACK_CNT	(0xcb1*2)
#define	M_TIME_CHECK	(0xcb2*2)
#define	M_PHYSTUCK	(0xcb3*2)
#define	M_AGGLEVEL	(0xcb4*2)
#define	M_BCMCROLL_TSTMP	(0xcb5*2)
#define	M_DIAG_TXERR_BLK	(0xcb6*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xcb9*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xcbb*2)
#define	M_DBG_TXSUSP_CNT	(0xcbc*2)
#define	M_TXCNT_STATS	(0xcbe*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xcbd*2)
#define	M_SHM_END	(0xcce*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_WLCX_BURST_CNT	(M_WLCX_BLK+(0x0*2))
#define	M_WLCX_BURST_CNT_OFFSET	(0x0*2)
#define	M_WLCX_CONFIG	(M_WLCX_BLK+(0x1*2))
#define	M_WLCX_CONFIG_OFFSET	(0x1*2)
#define	M_WLCX_SECIDLY_HDR	(M_WLCX_BLK+(0x2*2))
#define	M_WLCX_SECIDLY_HDR_OFFSET	(0x2*2)
#define	M_WLCX_SECIDLY_DT	(M_WLCX_BLK+(0x3*2))
#define	M_WLCX_SECIDLY_DT_OFFSET	(0x3*2)
#define	M_WLCX_NAV_DUR	(M_WLCX_BLK+(0x4*2))
#define	M_WLCX_NAV_DUR_OFFSET	(0x4*2)
#define	M_WLCX_CTSDURN	(M_WLCX_BLK+(0x5*2))
#define	M_WLCX_CTSDURN_OFFSET	(0x5*2)
#define	M_WLCX_PEER_ACT_TOUT	(M_WLCX_BLK+(0x6*2))
#define	M_WLCX_PEER_ACT_TOUT_OFFSET	(0x6*2)
#define	M_WLCX_NTXA	(M_WLCX_BLK+(0x7*2))
#define	M_WLCX_NTXA_OFFSET	(0x7*2)
#define	M_WLCX_NRXA	(M_WLCX_BLK+(0x8*2))
#define	M_WLCX_NRXA_OFFSET	(0x8*2)
#define	M_WLCX_NOBACK_CTR	(M_WLCX_BLK+(0x9*2))
#define	M_WLCX_NOBACK_CTR_OFFSET	(0x9*2)
#define	M_WLCX_FLAGS	(M_WLCX_BLK+(0xa*2))
#define	M_WLCX_FLAGS_OFFSET	(0xa*2)
#define	M_WLCX_TXA_STRT_T	(M_WLCX_BLK+(0xb*2))
#define	M_WLCX_TXA_STRT_T_OFFSET	(0xb*2)
#define	M_WLCX_TXA_END_T	(M_WLCX_BLK+(0xc*2))
#define	M_WLCX_TXA_END_T_OFFSET	(0xc*2)
#define	M_WLCX_RXA_STRT_T	(M_WLCX_BLK+(0xd*2))
#define	M_WLCX_RXA_STRT_T_OFFSET	(0xd*2)
#define	M_WLCX_PROT_DURN	(M_WLCX_BLK+(0xe*2))
#define	M_WLCX_PROT_DURN_OFFSET	(0xe*2)
#define	M_WLCX_PLCP_T	(M_WLCX_BLK+(0xf*2))
#define	M_WLCX_PLCP_T_OFFSET	(0xf*2)
#define	M_WLCX_DURN	(M_WLCX_BLK+(0x10*2))
#define	M_WLCX_DURN_OFFSET	(0x10*2)
#define	M_WLCX_ECI_RDDT2	(M_WLCX_BLK+(0x11*2))
#define	M_WLCX_ECI_RDDT2_OFFSET	(0x11*2)
#define	M_WLCX_ECI_RDDT1	(M_WLCX_BLK+(0x12*2))
#define	M_WLCX_ECI_RDDT1_OFFSET	(0x12*2)
#define	M_WLCX_ECI_WRDT2	(M_WLCX_BLK+(0x13*2))
#define	M_WLCX_ECI_WRDT2_OFFSET	(0x13*2)
#define	M_WLCX_ECI_WRDT1	(M_WLCX_BLK+(0x14*2))
#define	M_WLCX_ECI_WRDT1_OFFSET	(0x14*2)
#define	M_WLCX_DBG	(M_WLCX_BLK+(0x15*2))
#define	M_WLCX_DBG_OFFSET	(0x15*2)
#define	M_WLCX_SECIDLY	(M_WLCX_BLK+(0x16*2))
#define	M_WLCX_SECIDLY_OFFSET	(0x16*2)
#define	M_WLCX_SECIDLY_CTR	(M_WLCX_BLK+(0x17*2))
#define	M_WLCX_SECIDLY_CTR_OFFSET	(0x17*2)
#define	M_WLCX_PROT_STATE	(M_WLCX_BLK+(0x18*2))
#define	M_WLCX_PROT_STATE_OFFSET	(0x18*2)
#define	M_WLCX_PROT_REL_T	(M_WLCX_BLK+(0x19*2))
#define	M_WLCX_PROT_REL_T_OFFSET	(0x19*2)
#define	M_WLCX_RXAINACT_T	(M_WLCX_BLK+(0x1a*2))
#define	M_WLCX_RXAINACT_T_OFFSET	(0x1a*2)
#define	M_WLCX_TXAINACT_T	(M_WLCX_BLK+(0x1b*2))
#define	M_WLCX_TXAINACT_T_OFFSET	(0x1b*2)
#define	M_WLCX_PROT_END_T	(M_WLCX_BLK+(0x1c*2))
#define	M_WLCX_PROT_END_T_OFFSET	(0x1c*2)
#define	M_WLCX_BOFF_DUR	(M_WLCX_BLK+(0x1d*2))
#define	M_WLCX_BOFF_DUR_OFFSET	(0x1d*2)
#define	M_WLCX_BOFF_CTR	(M_WLCX_BLK+(0x1e*2))
#define	M_WLCX_BOFF_CTR_OFFSET	(0x1e*2)
#define	M_WLCX_MINAGGDUR	(M_WLCX_BLK+(0x1f*2))
#define	M_WLCX_MINAGGDUR_OFFSET	(0x1f*2)
#define	M_WLCX_AGGMAXTOUT	(M_WLCX_BLK+(0x20*2))
#define	M_WLCX_AGGMAXTOUT_OFFSET	(0x20*2)
#define	M_WLCX_AGGTOUTEND	(M_WLCX_BLK+(0x21*2))
#define	M_WLCX_AGGTOUTEND_OFFSET	(0x21*2)
#define	M_WLCX_PREEMPT_CNT	(M_BTCX_PREEMPT_CNT+(0x0*2))
#define	M_WLCX_PREEMPT_CNT_OFFSET	(0x0*2)
#define	M_WLCX_PREEMPT_LMT	(M_BTCX_PREEMPT_LMT+(0x0*2))
#define	M_WLCX_PREEMPT_LMT_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_PMUREG_SLOWTMR	(0xccf*2)
#define	M_PMUREG_SLOWTMRFRAC	(0xcd0*2)
#endif /* (D11_REV == 50) */
#if (D11_REV == 54)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_IDLE_DUR	(0x66b*2)
#define	M_IDLE_TMOUT	(0x66c*2)
#define	M_CTS_STRT_TIME	(0x66d*2)
#define	M_CURR_ANTPAT	(0x66e*2)
#define	M_CCA_STATS_BLK	(0x670*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x684*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6ac*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6b4*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x864*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8c4*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x904*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa62*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaa2*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x66f*2)
#define	M_BTCX_PREEMPT_LMT	(0x6ab*2)
#define	M_BTCX_DELLWAR	(0xae6*2)
#define	M_BTCX_BLK	(0xae8*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xae7*2)
#define	M_HWAGG_STATS	(0xbb2*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbb1*2)
#define	M_AMUERR_CNT	(0xc02*2)
#define	M_CCA_FLGS	(0xc03*2)
#define	M_PHY_ANTDIV_REG	(0xc04*2)
#define	M_PHY_ANTDIV_MASK	(0xc05*2)
#define	M_PHY_EXTLNA_OVR	(0xc06*2)
#define	M_EDLO_DEF	(0xc07*2)
#define	M_EDHI_DEF	(0xc08*2)
#define	M_RXGAIN	(0xc09*2)
#define	M_RADAR_TSTAMP	(0xc0a*2)
#define	M_LPFGAIN	(0xc0b*2)
#define	M_ENC_ADJLEN_BLK	(0xc0c*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc14*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc24*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc5a*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc5e*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc62*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc5d*2)
#define	M_SEC_IDLE_DUR	(0xc61*2)
#define	M_CFRM_RESPBW	(0xc66*2)
#define	M_PWR_UD_BLK	(0xc67*2)
#define	M_PWR_UD_BLK_SIZE	25
#define	M_SWDIV_BLK	(0xc80*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xc85*2)
#define	M_SLEEP_TIME_L	(0xc86*2)
#define	M_SLEEP_TIME_ML	(0xc87*2)
#define	M_TSF_ACTV_L	(0xc88*2)
#define	M_TSF_ACTV_H	(0xc89*2)
#define	M_LNA_STATE	(0xc8a*2)
#define	M_IFS_PRI20	(0xc8b*2)
#define	M_CCA_RXBW	(0xc8c*2)
#define	M_XMTFIFORDY_FB	(0xc8d*2)
#define	M_BTCX_PRED_RFA_T	(0xc8e*2)
#define	M_LASTTX_TSF	(0xc8f*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc90*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc91*2)
#define	M_MFGTEST_RXSEQ	(0xc92*2)
#define	M_RTG_GRT_CNT	(0xc93*2)
#define	M_RTG_ACK_CNT	(0xc94*2)
#define	M_BCMCROLL_TSTMP	(0xc95*2)
#define	M_DIAG_TXERR_BLK	(0xc96*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xc99*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xc9b*2)
#define	M_DBG_TXSUSP_CNT	(0xc9c*2)
#define	M_TXCNT_STATS	(0xc9e*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xc9d*2)
#define	M_SHM_END	(0xcae*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_DN_BLK_OFFSET	(0x0*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0xb*2))
#define	M_PWR_UP_BLK_OFFSET	(0xb*2)
#define	M_RREG_PLL_VCOCAL13	(M_PWR_UD_BLK+(0x16*2))
#define	M_RREG_PLL_VCOCAL13_OFFSET	(0x16*2)
#define	M_RREG_PLL_CFG2	(M_PWR_UD_BLK+(0x17*2))
#define	M_RREG_PLL_CFG2_OFFSET	(0x17*2)
#define	M_RREG_RFCTRLOVERRIDERXPUS0	(M_PWR_UD_BLK+(0x18*2))
#define	M_RREG_RFCTRLOVERRIDERXPUS0_OFFSET	(0x18*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_LPF_PASSIVE_RC_OFDM	(M_PSM_SOFT_REGS_EXT+(0x8*2))
#define	M_LPF_PASSIVE_RC_OFDM_OFFSET	(0x8*2)
#define	M_LPF_PASSIVE_RC_CCK	(M_PSM_SOFT_REGS_EXT+(0x9*2))
#define	M_LPF_PASSIVE_RC_CCK_OFFSET	(0x9*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 54) */
#if (D11_REV == 55)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_IDLE_DUR	(0x66b*2)
#define	M_IDLE_TMOUT	(0x66c*2)
#define	M_CTS_STRT_TIME	(0x66d*2)
#define	M_CURR_ANTPAT	(0x66e*2)
#define	M_CCA_STATS_BLK	(0x670*2)
#define	M_CCA_STATS_BLK_SIZE	38
#define	M_PSM2HOST_STATS_EXT	(0x696*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6be*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6c6*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x876*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8d6*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x916*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa74*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xab4*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x66f*2)
#define	M_BTCX_PREEMPT_LMT	(0x6bd*2)
#define	M_BTCX_DELLWAR	(0xaf8*2)
#define	M_BTCX_BLK	(0xafa*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_WLCX_BLK	(0xbc4*2)
#define	M_WLCX_BLK_SIZE	48
#define	M_MPDUNUM_LEFT	(0xaf9*2)
#define	M_HWAGG_STATS	(0xbf4*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbc3*2)
#define	M_AMUERR_CNT	(0xc44*2)
#define	M_CCA_FLGS	(0xc45*2)
#define	M_PHY_ANTDIV_REG	(0xc46*2)
#define	M_PHY_ANTDIV_MASK	(0xc47*2)
#define	M_PHY_EXTLNA_OVR	(0xc48*2)
#define	M_EDLO_DEF	(0xc49*2)
#define	M_EDHI_DEF	(0xc4a*2)
#define	M_RXGAIN	(0xc4b*2)
#define	M_RADAR_TSTAMP	(0xc4c*2)
#define	M_LPFGAIN	(0xc4d*2)
#define	M_ENC_ADJLEN_BLK	(0xc4e*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc56*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc66*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc9c*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xca0*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xca4*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc9f*2)
#define	M_SEC_IDLE_DUR	(0xca3*2)
#define	M_CFRM_RESPBW	(0xca8*2)
#define	M_PWR_UD_BLK	(0xca9*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xcb4*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xcb3*2)
#define	M_SLEEP_TIME_L	(0xcb9*2)
#define	M_SLEEP_TIME_ML	(0xcba*2)
#define	M_TSF_ACTV_L	(0xcbb*2)
#define	M_TSF_ACTV_H	(0xcbc*2)
#define	M_LNA_STATE	(0xcbd*2)
#define	M_IFS_PRI20	(0xcbe*2)
#define	M_CCA_RXBW	(0xcbf*2)
#define	M_XMTFIFORDY_FB	(0xcc0*2)
#define	M_BTCX_PRED_RFA_T	(0xcc1*2)
#define	M_LASTTX_TSF	(0xcc2*2)
#define	M_BTCX_TXCONF_STRT_L	(0xcc3*2)
#define	M_BTCX_TXCONF_STRT_H	(0xcc4*2)
#define	M_MFGTEST_RXSEQ	(0xcc5*2)
#define	M_RTG_GRT_CNT	(0xcc6*2)
#define	M_RTG_ACK_CNT	(0xcc7*2)
#define	M_TIME_CHECK	(0xcc8*2)
#define	M_PHYSTUCK	(0xcc9*2)
#define	M_AGGLEVEL	(0xcca*2)
#define	M_RXAMPDU_TA_BLK	(0xccb*2)
#define	M_RXAMPDU_TA_BLK_SIZE	3
#define	M_BCMCROLL_TSTMP	(0xcce*2)
#define	M_DIAG_TXERR_BLK	(0xccf*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xcd2*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_PREVRX_CORE_ST	(0xcd4*2)
#define	M_PREVTX_CORE_ST	(0xcd5*2)
#define	M_SET_TIMEOUT	(0xcd6*2)
#define	M_DBG_TXPS_CNT	(0xcd7*2)
#define	M_DBG_TXSUSP_CNT	(0xcd8*2)
#define	M_TXCNT_STATS	(0xcda*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xcd9*2)
#define	M_SHM_END	(0xcea*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_SISO_RXDUR_L	(M_CCA_STATS_BLK+(0x14*2))
#define	M_SISO_RXDUR_L_OFFSET	(0x14*2)
#define	M_SISO_RXDUR_H	(M_CCA_STATS_BLK+(0x15*2))
#define	M_SISO_RXDUR_H_OFFSET	(0x15*2)
#define	M_SISO_TXOP_L	(M_CCA_STATS_BLK+(0x16*2))
#define	M_SISO_TXOP_L_OFFSET	(0x16*2)
#define	M_SISO_TXOP_H	(M_CCA_STATS_BLK+(0x17*2))
#define	M_SISO_TXOP_H_OFFSET	(0x17*2)
#define	M_MIMO_RXDUR_L	(M_CCA_STATS_BLK+(0x18*2))
#define	M_MIMO_RXDUR_L_OFFSET	(0x18*2)
#define	M_MIMO_RXDUR_H	(M_CCA_STATS_BLK+(0x19*2))
#define	M_MIMO_RXDUR_H_OFFSET	(0x19*2)
#define	M_MIMO_TXOP_L	(M_CCA_STATS_BLK+(0x1a*2))
#define	M_MIMO_TXOP_L_OFFSET	(0x1a*2)
#define	M_MIMO_TXOP_H	(M_CCA_STATS_BLK+(0x1b*2))
#define	M_MIMO_TXOP_H_OFFSET	(0x1b*2)
#define	M_MIMO_TXDUR_1X_L	(M_CCA_STATS_BLK+(0x1c*2))
#define	M_MIMO_TXDUR_1X_L_OFFSET	(0x1c*2)
#define	M_MIMO_TXDUR_1X_H	(M_CCA_STATS_BLK+(0x1d*2))
#define	M_MIMO_TXDUR_1X_H_OFFSET	(0x1d*2)
#define	M_MIMO_TXDUR_2X_L	(M_CCA_STATS_BLK+(0x1e*2))
#define	M_MIMO_TXDUR_2X_L_OFFSET	(0x1e*2)
#define	M_MIMO_TXDUR_2X_H	(M_CCA_STATS_BLK+(0x1f*2))
#define	M_MIMO_TXDUR_2X_H_OFFSET	(0x1f*2)
#define	M_MIMO_TXDUR_3X_L	(M_CCA_STATS_BLK+(0x20*2))
#define	M_MIMO_TXDUR_3X_L_OFFSET	(0x20*2)
#define	M_MIMO_TXDUR_3X_H	(M_CCA_STATS_BLK+(0x21*2))
#define	M_MIMO_TXDUR_3X_H_OFFSET	(0x21*2)
#define	M_SISO_SIFS_L	(M_CCA_STATS_BLK+(0x22*2))
#define	M_SISO_SIFS_L_OFFSET	(0x22*2)
#define	M_SISO_SIFS_H	(M_CCA_STATS_BLK+(0x23*2))
#define	M_SISO_SIFS_H_OFFSET	(0x23*2)
#define	M_MIMO_SIFS_L	(M_CCA_STATS_BLK+(0x24*2))
#define	M_MIMO_SIFS_L_OFFSET	(0x24*2)
#define	M_MIMO_SIFS_H	(M_CCA_STATS_BLK+(0x25*2))
#define	M_MIMO_SIFS_H_OFFSET	(0x25*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_HWACI_EN_IND	(M_PSM_SOFT_REGS_EXT+(0x19*2))
#define	M_HWACI_EN_IND_OFFSET	(0x19*2)
#define	M_PHYREG_CHNSMCTRL0	(M_PSM_SOFT_REGS_EXT+(0x1a*2))
#define	M_PHYREG_CHNSMCTRL0_OFFSET	(0x1a*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_WLCX_BURST_CNT	(M_WLCX_BLK+(0x0*2))
#define	M_WLCX_BURST_CNT_OFFSET	(0x0*2)
#define	M_WLCX_CONFIG	(M_WLCX_BLK+(0x1*2))
#define	M_WLCX_CONFIG_OFFSET	(0x1*2)
#define	M_WLCX_SECIDLY_HDR	(M_WLCX_BLK+(0x2*2))
#define	M_WLCX_SECIDLY_HDR_OFFSET	(0x2*2)
#define	M_WLCX_SECIDLY_DT	(M_WLCX_BLK+(0x3*2))
#define	M_WLCX_SECIDLY_DT_OFFSET	(0x3*2)
#define	M_WLCX_NAV_DUR	(M_WLCX_BLK+(0x4*2))
#define	M_WLCX_NAV_DUR_OFFSET	(0x4*2)
#define	M_WLCX_CTSDURN	(M_WLCX_BLK+(0x5*2))
#define	M_WLCX_CTSDURN_OFFSET	(0x5*2)
#define	M_WLCX_PEER_ACT_TOUT	(M_WLCX_BLK+(0x6*2))
#define	M_WLCX_PEER_ACT_TOUT_OFFSET	(0x6*2)
#define	M_WLCX_NTXA	(M_WLCX_BLK+(0x7*2))
#define	M_WLCX_NTXA_OFFSET	(0x7*2)
#define	M_WLCX_NRXA	(M_WLCX_BLK+(0x8*2))
#define	M_WLCX_NRXA_OFFSET	(0x8*2)
#define	M_WLCX_NOBACK_CTR	(M_WLCX_BLK+(0x9*2))
#define	M_WLCX_NOBACK_CTR_OFFSET	(0x9*2)
#define	M_WLCX_FLAGS	(M_WLCX_BLK+(0xa*2))
#define	M_WLCX_FLAGS_OFFSET	(0xa*2)
#define	M_WLCX_TXA_STRT_T	(M_WLCX_BLK+(0xb*2))
#define	M_WLCX_TXA_STRT_T_OFFSET	(0xb*2)
#define	M_WLCX_TXA_END_T	(M_WLCX_BLK+(0xc*2))
#define	M_WLCX_TXA_END_T_OFFSET	(0xc*2)
#define	M_WLCX_RXA_STRT_T	(M_WLCX_BLK+(0xd*2))
#define	M_WLCX_RXA_STRT_T_OFFSET	(0xd*2)
#define	M_WLCX_PROT_DURN	(M_WLCX_BLK+(0xe*2))
#define	M_WLCX_PROT_DURN_OFFSET	(0xe*2)
#define	M_WLCX_PLCP_T	(M_WLCX_BLK+(0xf*2))
#define	M_WLCX_PLCP_T_OFFSET	(0xf*2)
#define	M_WLCX_DURN	(M_WLCX_BLK+(0x10*2))
#define	M_WLCX_DURN_OFFSET	(0x10*2)
#define	M_WLCX_ECI_RDDT2	(M_WLCX_BLK+(0x11*2))
#define	M_WLCX_ECI_RDDT2_OFFSET	(0x11*2)
#define	M_WLCX_ECI_RDDT1	(M_WLCX_BLK+(0x12*2))
#define	M_WLCX_ECI_RDDT1_OFFSET	(0x12*2)
#define	M_WLCX_ECI_WRDT2	(M_WLCX_BLK+(0x13*2))
#define	M_WLCX_ECI_WRDT2_OFFSET	(0x13*2)
#define	M_WLCX_ECI_WRDT1	(M_WLCX_BLK+(0x14*2))
#define	M_WLCX_ECI_WRDT1_OFFSET	(0x14*2)
#define	M_WLCX_DBG	(M_WLCX_BLK+(0x15*2))
#define	M_WLCX_DBG_OFFSET	(0x15*2)
#define	M_WLCX_SECIDLY	(M_WLCX_BLK+(0x16*2))
#define	M_WLCX_SECIDLY_OFFSET	(0x16*2)
#define	M_WLCX_SECIDLY_CTR	(M_WLCX_BLK+(0x17*2))
#define	M_WLCX_SECIDLY_CTR_OFFSET	(0x17*2)
#define	M_WLCX_PROT_STATE	(M_WLCX_BLK+(0x18*2))
#define	M_WLCX_PROT_STATE_OFFSET	(0x18*2)
#define	M_WLCX_PROT_REL_T	(M_WLCX_BLK+(0x19*2))
#define	M_WLCX_PROT_REL_T_OFFSET	(0x19*2)
#define	M_WLCX_RXAINACT_T	(M_WLCX_BLK+(0x1a*2))
#define	M_WLCX_RXAINACT_T_OFFSET	(0x1a*2)
#define	M_WLCX_TXAINACT_T	(M_WLCX_BLK+(0x1b*2))
#define	M_WLCX_TXAINACT_T_OFFSET	(0x1b*2)
#define	M_WLCX_PROT_END_T	(M_WLCX_BLK+(0x1c*2))
#define	M_WLCX_PROT_END_T_OFFSET	(0x1c*2)
#define	M_WLCX_BOFF_DUR	(M_WLCX_BLK+(0x1d*2))
#define	M_WLCX_BOFF_DUR_OFFSET	(0x1d*2)
#define	M_WLCX_BOFF_CTR	(M_WLCX_BLK+(0x1e*2))
#define	M_WLCX_BOFF_CTR_OFFSET	(0x1e*2)
#define	M_WLCX_MINAGGDUR	(M_WLCX_BLK+(0x1f*2))
#define	M_WLCX_MINAGGDUR_OFFSET	(0x1f*2)
#define	M_WLCX_AGGMAXTOUT	(M_WLCX_BLK+(0x20*2))
#define	M_WLCX_AGGMAXTOUT_OFFSET	(0x20*2)
#define	M_WLCX_AGGTOUTEND	(M_WLCX_BLK+(0x21*2))
#define	M_WLCX_AGGTOUTEND_OFFSET	(0x21*2)
#define	M_WLCX_PREEMPT_CNT	(M_BTCX_PREEMPT_CNT+(0x0*2))
#define	M_WLCX_PREEMPT_CNT_OFFSET	(0x0*2)
#define	M_WLCX_PREEMPT_LMT	(M_BTCX_PREEMPT_LMT+(0x0*2))
#define	M_WLCX_PREEMPT_LMT_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXAMPDU_TA0	(M_RXAMPDU_TA_BLK+(0x0*2))
#define	M_RXAMPDU_TA0_OFFSET	(0x0*2)
#define	M_RXAMPDU_TA1	(M_RXAMPDU_TA_BLK+(0x1*2))
#define	M_RXAMPDU_TA1_OFFSET	(0x1*2)
#define	M_RXAMPDU_TA2	(M_RXAMPDU_TA_BLK+(0x2*2))
#define	M_RXAMPDU_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_PMUREG_SLOWTMR	(0xceb*2)
#define	M_PMUREG_SLOWTMRFRAC	(0xcec*2)
#endif /* (D11_REV == 55) */
#if (D11_REV == 56)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_CF0601_MBSS_BLK	(0x1ea*2)
#define	M_CF0601_MBSS_BLK_SIZE	3
#define	M_TXFRM_PLCP	(0x1ee*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f4*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1ed*2)
#define	M_RXFRM_THRSH	(0x1f8*2)
#define	M_BFCFG_BLK	(0x1fa*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21e*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x290*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2b1*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2bc*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x30c*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x344*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x362*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x36a*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a8*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x468*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51e*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x1f9*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28e*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x28f*2)
#define	M_P2P_SLPTIME_L	(0x2bb*2)
#define	M_P2P_SLPTIME_H	(0x3a6*2)
#define	M_P2P_WAKE_ONLYMAC	(0x3a7*2)
#define	M_P2P_INTR_IND	(0x58d*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58e*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x592*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x596*2)
#define	M_P2P_NXTOVR_WKTIME	(0x597*2)
#define	M_P2P_RXPERBSS_PTR	(0x598*2)
#define	M_ARM_PSO_BLK	(0x59a*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x599*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5bd*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5be*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5d0*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x62c*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x640*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x644*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x654*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x5ce*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x651*2)
#define	M_SLOWTIMER_H	(0x652*2)
#define	M_RSP_FRMTYPE	(0x653*2)
#define	M_PRSRETX_CNT	(0x65f*2)
#define	M_NOISE_TSTAMP	(0x660*2)
#define	M_TXCRSEND_TSTAMP	(0x661*2)
#define	M_CCA_TSF0	(0x662*2)
#define	M_CCA_TSF1	(0x663*2)
#define	M_GOOD_RXANT	(0x664*2)
#define	M_CUR_RXF_INDEX	(0x665*2)
#define	M_BYTES_LEFT	(0x666*2)
#define	M_MM_XTRADUR	(0x667*2)
#define	M_NXTNOISE_T	(0x668*2)
#define	M_RFAWARE_TSTMP	(0x669*2)
#define	M_TSFTMRVALTMP_WD3	(0x66a*2)
#define	M_TSFTMRVALTMP_WD2	(0x66b*2)
#define	M_TSFTMRVALTMP_WD1	(0x66c*2)
#define	M_TSFTMRVALTMP_WD0	(0x66d*2)
#define	M_IDLE_DUR	(0x66e*2)
#define	M_IDLE_TMOUT	(0x66f*2)
#define	M_CTS_STRT_TIME	(0x670*2)
#define	M_CURR_ANTPAT	(0x671*2)
#define	M_CCA_STATS_BLK	(0x672*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x686*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6ae*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6b6*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x866*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8c6*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x906*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa64*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaa4*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x6ad*2)
#define	M_BTCX_PREEMPT_LMT	(0xae8*2)
#define	M_BTCX_DELLWAR	(0xae9*2)
#define	M_BTCX_BLK	(0xaea*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xbb3*2)
#define	M_HWAGG_STATS	(0xbb4*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xc04*2)
#define	M_AMUERR_CNT	(0xc05*2)
#define	M_CCA_FLGS	(0xc06*2)
#define	M_PHY_ANTDIV_REG	(0xc07*2)
#define	M_PHY_ANTDIV_MASK	(0xc08*2)
#define	M_PHY_EXTLNA_OVR	(0xc09*2)
#define	M_EDLO_DEF	(0xc0a*2)
#define	M_EDHI_DEF	(0xc0b*2)
#define	M_RXGAIN	(0xc0c*2)
#define	M_RADAR_TSTAMP	(0xc0d*2)
#define	M_LPFGAIN	(0xc0e*2)
#define	M_ENC_ADJLEN_BLK	(0xc10*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc18*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc28*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc5e*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc62*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc66*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc0f*2)
#define	M_SEC_IDLE_DUR	(0xc61*2)
#define	M_CFRM_RESPBW	(0xc65*2)
#define	M_PWR_UD_BLK	(0xc6a*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xc74*2)
#define	M_SLEEP_TIME_L	(0xc75*2)
#define	M_SLEEP_TIME_ML	(0xc76*2)
#define	M_TSF_ACTV_L	(0xc77*2)
#define	M_TSF_ACTV_H	(0xc78*2)
#define	M_LNA_STATE	(0xc79*2)
#define	M_IFS_PRI20	(0xc7a*2)
#define	M_CCA_RXBW	(0xc7b*2)
#define	M_XMTFIFORDY_FB	(0xc7c*2)
#define	M_BTCX_PRED_RFA_T	(0xc7d*2)
#define	M_LASTTX_TSF	(0xc7e*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc7f*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc80*2)
#define	M_MFGTEST_RXSEQ	(0xc81*2)
#define	M_RTG_GRT_CNT	(0xc82*2)
#define	M_RTG_ACK_CNT	(0xc83*2)
#define	M_TIME_CHECK	(0xc84*2)
#define	M_PHYSTUCK	(0xc85*2)
#define	M_AGGLEVEL	(0xc86*2)
#define	M_COREMASK_80P80	(0xc87*2)
#define	M_BCMCROLL_TSTMP	(0xc88*2)
#define	M_DIAG_TXERR_BLK	(0xc89*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xc8c*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DOT11_DTIMCOUNT_CP	(0xc8e*2)
#define	M_CF0601_NTBTT	(0xc8f*2)
#define	M_CF0601_TXFRM_BSSINDX	(0xc90*2)
#define	M_DBG_TXPS_CNT	(0xc91*2)
#define	M_DBG_TXSUSP_CNT	(0xc92*2)
#define	M_TXCNT_STATS	(0xc94*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xc93*2)
#define	M_SHM_END	(0xca4*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_PHYREG_CHNSMCTRL0	(M_PSM_SOFT_REGS_EXT+(0x1a*2))
#define	M_PHYREG_CHNSMCTRL0_OFFSET	(0x1a*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_CF0601_DTIM	(M_CF0601_MBSS_BLK+(0x0*2))
#define	M_CF0601_DTIM_OFFSET	(0x0*2)
#define	M_CF0601_BCN_INFO	(M_CF0601_MBSS_BLK+(0x1*2))
#define	M_CF0601_BCN_INFO_OFFSET	(0x1*2)
#define	M_CF0601_RETRY_LMTS	(M_CF0601_MBSS_BLK+(0x2*2))
#define	M_CF0601_RETRY_LMTS_OFFSET	(0x2*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#endif /* (D11_REV == 56) */
#if (D11_REV == 58)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_USEQ_PWRUP_BLK	(0x51c*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x594*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x5e4*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x51a*2)
#define	M_P2P_INTR_IND	(0x51b*2)
#define	M_P2P_BSS_TBTT_BLK	(0x654*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x658*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x653*2)
#define	M_P2P_NXTOVR_WKTIME	(0x65c*2)
#define	M_P2P_RXPERBSS_PTR	(0x65d*2)
#define	M_ARM_PSO_BLK	(0x65e*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x681*2)
#define	M_OPT_SLEEP_WAKETIME	(0x682*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x684*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x694*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x6f0*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x704*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x708*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x718*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x716*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x683*2)
#define	M_SLOWTIMER_H	(0x715*2)
#define	M_RSP_FRMTYPE	(0x723*2)
#define	M_PRSRETX_CNT	(0x724*2)
#define	M_NOISE_TSTAMP	(0x725*2)
#define	M_TXCRSEND_TSTAMP	(0x726*2)
#define	M_CCA_TSF0	(0x727*2)
#define	M_CCA_TSF1	(0x728*2)
#define	M_GOOD_RXANT	(0x729*2)
#define	M_CUR_RXF_INDEX	(0x72a*2)
#define	M_BYTES_LEFT	(0x72b*2)
#define	M_MM_XTRADUR	(0x72c*2)
#define	M_NXTNOISE_T	(0x72d*2)
#define	M_RFAWARE_TSTMP	(0x72e*2)
#define	M_TSFTMRVALTMP_WD3	(0x72f*2)
#define	M_TSFTMRVALTMP_WD2	(0x730*2)
#define	M_TSFTMRVALTMP_WD1	(0x731*2)
#define	M_TSFTMRVALTMP_WD0	(0x732*2)
#define	M_IDLE_DUR	(0x733*2)
#define	M_IDLE_TMOUT	(0x734*2)
#define	M_CTS_STRT_TIME	(0x735*2)
#define	M_CURR_ANTPAT	(0x736*2)
#define	M_CCA_STATS_BLK	(0x738*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x74c*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x774*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x77c*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x92c*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x98c*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x9cc*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xb2a*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xb6a*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x737*2)
#define	M_BTCX_PREEMPT_LMT	(0x773*2)
#define	M_BTCX_DELLWAR	(0xbae*2)
#define	M_BTCX_BLK	(0xbb0*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xbaf*2)
#define	M_HWAGG_STATS	(0xc7a*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xc79*2)
#define	M_AMUERR_CNT	(0xcca*2)
#define	M_CCA_FLGS	(0xccb*2)
#define	M_PHY_ANTDIV_REG	(0xccc*2)
#define	M_PHY_ANTDIV_MASK	(0xccd*2)
#define	M_PHY_EXTLNA_OVR	(0xcce*2)
#define	M_EDLO_DEF	(0xccf*2)
#define	M_EDHI_DEF	(0xcd0*2)
#define	M_RXGAIN	(0xcd1*2)
#define	M_RADAR_TSTAMP	(0xcd2*2)
#define	M_LPFGAIN	(0xcd3*2)
#define	M_ENC_ADJLEN_BLK	(0xcd4*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xcdc*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xcec*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xd22*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xd26*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xd2a*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xd25*2)
#define	M_SEC_IDLE_DUR	(0xd29*2)
#define	M_CFRM_RESPBW	(0xd2e*2)
#define	M_PWR_UD_BLK	(0xd2f*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xd39*2)
#define	M_SLEEP_TIME_L	(0xd3a*2)
#define	M_SLEEP_TIME_ML	(0xd3b*2)
#define	M_TSF_ACTV_L	(0xd3c*2)
#define	M_TSF_ACTV_H	(0xd3d*2)
#define	M_LNA_STATE	(0xd3e*2)
#define	M_IFS_PRI20	(0xd3f*2)
#define	M_CCA_RXBW	(0xd40*2)
#define	M_XMTFIFORDY_FB	(0xd41*2)
#define	M_BTCX_PRED_RFA_T	(0xd42*2)
#define	M_LASTTX_TSF	(0xd43*2)
#define	M_BTCX_TXCONF_STRT_L	(0xd44*2)
#define	M_BTCX_TXCONF_STRT_H	(0xd45*2)
#define	M_MFGTEST_RXSEQ	(0xd46*2)
#define	M_RTG_GRT_CNT	(0xd47*2)
#define	M_RTG_ACK_CNT	(0xd48*2)
#define	M_BCMCROLL_TSTMP	(0xd49*2)
#define	M_DIAG_TXERR_BLK	(0xd4a*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xd4d*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xd4f*2)
#define	M_DBG_TXSUSP_CNT	(0xd50*2)
#define	M_TXCNT_STATS	(0xd52*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xd51*2)
#define	M_AMSDU_MAX_LEN	(0xd62*2)
#define	M_SHM_END	(0xd63*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_LPF_PASSIVE_RC_OFDM	(M_PSM_SOFT_REGS_EXT+(0x8*2))
#define	M_LPF_PASSIVE_RC_OFDM_OFFSET	(0x8*2)
#define	M_LPF_PASSIVE_RC_CCK	(M_PSM_SOFT_REGS_EXT+(0x9*2))
#define	M_LPF_PASSIVE_RC_CCK_OFFSET	(0x9*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_HWACI_EN_IND	(M_PSM_SOFT_REGS_EXT+(0x19*2))
#define	M_HWACI_EN_IND_OFFSET	(0x19*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_PMUREG_SLOWTMR	(0xd64*2)
#define	M_PMUREG_SLOWTMRFRAC	(0xd65*2)
#endif /* (D11_REV == 58) */
#if (D11_REV == 58 && D11_REV_MINOR == 1)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_USEQ_PWRUP_BLK	(0x51c*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x594*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x5e4*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x51a*2)
#define	M_P2P_INTR_IND	(0x51b*2)
#define	M_P2P_BSS_TBTT_BLK	(0x654*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x658*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x653*2)
#define	M_P2P_NXTOVR_WKTIME	(0x65c*2)
#define	M_P2P_RXPERBSS_PTR	(0x65d*2)
#define	M_ARM_PSO_BLK	(0x65e*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x681*2)
#define	M_OPT_SLEEP_WAKETIME	(0x682*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x684*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x694*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x6f0*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x704*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x708*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x718*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x716*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x683*2)
#define	M_SLOWTIMER_H	(0x715*2)
#define	M_RSP_FRMTYPE	(0x723*2)
#define	M_PRSRETX_CNT	(0x724*2)
#define	M_NOISE_TSTAMP	(0x725*2)
#define	M_TXCRSEND_TSTAMP	(0x726*2)
#define	M_CCA_TSF0	(0x727*2)
#define	M_CCA_TSF1	(0x728*2)
#define	M_GOOD_RXANT	(0x729*2)
#define	M_CUR_RXF_INDEX	(0x72a*2)
#define	M_BYTES_LEFT	(0x72b*2)
#define	M_MM_XTRADUR	(0x72c*2)
#define	M_NXTNOISE_T	(0x72d*2)
#define	M_RFAWARE_TSTMP	(0x72e*2)
#define	M_TSFTMRVALTMP_WD3	(0x72f*2)
#define	M_TSFTMRVALTMP_WD2	(0x730*2)
#define	M_TSFTMRVALTMP_WD1	(0x731*2)
#define	M_TSFTMRVALTMP_WD0	(0x732*2)
#define	M_IDLE_DUR	(0x733*2)
#define	M_IDLE_TMOUT	(0x734*2)
#define	M_CTS_STRT_TIME	(0x735*2)
#define	M_CURR_ANTPAT	(0x736*2)
#define	M_CCA_STATS_BLK	(0x738*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x74c*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x774*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x77c*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x92c*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x98c*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x9cc*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xb2a*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xb6a*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x737*2)
#define	M_BTCX_PREEMPT_LMT	(0x773*2)
#define	M_BTCX_DELLWAR	(0xbae*2)
#define	M_BTCX_BLK	(0xbb0*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xbaf*2)
#define	M_HWAGG_STATS	(0xc7a*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xc79*2)
#define	M_AMUERR_CNT	(0xcca*2)
#define	M_CCA_FLGS	(0xccb*2)
#define	M_PHY_ANTDIV_REG	(0xccc*2)
#define	M_PHY_ANTDIV_MASK	(0xccd*2)
#define	M_PHY_EXTLNA_OVR	(0xcce*2)
#define	M_EDLO_DEF	(0xccf*2)
#define	M_EDHI_DEF	(0xcd0*2)
#define	M_RXGAIN	(0xcd1*2)
#define	M_RADAR_TSTAMP	(0xcd2*2)
#define	M_LPFGAIN	(0xcd3*2)
#define	M_ENC_ADJLEN_BLK	(0xcd4*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xcdc*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xcec*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xd22*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xd26*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xd2a*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xd25*2)
#define	M_SEC_IDLE_DUR	(0xd29*2)
#define	M_CFRM_RESPBW	(0xd2e*2)
#define	M_PWR_UD_BLK	(0xd2f*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xd39*2)
#define	M_SLEEP_TIME_L	(0xd3a*2)
#define	M_SLEEP_TIME_ML	(0xd3b*2)
#define	M_TSF_ACTV_L	(0xd3c*2)
#define	M_TSF_ACTV_H	(0xd3d*2)
#define	M_LNA_STATE	(0xd3e*2)
#define	M_IFS_PRI20	(0xd3f*2)
#define	M_CCA_RXBW	(0xd40*2)
#define	M_XMTFIFORDY_FB	(0xd41*2)
#define	M_BTCX_PRED_RFA_T	(0xd42*2)
#define	M_LASTTX_TSF	(0xd43*2)
#define	M_BTCX_TXCONF_STRT_L	(0xd44*2)
#define	M_BTCX_TXCONF_STRT_H	(0xd45*2)
#define	M_MFGTEST_RXSEQ	(0xd46*2)
#define	M_RTG_GRT_CNT	(0xd47*2)
#define	M_RTG_ACK_CNT	(0xd48*2)
#define	M_BCMCROLL_TSTMP	(0xd49*2)
#define	M_DIAG_TXERR_BLK	(0xd4a*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xd4d*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xd4f*2)
#define	M_DBG_TXSUSP_CNT	(0xd50*2)
#define	M_TXCNT_STATS	(0xd52*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xd51*2)
#define	M_AMSDU_MAX_LEN	(0xd62*2)
#define	M_SHM_END	(0xd63*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_LPF_PASSIVE_RC_OFDM	(M_PSM_SOFT_REGS_EXT+(0x8*2))
#define	M_LPF_PASSIVE_RC_OFDM_OFFSET	(0x8*2)
#define	M_LPF_PASSIVE_RC_CCK	(M_PSM_SOFT_REGS_EXT+(0x9*2))
#define	M_LPF_PASSIVE_RC_CCK_OFFSET	(0x9*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_HWACI_EN_IND	(M_PSM_SOFT_REGS_EXT+(0x19*2))
#define	M_HWACI_EN_IND_OFFSET	(0x19*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_PMUREG_SLOWTMR	(0xd64*2)
#define	M_PMUREG_SLOWTMRFRAC	(0xd65*2)
#endif /* (D11_REV == 58 && D11_REV_MINOR == 1) */
#if (D11_REV == 59)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TS_SYNC_BLK	(0x1ea*2)
#define	M_TS_SYNC_BLK_SIZE	10
#define	M_TXFRM_PLCP	(0x1f4*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1fa*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1fe*2)
#define	M_RXFRM_THRSH	(0x1ff*2)
#define	M_BFCFG_BLK	(0x200*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x224*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x294*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2b5*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2c0*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x310*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x348*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x366*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x36e*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3ac*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x46c*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x522*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x2bf*2)
#define	M_P2P_TXFRM_BSSINDX	(0x3aa*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x3ab*2)
#define	M_P2P_SLPTIME_L	(0x591*2)
#define	M_P2P_SLPTIME_H	(0x592*2)
#define	M_P2P_WAKE_ONLYMAC	(0x593*2)
#define	M_P2P_INTR_IND	(0x594*2)
#define	M_P2P_BSS_TBTT_BLK	(0x596*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x59a*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x595*2)
#define	M_P2P_NXTOVR_WKTIME	(0x59e*2)
#define	M_P2P_RXPERBSS_PTR	(0x59f*2)
#define	M_ARM_PSO_BLK	(0x5a0*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5c3*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5c4*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5c6*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5d8*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x634*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x648*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x64c*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x65c*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x5d6*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5c5*2)
#define	M_SLOWTIMER_H	(0x659*2)
#define	M_RSP_FRMTYPE	(0x65a*2)
#define	M_PRSRETX_CNT	(0x65b*2)
#define	M_NOISE_TSTAMP	(0x667*2)
#define	M_TXCRSEND_TSTAMP	(0x668*2)
#define	M_CCA_TSF0	(0x669*2)
#define	M_CCA_TSF1	(0x66a*2)
#define	M_GOOD_RXANT	(0x66b*2)
#define	M_CUR_RXF_INDEX	(0x66c*2)
#define	M_BYTES_LEFT	(0x66d*2)
#define	M_MM_XTRADUR	(0x66e*2)
#define	M_NXTNOISE_T	(0x66f*2)
#define	M_RFAWARE_TSTMP	(0x670*2)
#define	M_TSFTMRVALTMP_WD3	(0x671*2)
#define	M_TSFTMRVALTMP_WD2	(0x672*2)
#define	M_TSFTMRVALTMP_WD1	(0x673*2)
#define	M_TSFTMRVALTMP_WD0	(0x674*2)
#define	M_IDLE_DUR	(0x675*2)
#define	M_IDLE_TMOUT	(0x676*2)
#define	M_CTS_STRT_TIME	(0x677*2)
#define	M_CURR_ANTPAT	(0x678*2)
#define	M_CCA_STATS_BLK	(0x67a*2)
#define	M_CCA_STATS_BLK_SIZE	40
#define	M_PSM2HOST_STATS_EXT	(0x6a2*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6ca*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6d2*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x882*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8e2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x922*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa80*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xac0*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x679*2)
#define	M_BTCX_PREEMPT_LMT	(0x6c9*2)
#define	M_BTCX_DELLWAR	(0xb04*2)
#define	M_BTCX_BLK	(0xb06*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xb05*2)
#define	M_HWAGG_STATS	(0xbd0*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbcf*2)
#define	M_AMUERR_CNT	(0xc20*2)
#define	M_CCA_FLGS	(0xc21*2)
#define	M_PHY_ANTDIV_REG	(0xc22*2)
#define	M_PHY_ANTDIV_MASK	(0xc23*2)
#define	M_PHY_EXTLNA_OVR	(0xc24*2)
#define	M_EDLO_DEF	(0xc25*2)
#define	M_EDHI_DEF	(0xc26*2)
#define	M_RXGAIN	(0xc27*2)
#define	M_RADAR_TSTAMP	(0xc28*2)
#define	M_LPFGAIN	(0xc29*2)
#define	M_ENC_ADJLEN_BLK	(0xc2a*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc32*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc42*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xc78*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc7c*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc80*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc7b*2)
#define	M_SEC_IDLE_DUR	(0xc7f*2)
#define	M_CFRM_RESPBW	(0xc84*2)
#define	M_PWR_UD_BLK	(0xc85*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xc90*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xc8f*2)
#define	M_SLEEP_TIME_L	(0xc95*2)
#define	M_SLEEP_TIME_ML	(0xc96*2)
#define	M_TSF_ACTV_L	(0xc97*2)
#define	M_TSF_ACTV_H	(0xc98*2)
#define	M_LNA_STATE	(0xc99*2)
#define	M_IFS_PRI20	(0xc9a*2)
#define	M_CCA_RXBW	(0xc9b*2)
#define	M_XMTFIFORDY_FB	(0xc9c*2)
#define	M_BTCX_PRED_RFA_T	(0xc9d*2)
#define	M_LASTTX_TSF	(0xc9e*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc9f*2)
#define	M_BTCX_TXCONF_STRT_H	(0xca0*2)
#define	M_MFGTEST_RXSEQ	(0xca1*2)
#define	M_RTG_GRT_CNT	(0xca2*2)
#define	M_RTG_ACK_CNT	(0xca3*2)
#define	M_TIME_CHECK	(0xca4*2)
#define	M_PHYSTUCK	(0xca5*2)
#define	M_AGGLEVEL	(0xca6*2)
#define	M_RXAMPDU_TA_BLK	(0xca7*2)
#define	M_RXAMPDU_TA_BLK_SIZE	3
#define	M_BCMCROLL_TSTMP	(0xcaa*2)
#define	M_DIAG_TXERR_BLK	(0xcab*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xcae*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_PREVRX_CORE_ST	(0xcb0*2)
#define	M_PREVTX_CORE_ST	(0xcb1*2)
#define	M_SET_TIMEOUT	(0xcb2*2)
#define	M_DBG_TXPS_CNT	(0xcb3*2)
#define	M_DBG_TXSUSP_CNT	(0xcb4*2)
#define	M_TXCNT_STATS	(0xcb6*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xcb5*2)
#define	M_SHM_END	(0xcc6*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_SISO_RXDUR_L	(M_CCA_STATS_BLK+(0x14*2))
#define	M_SISO_RXDUR_L_OFFSET	(0x14*2)
#define	M_SISO_RXDUR_H	(M_CCA_STATS_BLK+(0x15*2))
#define	M_SISO_RXDUR_H_OFFSET	(0x15*2)
#define	M_SISO_TXOP_L	(M_CCA_STATS_BLK+(0x16*2))
#define	M_SISO_TXOP_L_OFFSET	(0x16*2)
#define	M_SISO_TXOP_H	(M_CCA_STATS_BLK+(0x17*2))
#define	M_SISO_TXOP_H_OFFSET	(0x17*2)
#define	M_MIMO_RXDUR_L	(M_CCA_STATS_BLK+(0x18*2))
#define	M_MIMO_RXDUR_L_OFFSET	(0x18*2)
#define	M_MIMO_RXDUR_H	(M_CCA_STATS_BLK+(0x19*2))
#define	M_MIMO_RXDUR_H_OFFSET	(0x19*2)
#define	M_MIMO_TXOP_L	(M_CCA_STATS_BLK+(0x1a*2))
#define	M_MIMO_TXOP_L_OFFSET	(0x1a*2)
#define	M_MIMO_TXOP_H	(M_CCA_STATS_BLK+(0x1b*2))
#define	M_MIMO_TXOP_H_OFFSET	(0x1b*2)
#define	M_MIMO_TXDUR_1X_L	(M_CCA_STATS_BLK+(0x1c*2))
#define	M_MIMO_TXDUR_1X_L_OFFSET	(0x1c*2)
#define	M_MIMO_TXDUR_1X_H	(M_CCA_STATS_BLK+(0x1d*2))
#define	M_MIMO_TXDUR_1X_H_OFFSET	(0x1d*2)
#define	M_MIMO_TXDUR_2X_L	(M_CCA_STATS_BLK+(0x1e*2))
#define	M_MIMO_TXDUR_2X_L_OFFSET	(0x1e*2)
#define	M_MIMO_TXDUR_2X_H	(M_CCA_STATS_BLK+(0x1f*2))
#define	M_MIMO_TXDUR_2X_H_OFFSET	(0x1f*2)
#define	M_MIMO_TXDUR_3X_L	(M_CCA_STATS_BLK+(0x20*2))
#define	M_MIMO_TXDUR_3X_L_OFFSET	(0x20*2)
#define	M_MIMO_TXDUR_3X_H	(M_CCA_STATS_BLK+(0x21*2))
#define	M_MIMO_TXDUR_3X_H_OFFSET	(0x21*2)
#define	M_SISO_SIFS_L	(M_CCA_STATS_BLK+(0x22*2))
#define	M_SISO_SIFS_L_OFFSET	(0x22*2)
#define	M_SISO_SIFS_H	(M_CCA_STATS_BLK+(0x23*2))
#define	M_SISO_SIFS_H_OFFSET	(0x23*2)
#define	M_MIMO_SIFS_L	(M_CCA_STATS_BLK+(0x24*2))
#define	M_MIMO_SIFS_L_OFFSET	(0x24*2)
#define	M_MIMO_SIFS_H	(M_CCA_STATS_BLK+(0x25*2))
#define	M_MIMO_SIFS_H_OFFSET	(0x25*2)
#define	M_CCA_MYRX_L	(M_CCA_STATS_BLK+(0x26*2))
#define	M_CCA_MYRX_L_OFFSET	(0x26*2)
#define	M_CCA_MYRX_H	(M_CCA_STATS_BLK+(0x27*2))
#define	M_CCA_MYRX_H_OFFSET	(0x27*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SBBAR0_MAC	(M_PSM_SOFT_REGS_EXT+(0x13*2))
#define	M_SBBAR0_MAC_OFFSET	(0x13*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_HWACI_EN_IND	(M_PSM_SOFT_REGS_EXT+(0x19*2))
#define	M_HWACI_EN_IND_OFFSET	(0x19*2)
#define	M_PHYREG_CHNSMCTRL0	(M_PSM_SOFT_REGS_EXT+(0x1a*2))
#define	M_PHYREG_CHNSMCTRL0_OFFSET	(0x1a*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXAMPDU_TA0	(M_RXAMPDU_TA_BLK+(0x0*2))
#define	M_RXAMPDU_TA0_OFFSET	(0x0*2)
#define	M_RXAMPDU_TA1	(M_RXAMPDU_TA_BLK+(0x1*2))
#define	M_RXAMPDU_TA1_OFFSET	(0x1*2)
#define	M_RXAMPDU_TA2	(M_RXAMPDU_TA_BLK+(0x2*2))
#define	M_RXAMPDU_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_TS_SYNC_GPIO	(M_TS_SYNC_BLK+(0x0*2))
#define	M_TS_SYNC_GPIO_OFFSET	(0x0*2)
#define	M_TS_SYNC_TSF_L	(M_TS_SYNC_BLK+(0x1*2))
#define	M_TS_SYNC_TSF_L_OFFSET	(0x1*2)
#define	M_TS_SYNC_TSF_ML	(M_TS_SYNC_BLK+(0x2*2))
#define	M_TS_SYNC_TSF_ML_OFFSET	(0x2*2)
#define	M_TS_SYNC_AVB_L	(M_TS_SYNC_BLK+(0x3*2))
#define	M_TS_SYNC_AVB_L_OFFSET	(0x3*2)
#define	M_TS_SYNC_AVB_H	(M_TS_SYNC_BLK+(0x4*2))
#define	M_TS_SYNC_AVB_H_OFFSET	(0x4*2)
#define	M_TS_SYNC_PMU_L	(M_TS_SYNC_BLK+(0x5*2))
#define	M_TS_SYNC_PMU_L_OFFSET	(0x5*2)
#define	M_TS_SYNC_PMU_H	(M_TS_SYNC_BLK+(0x6*2))
#define	M_TS_SYNC_PMU_H_OFFSET	(0x6*2)
#define	M_TS_SYNC_TXTSF_ML	(M_TS_SYNC_BLK+(0x7*2))
#define	M_TS_SYNC_TXTSF_ML_OFFSET	(0x7*2)
#define	M_TS_SYNC_GPIOMINDLY	(M_TS_SYNC_BLK+(0x8*2))
#define	M_TS_SYNC_GPIOMINDLY_OFFSET	(0x8*2)
#define	M_TS_SYNC_GPIOREALDLY	(M_TS_SYNC_BLK+(0x9*2))
#define	M_TS_SYNC_GPIOREALDLY_OFFSET	(0x9*2)
#define	M_PMUREG_SLOWTMR	(0xcc7*2)
#define	M_PMUREG_SLOWTMRFRAC	(0xcc8*2)
#endif /* (D11_REV == 59) */
#if (D11_REV == 60)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	92
#define	M_CRX_BLK	(0x628*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63c*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x640*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x650*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x64e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x64d*2)
#define	M_RSP_FRMTYPE	(0x65b*2)
#define	M_PRSRETX_CNT	(0x65c*2)
#define	M_NOISE_TSTAMP	(0x65d*2)
#define	M_TXCRSEND_TSTAMP	(0x65e*2)
#define	M_CCA_TSF0	(0x65f*2)
#define	M_CCA_TSF1	(0x660*2)
#define	M_GOOD_RXANT	(0x661*2)
#define	M_CUR_RXF_INDEX	(0x662*2)
#define	M_BYTES_LEFT	(0x663*2)
#define	M_MM_XTRADUR	(0x664*2)
#define	M_NXTNOISE_T	(0x665*2)
#define	M_RFAWARE_TSTMP	(0x666*2)
#define	M_TSFTMRVALTMP_WD3	(0x667*2)
#define	M_TSFTMRVALTMP_WD2	(0x668*2)
#define	M_TSFTMRVALTMP_WD1	(0x669*2)
#define	M_TSFTMRVALTMP_WD0	(0x66a*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD0	(0x66b*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD1	(0x66c*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD2	(0x66d*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD3	(0x66e*2)
#define	M_TSF_ADJ_OFFSET_TIMER	(0x66f*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_L	(0x670*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_H	(0x671*2)
#define	M_TSF_ADJ_OFFSET_PER	(0x672*2)
#define	M_IDLE_DUR	(0x673*2)
#define	M_IDLE_TMOUT	(0x674*2)
#define	M_CTS_STRT_TIME	(0x675*2)
#define	M_CURR_ANTPAT	(0x676*2)
#define	M_CCA_STATS_BLK	(0x678*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x68c*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6b4*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6bc*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x86c*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8cc*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x90c*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa6a*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaaa*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x677*2)
#define	M_BTCX_PREEMPT_LMT	(0x6b3*2)
#define	M_BTCX_DELLWAR	(0xaee*2)
#define	M_BTCX_BLK	(0xaf0*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xaef*2)
#define	M_HWAGG_STATS	(0xbba*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbb9*2)
#define	M_AMUERR_CNT	(0xc0a*2)
#define	M_CCA_FLGS	(0xc0b*2)
#define	M_PHY_ANTDIV_REG	(0xc0c*2)
#define	M_PHY_ANTDIV_MASK	(0xc0d*2)
#define	M_PHY_EXTLNA_OVR	(0xc0e*2)
#define	M_EDLO_DEF	(0xc0f*2)
#define	M_EDHI_DEF	(0xc10*2)
#define	M_RXGAIN	(0xc11*2)
#define	M_RADAR_TSTAMP	(0xc12*2)
#define	M_LPFGAIN	(0xc13*2)
#define	M_ENC_ADJLEN_BLK	(0xc14*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc1c*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc2c*2)
#define	M_TOF_BLK_SIZE	68
#define	M_BCNTRIM_BLK	(0xc70*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc74*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc78*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc73*2)
#define	M_SEC_IDLE_DUR	(0xc77*2)
#define	M_CFRM_RESPBW	(0xc7c*2)
#define	M_PWR_UD_BLK	(0xc7d*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xc88*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xc87*2)
#define	M_SLEEP_TIME_L	(0xc8d*2)
#define	M_SLEEP_TIME_ML	(0xc8e*2)
#define	M_TSF_ACTV_L	(0xc8f*2)
#define	M_TSF_ACTV_H	(0xc90*2)
#define	M_LNA_STATE	(0xc91*2)
#define	M_IFS_PRI20	(0xc92*2)
#define	M_CCA_RXBW	(0xc93*2)
#define	M_XMTFIFORDY_FB	(0xc94*2)
#define	M_BTCX_PRED_RFA_T	(0xc95*2)
#define	M_LASTTX_TSF	(0xc96*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc97*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc98*2)
#define	M_MFGTEST_RXSEQ	(0xc99*2)
#define	M_RTG_GRT_CNT	(0xc9a*2)
#define	M_RTG_ACK_CNT	(0xc9b*2)
#define	M_BCMCROLL_TSTMP	(0xc9c*2)
#define	M_DIAG_TXERR_BLK	(0xc9d*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xca0*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DSX_BLOCK	(0xca2*2)
#define	M_DSX_BLOCK_SIZE	3
#define	M_DRVR_UCODE_IF_BLK	(0xca6*2)
#define	M_DRVR_UCODE_IF_BLK_SIZE	35
#define	M_WAKE_RSN_BLK	(0xcca*2)
#define	M_WAKE_RSN_BLK_SIZE	6
#define	M_DBG_TXPS_CNT	(0xca5*2)
#define	M_DBG_TXSUSP_CNT	(0xcc9*2)
#define	M_TXCNT_STATS	(0xcd0*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_PSM_LOGGER_BLK	(0xce0*2)
#define	M_PSM_LOGGER_BLK_SIZE	7
#define	M_PSM_LOGGER_CTRL	(M_PSM_LOGGER_BLK+(0x0*2))
#define	M_PSM_LOGGER_CTRL_OFFSET	(0x0*2)
#define	M_PSM_LOGGER_STATUS	(M_PSM_LOGGER_BLK+(0x1*2))
#define	M_PSM_LOGGER_STATUS_OFFSET	(0x1*2)
#define	M_PSM_LOGGER_BMWR_PTR	(M_PSM_LOGGER_BLK+(0x2*2))
#define	M_PSM_LOGGER_BMWR_PTR_OFFSET	(0x2*2)
#define	M_PSM_LOGGER_STREG	(M_PSM_LOGGER_BLK+(0x3*2))
#define	M_PSM_LOGGER_STREG_OFFSET	(0x3*2)
#define	M_PSM_LOGGER_STOP_COND	(M_PSM_LOGGER_BLK+(0x4*2))
#define	M_PSM_LOGGER_STOP_COND_OFFSET	(0x4*2)
#define	M_PSM_LOGGER_STOP_LOG	(M_PSM_LOGGER_BLK+(0x5*2))
#define	M_PSM_LOGGER_STOP_LOG_OFFSET	(0x5*2)
#define	M_PSM_LOGGER_EN	(M_PSM_LOGGER_BLK+(0x6*2))
#define	M_PSM_LOGGER_EN_OFFSET	(0x6*2)
#define	M_PM_DEBUG_BLK	(0xce8*2)
#define	M_PM_DEBUG_BLK_SIZE	60
#define	M_SLEEP_MAX	(0xce7*2)
#define	M_SHM_END	(0xd24*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x7*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x7*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x3b*2))
#define	M_TOF_FLAGS_OFFSET	(0x3b*2)
#define	M_TOF_SEQ_SWITCH_TXRX	(M_TOF_BLK+(0x3d*2))
#define	M_TOF_SEQ_SWITCH_TXRX_OFFSET	(0x3d*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x4*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x4*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x29*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x29*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x2a*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x2a*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x2b*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x2b*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x30*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x31*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x31*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x32*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x32*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x33*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x33*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_ULP_STATUS	(M_PSM_SOFT_REGS_EXT+(0x16*2))
#define	M_ULP_STATUS_OFFSET	(0x16*2)
#define	M_DSX_PTR	(M_PSM_SOFT_REGS_EXT+(0x17*2))
#define	M_DSX_PTR_OFFSET	(0x17*2)
#define	M_DRVR_UCODE_IF_PTR	(M_PSM_SOFT_REGS_EXT+(0x19*2))
#define	M_DRVR_UCODE_IF_PTR_OFFSET	(0x19*2)
#define	M_PTR_2_PTR	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_PTR_2_PTR_OFFSET	(0x1f*2)
#define	M_DSX_CTR	(M_DSX_BLOCK+(0x0*2))
#define	M_DSX_CTR_OFFSET	(0x0*2)
#define	M_DSX_SLEPT_CTR	(M_DSX_BLOCK+(0x1*2))
#define	M_DSX_SLEPT_CTR_OFFSET	(0x1*2)
#define	M_DSX_WOKE_CTR	(M_DSX_BLOCK+(0x2*2))
#define	M_DSX_WOKE_CTR_OFFSET	(0x2*2)
#define	M_FCBS_ERR_CTR	(M_DRVR_UCODE_IF_BLK+(0x0*2))
#define	M_FCBS_ERR_CTR_OFFSET	(0x0*2)
#define	M_FCBS_DS0_RADIO_PU_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x1*2))
#define	M_FCBS_DS0_RADIO_PU_BLOCK_OFFSET	(0x1*2)
#define	M_FCBS_DS0_RADIO_PD_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x14*2))
#define	M_FCBS_DS0_RADIO_PD_BLOCK_OFFSET	(0x14*2)
#define	M_FCBS_DEBUG	(M_DRVR_UCODE_IF_BLK+(0x21*2))
#define	M_FCBS_DEBUG_OFFSET	(0x21*2)
#define	M_AWK_RSN_CD	(0xd25*2)
#define	M_AWK_RSN_CTRL	(0xd26*2)
#define	M_FCBS_DEBUG_RSN	(0xd27*2)
#define	M_FCBS_DEBUG_CMD_PTR	(0xd28*2)
#define	M_FCBS_DEBUG_DAT_PTR	(0xd29*2)
#define	M_WKRSN_BMAP	(M_WAKE_RSN_BLK+(0x0*2))
#define	M_WKRSN_BMAP_OFFSET	(0x0*2)
#define	M_WKRSN_SLWCTL_CNT	(M_WAKE_RSN_BLK+(0x1*2))
#define	M_WKRSN_SLWCTL_CNT_OFFSET	(0x1*2)
#define	M_WKRSN_HOST_CNT	(M_WAKE_RSN_BLK+(0x2*2))
#define	M_WKRSN_HOST_CNT_OFFSET	(0x2*2)
#define	M_WKRSN_NEWTX_CNT	(M_WAKE_RSN_BLK+(0x3*2))
#define	M_WKRSN_NEWTX_CNT_OFFSET	(0x3*2)
#define	M_WKRSN_PRETBTT_CNT	(M_WAKE_RSN_BLK+(0x4*2))
#define	M_WKRSN_PRETBTT_CNT_OFFSET	(0x4*2)
#define	M_WKRSN_EARLYWK_CNT	(M_WAKE_RSN_BLK+(0x5*2))
#define	M_WKRSN_EARLYWK_CNT_OFFSET	(0x5*2)
#define	M_SLP_ACT_TSF_L	(0xd2a*2)
#define	M_SLP_ACT_TSF_ML	(0xd2b*2)
#endif /* (D11_REV == 60) */
#if (D11_REV == 61)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_USEQ_PWRUP_BLK	(0x51c*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x594*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x5e4*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x51a*2)
#define	M_P2P_INTR_IND	(0x51b*2)
#define	M_P2P_BSS_TBTT_BLK	(0x654*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x658*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x653*2)
#define	M_P2P_NXTOVR_WKTIME	(0x65c*2)
#define	M_P2P_RXPERBSS_PTR	(0x65d*2)
#define	M_ARM_PSO_BLK	(0x65e*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x681*2)
#define	M_OPT_SLEEP_WAKETIME	(0x682*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x684*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x694*2)
#define	M_RXFRM_BLK_SIZE	94
#define	M_CRX_BLK	(0x6f2*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x706*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x70c*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x71c*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x70a*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x683*2)
#define	M_SLOWTIMER_H	(0x719*2)
#define	M_RSP_FRMTYPE	(0x71a*2)
#define	M_PRSRETX_CNT	(0x71b*2)
#define	M_NOISE_TSTAMP	(0x727*2)
#define	M_TXCRSEND_TSTAMP	(0x728*2)
#define	M_CCA_TSF0	(0x729*2)
#define	M_CCA_TSF1	(0x72a*2)
#define	M_GOOD_RXANT	(0x72b*2)
#define	M_CUR_RXF_INDEX	(0x72c*2)
#define	M_BYTES_LEFT	(0x72d*2)
#define	M_MM_XTRADUR	(0x72e*2)
#define	M_NXTNOISE_T	(0x72f*2)
#define	M_RFAWARE_TSTMP	(0x730*2)
#define	M_TSFTMRVALTMP_WD3	(0x731*2)
#define	M_TSFTMRVALTMP_WD2	(0x732*2)
#define	M_TSFTMRVALTMP_WD1	(0x733*2)
#define	M_TSFTMRVALTMP_WD0	(0x734*2)
#define	M_IDLE_DUR	(0x735*2)
#define	M_IDLE_TMOUT	(0x736*2)
#define	M_CTS_STRT_TIME	(0x737*2)
#define	M_CURR_ANTPAT	(0x738*2)
#define	M_CCA_STATS_BLK	(0x73a*2)
#define	M_CCA_STATS_BLK_SIZE	40
#define	M_PSM2HOST_STATS_EXT	(0x762*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x78a*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x792*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x942*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x9a2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x9e2*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xb40*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xb80*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x739*2)
#define	M_BTCX_PREEMPT_LMT	(0x789*2)
#define	M_BTCX_DELLWAR	(0xbc4*2)
#define	M_BTCX_BLK	(0xbc6*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xbc5*2)
#define	M_HWAGG_STATS	(0xc90*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xc8f*2)
#define	M_AMUERR_CNT	(0xce0*2)
#define	M_CCA_FLGS	(0xce1*2)
#define	M_PHY_ANTDIV_REG	(0xce2*2)
#define	M_PHY_ANTDIV_MASK	(0xce3*2)
#define	M_PHY_EXTLNA_OVR	(0xce4*2)
#define	M_EDLO_DEF	(0xce5*2)
#define	M_EDHI_DEF	(0xce6*2)
#define	M_RXGAIN	(0xce7*2)
#define	M_RADAR_TSTAMP	(0xce8*2)
#define	M_LPFGAIN	(0xce9*2)
#define	M_ENC_ADJLEN_BLK	(0xcea*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xcf2*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xd02*2)
#define	M_TOF_BLK_SIZE	68
#define	M_BCNTRIM_BLK	(0xd46*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xd4a*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xd4e*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xd49*2)
#define	M_SEC_IDLE_DUR	(0xd4d*2)
#define	M_CFRM_RESPBW	(0xd52*2)
#define	M_PWR_UD_BLK	(0xd53*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xd5e*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xd5d*2)
#define	M_SLEEP_TIME_L	(0xd63*2)
#define	M_SLEEP_TIME_ML	(0xd64*2)
#define	M_TSF_ACTV_L	(0xd65*2)
#define	M_TSF_ACTV_H	(0xd66*2)
#define	M_LNA_STATE	(0xd67*2)
#define	M_IFS_PRI20	(0xd68*2)
#define	M_CCA_RXBW	(0xd69*2)
#define	M_XMTFIFORDY_FB	(0xd6a*2)
#define	M_BTCX_PRED_RFA_T	(0xd6b*2)
#define	M_LASTTX_TSF	(0xd6c*2)
#define	M_BTCX_TXCONF_STRT_L	(0xd6d*2)
#define	M_BTCX_TXCONF_STRT_H	(0xd6e*2)
#define	M_MFGTEST_RXSEQ	(0xd6f*2)
#define	M_RTG_GRT_CNT	(0xd70*2)
#define	M_RTG_ACK_CNT	(0xd71*2)
#define	M_RXAMPDU_TA_BLK	(0xd72*2)
#define	M_RXAMPDU_TA_BLK_SIZE	3
#define	M_BCMCROLL_TSTMP	(0xd75*2)
#define	M_DIAG_TXERR_BLK	(0xd76*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xd79*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xd7b*2)
#define	M_DBG_TXSUSP_CNT	(0xd7c*2)
#define	M_TXCNT_STATS	(0xd7e*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xd7d*2)
#define	M_AMSDU_MAX_LEN	(0xd8e*2)
#define	M_TX_STRT_TSF	(0xd8f*2)
#define	M_RX_LAST_TSF	(0xd90*2)
#define	M_FINECLKGTCTRL	(0xd91*2)
#define	M_IQEST_TOUT_CTR	(0xd92*2)
#define	M_SHM_END	(0xd93*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_SISO_RXDUR_L	(M_CCA_STATS_BLK+(0x14*2))
#define	M_SISO_RXDUR_L_OFFSET	(0x14*2)
#define	M_SISO_RXDUR_H	(M_CCA_STATS_BLK+(0x15*2))
#define	M_SISO_RXDUR_H_OFFSET	(0x15*2)
#define	M_SISO_TXOP_L	(M_CCA_STATS_BLK+(0x16*2))
#define	M_SISO_TXOP_L_OFFSET	(0x16*2)
#define	M_SISO_TXOP_H	(M_CCA_STATS_BLK+(0x17*2))
#define	M_SISO_TXOP_H_OFFSET	(0x17*2)
#define	M_MIMO_RXDUR_L	(M_CCA_STATS_BLK+(0x18*2))
#define	M_MIMO_RXDUR_L_OFFSET	(0x18*2)
#define	M_MIMO_RXDUR_H	(M_CCA_STATS_BLK+(0x19*2))
#define	M_MIMO_RXDUR_H_OFFSET	(0x19*2)
#define	M_MIMO_TXOP_L	(M_CCA_STATS_BLK+(0x1a*2))
#define	M_MIMO_TXOP_L_OFFSET	(0x1a*2)
#define	M_MIMO_TXOP_H	(M_CCA_STATS_BLK+(0x1b*2))
#define	M_MIMO_TXOP_H_OFFSET	(0x1b*2)
#define	M_MIMO_TXDUR_1X_L	(M_CCA_STATS_BLK+(0x1c*2))
#define	M_MIMO_TXDUR_1X_L_OFFSET	(0x1c*2)
#define	M_MIMO_TXDUR_1X_H	(M_CCA_STATS_BLK+(0x1d*2))
#define	M_MIMO_TXDUR_1X_H_OFFSET	(0x1d*2)
#define	M_MIMO_TXDUR_2X_L	(M_CCA_STATS_BLK+(0x1e*2))
#define	M_MIMO_TXDUR_2X_L_OFFSET	(0x1e*2)
#define	M_MIMO_TXDUR_2X_H	(M_CCA_STATS_BLK+(0x1f*2))
#define	M_MIMO_TXDUR_2X_H_OFFSET	(0x1f*2)
#define	M_MIMO_TXDUR_3X_L	(M_CCA_STATS_BLK+(0x20*2))
#define	M_MIMO_TXDUR_3X_L_OFFSET	(0x20*2)
#define	M_MIMO_TXDUR_3X_H	(M_CCA_STATS_BLK+(0x21*2))
#define	M_MIMO_TXDUR_3X_H_OFFSET	(0x21*2)
#define	M_SISO_SIFS_L	(M_CCA_STATS_BLK+(0x22*2))
#define	M_SISO_SIFS_L_OFFSET	(0x22*2)
#define	M_SISO_SIFS_H	(M_CCA_STATS_BLK+(0x23*2))
#define	M_SISO_SIFS_H_OFFSET	(0x23*2)
#define	M_MIMO_SIFS_L	(M_CCA_STATS_BLK+(0x24*2))
#define	M_MIMO_SIFS_L_OFFSET	(0x24*2)
#define	M_MIMO_SIFS_H	(M_CCA_STATS_BLK+(0x25*2))
#define	M_MIMO_SIFS_H_OFFSET	(0x25*2)
#define	M_CCA_MYRX_L	(M_CCA_STATS_BLK+(0x26*2))
#define	M_CCA_MYRX_L_OFFSET	(0x26*2)
#define	M_CCA_MYRX_H	(M_CCA_STATS_BLK+(0x27*2))
#define	M_CCA_MYRX_H_OFFSET	(0x27*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SBBAR0_MAC	(M_PSM_SOFT_REGS_EXT+(0x13*2))
#define	M_SBBAR0_MAC_OFFSET	(0x13*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x7*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x7*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x3b*2))
#define	M_TOF_FLAGS_OFFSET	(0x3b*2)
#define	M_TOF_SEQ_SWITCH_TXRX	(M_TOF_BLK+(0x3d*2))
#define	M_TOF_SEQ_SWITCH_TXRX_OFFSET	(0x3d*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x4*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x4*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x29*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x29*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x2a*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x2a*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x2b*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x2b*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x30*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x31*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x31*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x32*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x32*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x33*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x33*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXAMPDU_TA0	(M_RXAMPDU_TA_BLK+(0x0*2))
#define	M_RXAMPDU_TA0_OFFSET	(0x0*2)
#define	M_RXAMPDU_TA1	(M_RXAMPDU_TA_BLK+(0x1*2))
#define	M_RXAMPDU_TA1_OFFSET	(0x1*2)
#define	M_RXAMPDU_TA2	(M_RXAMPDU_TA_BLK+(0x2*2))
#define	M_RXAMPDU_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_PMUREG_SLOWTMR	(0xd94*2)
#define	M_PMUREG_SLOWTMRFRAC	(0xd95*2)
#define	M_LHLREG_SLOWTMR	(0xd96*2)
#endif /* (D11_REV == 61) */
#if (D11_REV == 61 && D11_REV_MINOR == 1)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_USEQ_PWRUP_BLK	(0x51c*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x594*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x5e4*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x51a*2)
#define	M_P2P_INTR_IND	(0x51b*2)
#define	M_P2P_BSS_TBTT_BLK	(0x654*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x658*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x653*2)
#define	M_P2P_NXTOVR_WKTIME	(0x65c*2)
#define	M_P2P_RXPERBSS_PTR	(0x65d*2)
#define	M_ARM_PSO_BLK	(0x65e*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x681*2)
#define	M_OPT_SLEEP_WAKETIME	(0x682*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x684*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x694*2)
#define	M_RXFRM_BLK_SIZE	94
#define	M_CRX_BLK	(0x6f2*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x706*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x70c*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x71c*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x70a*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x683*2)
#define	M_SLOWTIMER_H	(0x719*2)
#define	M_RSP_FRMTYPE	(0x71a*2)
#define	M_PRSRETX_CNT	(0x71b*2)
#define	M_NOISE_TSTAMP	(0x727*2)
#define	M_TXCRSEND_TSTAMP	(0x728*2)
#define	M_CCA_TSF0	(0x729*2)
#define	M_CCA_TSF1	(0x72a*2)
#define	M_GOOD_RXANT	(0x72b*2)
#define	M_CUR_RXF_INDEX	(0x72c*2)
#define	M_BYTES_LEFT	(0x72d*2)
#define	M_MM_XTRADUR	(0x72e*2)
#define	M_NXTNOISE_T	(0x72f*2)
#define	M_RFAWARE_TSTMP	(0x730*2)
#define	M_TSFTMRVALTMP_WD3	(0x731*2)
#define	M_TSFTMRVALTMP_WD2	(0x732*2)
#define	M_TSFTMRVALTMP_WD1	(0x733*2)
#define	M_TSFTMRVALTMP_WD0	(0x734*2)
#define	M_IDLE_DUR	(0x735*2)
#define	M_IDLE_TMOUT	(0x736*2)
#define	M_CTS_STRT_TIME	(0x737*2)
#define	M_CURR_ANTPAT	(0x738*2)
#define	M_CCA_STATS_BLK	(0x73a*2)
#define	M_CCA_STATS_BLK_SIZE	40
#define	M_PSM2HOST_STATS_EXT	(0x762*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x78a*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x792*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x942*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x9a2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x9e2*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xb40*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xb80*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x739*2)
#define	M_BTCX_PREEMPT_LMT	(0x789*2)
#define	M_BTCX_DELLWAR	(0xbc4*2)
#define	M_BTCX_BLK	(0xbc6*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xbc5*2)
#define	M_HWAGG_STATS	(0xc90*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xc8f*2)
#define	M_AMUERR_CNT	(0xce0*2)
#define	M_CCA_FLGS	(0xce1*2)
#define	M_PHY_ANTDIV_REG	(0xce2*2)
#define	M_PHY_ANTDIV_MASK	(0xce3*2)
#define	M_PHY_EXTLNA_OVR	(0xce4*2)
#define	M_EDLO_DEF	(0xce5*2)
#define	M_EDHI_DEF	(0xce6*2)
#define	M_RXGAIN	(0xce7*2)
#define	M_RADAR_TSTAMP	(0xce8*2)
#define	M_LPFGAIN	(0xce9*2)
#define	M_ENC_ADJLEN_BLK	(0xcea*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xcf2*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xd02*2)
#define	M_TOF_BLK_SIZE	68
#define	M_BCNTRIM_BLK	(0xd46*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xd4a*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xd4e*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xd49*2)
#define	M_SEC_IDLE_DUR	(0xd4d*2)
#define	M_CFRM_RESPBW	(0xd52*2)
#define	M_PWR_UD_BLK	(0xd53*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xd5e*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xd5d*2)
#define	M_SLEEP_TIME_L	(0xd63*2)
#define	M_SLEEP_TIME_ML	(0xd64*2)
#define	M_TSF_ACTV_L	(0xd65*2)
#define	M_TSF_ACTV_H	(0xd66*2)
#define	M_LNA_STATE	(0xd67*2)
#define	M_IFS_PRI20	(0xd68*2)
#define	M_CCA_RXBW	(0xd69*2)
#define	M_XMTFIFORDY_FB	(0xd6a*2)
#define	M_BTCX_PRED_RFA_T	(0xd6b*2)
#define	M_LASTTX_TSF	(0xd6c*2)
#define	M_BTCX_TXCONF_STRT_L	(0xd6d*2)
#define	M_BTCX_TXCONF_STRT_H	(0xd6e*2)
#define	M_MFGTEST_RXSEQ	(0xd6f*2)
#define	M_RTG_GRT_CNT	(0xd70*2)
#define	M_RTG_ACK_CNT	(0xd71*2)
#define	M_RXAMPDU_TA_BLK	(0xd72*2)
#define	M_RXAMPDU_TA_BLK_SIZE	3
#define	M_BCMCROLL_TSTMP	(0xd75*2)
#define	M_DIAG_TXERR_BLK	(0xd76*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xd79*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xd7b*2)
#define	M_DBG_TXSUSP_CNT	(0xd7c*2)
#define	M_TXCNT_STATS	(0xd7e*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_SLEEP_MAX	(0xd7d*2)
#define	M_AMSDU_MAX_LEN	(0xd8e*2)
#define	M_TX_STRT_TSF	(0xd8f*2)
#define	M_RX_LAST_TSF	(0xd90*2)
#define	M_FINECLKGTCTRL	(0xd91*2)
#define	M_IQEST_TOUT_CTR	(0xd92*2)
#define	M_SHM_END	(0xd93*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_SISO_RXDUR_L	(M_CCA_STATS_BLK+(0x14*2))
#define	M_SISO_RXDUR_L_OFFSET	(0x14*2)
#define	M_SISO_RXDUR_H	(M_CCA_STATS_BLK+(0x15*2))
#define	M_SISO_RXDUR_H_OFFSET	(0x15*2)
#define	M_SISO_TXOP_L	(M_CCA_STATS_BLK+(0x16*2))
#define	M_SISO_TXOP_L_OFFSET	(0x16*2)
#define	M_SISO_TXOP_H	(M_CCA_STATS_BLK+(0x17*2))
#define	M_SISO_TXOP_H_OFFSET	(0x17*2)
#define	M_MIMO_RXDUR_L	(M_CCA_STATS_BLK+(0x18*2))
#define	M_MIMO_RXDUR_L_OFFSET	(0x18*2)
#define	M_MIMO_RXDUR_H	(M_CCA_STATS_BLK+(0x19*2))
#define	M_MIMO_RXDUR_H_OFFSET	(0x19*2)
#define	M_MIMO_TXOP_L	(M_CCA_STATS_BLK+(0x1a*2))
#define	M_MIMO_TXOP_L_OFFSET	(0x1a*2)
#define	M_MIMO_TXOP_H	(M_CCA_STATS_BLK+(0x1b*2))
#define	M_MIMO_TXOP_H_OFFSET	(0x1b*2)
#define	M_MIMO_TXDUR_1X_L	(M_CCA_STATS_BLK+(0x1c*2))
#define	M_MIMO_TXDUR_1X_L_OFFSET	(0x1c*2)
#define	M_MIMO_TXDUR_1X_H	(M_CCA_STATS_BLK+(0x1d*2))
#define	M_MIMO_TXDUR_1X_H_OFFSET	(0x1d*2)
#define	M_MIMO_TXDUR_2X_L	(M_CCA_STATS_BLK+(0x1e*2))
#define	M_MIMO_TXDUR_2X_L_OFFSET	(0x1e*2)
#define	M_MIMO_TXDUR_2X_H	(M_CCA_STATS_BLK+(0x1f*2))
#define	M_MIMO_TXDUR_2X_H_OFFSET	(0x1f*2)
#define	M_MIMO_TXDUR_3X_L	(M_CCA_STATS_BLK+(0x20*2))
#define	M_MIMO_TXDUR_3X_L_OFFSET	(0x20*2)
#define	M_MIMO_TXDUR_3X_H	(M_CCA_STATS_BLK+(0x21*2))
#define	M_MIMO_TXDUR_3X_H_OFFSET	(0x21*2)
#define	M_SISO_SIFS_L	(M_CCA_STATS_BLK+(0x22*2))
#define	M_SISO_SIFS_L_OFFSET	(0x22*2)
#define	M_SISO_SIFS_H	(M_CCA_STATS_BLK+(0x23*2))
#define	M_SISO_SIFS_H_OFFSET	(0x23*2)
#define	M_MIMO_SIFS_L	(M_CCA_STATS_BLK+(0x24*2))
#define	M_MIMO_SIFS_L_OFFSET	(0x24*2)
#define	M_MIMO_SIFS_H	(M_CCA_STATS_BLK+(0x25*2))
#define	M_MIMO_SIFS_H_OFFSET	(0x25*2)
#define	M_CCA_MYRX_L	(M_CCA_STATS_BLK+(0x26*2))
#define	M_CCA_MYRX_L_OFFSET	(0x26*2)
#define	M_CCA_MYRX_H	(M_CCA_STATS_BLK+(0x27*2))
#define	M_CCA_MYRX_H_OFFSET	(0x27*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SBBAR0_MAC	(M_PSM_SOFT_REGS_EXT+(0x13*2))
#define	M_SBBAR0_MAC_OFFSET	(0x13*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x7*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x7*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x3b*2))
#define	M_TOF_FLAGS_OFFSET	(0x3b*2)
#define	M_TOF_SEQ_SWITCH_TXRX	(M_TOF_BLK+(0x3d*2))
#define	M_TOF_SEQ_SWITCH_TXRX_OFFSET	(0x3d*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x4*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x4*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x29*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x29*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x2a*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x2a*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x2b*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x2b*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x30*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x31*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x31*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x32*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x32*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x33*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x33*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXAMPDU_TA0	(M_RXAMPDU_TA_BLK+(0x0*2))
#define	M_RXAMPDU_TA0_OFFSET	(0x0*2)
#define	M_RXAMPDU_TA1	(M_RXAMPDU_TA_BLK+(0x1*2))
#define	M_RXAMPDU_TA1_OFFSET	(0x1*2)
#define	M_RXAMPDU_TA2	(M_RXAMPDU_TA_BLK+(0x2*2))
#define	M_RXAMPDU_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_PMUREG_SLOWTMR	(0xd94*2)
#define	M_PMUREG_SLOWTMRFRAC	(0xd95*2)
#define	M_LHLREG_SLOWTMR	(0xd96*2)
#endif /* (D11_REV == 61 && D11_REV_MINOR == 1) */
#if (D11_REV == 62)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1ea*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RCTS_DOT11DUR	(0x1c9*2)
#define	M_TXFRM_TIME	(0x1e9*2)
#define	M_AMPDU_PER_BLK	(0x1f0*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1f4*2)
#define	M_RXFRM_THRSH	(0x1f5*2)
#define	M_BFCFG_BLK	(0x1f6*2)
#define	M_BFCFG_BLK_SIZE	36
#define	M_BFI_BLK	(0x21a*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x28c*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2ad*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b8*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	192
#define	M_TXFRM_HDR	(0x464*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_P2P_INTF_BLK	(0x51a*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x28a*2)
#define	M_P2P_TXFRM_BSSINDX	(0x28b*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x2b7*2)
#define	M_P2P_SLPTIME_L	(0x3a2*2)
#define	M_P2P_SLPTIME_H	(0x3a3*2)
#define	M_P2P_WAKE_ONLYMAC	(0x589*2)
#define	M_P2P_INTR_IND	(0x58a*2)
#define	M_P2P_BSS_TBTT_BLK	(0x58c*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x590*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x58b*2)
#define	M_P2P_NXTOVR_WKTIME	(0x594*2)
#define	M_P2P_RXPERBSS_PTR	(0x595*2)
#define	M_ARM_PSO_BLK	(0x596*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x5b9*2)
#define	M_OPT_SLEEP_WAKETIME	(0x5ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x5bc*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5cc*2)
#define	M_RXFRM_BLK_SIZE	94
#define	M_CRX_BLK	(0x62a*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x63e*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x644*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x654*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x642*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x5bb*2)
#define	M_SLOWTIMER_H	(0x651*2)
#define	M_RSP_FRMTYPE	(0x652*2)
#define	M_PRSRETX_CNT	(0x653*2)
#define	M_NOISE_TSTAMP	(0x65f*2)
#define	M_TXCRSEND_TSTAMP	(0x660*2)
#define	M_CCA_TSF0	(0x661*2)
#define	M_CCA_TSF1	(0x662*2)
#define	M_GOOD_RXANT	(0x663*2)
#define	M_CUR_RXF_INDEX	(0x664*2)
#define	M_BYTES_LEFT	(0x665*2)
#define	M_MM_XTRADUR	(0x666*2)
#define	M_NXTNOISE_T	(0x667*2)
#define	M_RFAWARE_TSTMP	(0x668*2)
#define	M_TSFTMRVALTMP_WD3	(0x669*2)
#define	M_TSFTMRVALTMP_WD2	(0x66a*2)
#define	M_TSFTMRVALTMP_WD1	(0x66b*2)
#define	M_TSFTMRVALTMP_WD0	(0x66c*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD0	(0x66d*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD1	(0x66e*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD2	(0x66f*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD3	(0x670*2)
#define	M_TSF_ADJ_OFFSET_TIMER	(0x671*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_L	(0x672*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_H	(0x673*2)
#define	M_TSF_ADJ_OFFSET_PER	(0x674*2)
#define	M_IDLE_DUR	(0x675*2)
#define	M_IDLE_TMOUT	(0x676*2)
#define	M_CTS_STRT_TIME	(0x677*2)
#define	M_CURR_ANTPAT	(0x678*2)
#define	M_CCA_STATS_BLK	(0x67a*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x68e*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x6b6*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_SECRXKEYS_BLK	(0x6be*2)
#define	M_SECRXKEYS_BLK_SIZE	432
#define	M_TKMICKEYS_BLK	(0x86e*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_WAPI_MICKEYS_BLK	(0x8ce*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_TKIP_TSC_TTAK	(0x90e*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xa6c*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SECKINDXALGO_BLK	(0xaac*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_BTCX_PREEMPT_CNT	(0x679*2)
#define	M_BTCX_PREEMPT_LMT	(0x6b5*2)
#define	M_BTCX_DELLWAR	(0xaf0*2)
#define	M_BTCX_BLK	(0xaf2*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xaf1*2)
#define	M_HWAGG_STATS	(0xbbc*2)
#define	M_HWAGG_STATS_SIZE	80
#define	M_MBURST_LASTCNT	(0xbbb*2)
#define	M_AMUERR_CNT	(0xc0c*2)
#define	M_CCA_FLGS	(0xc0d*2)
#define	M_PHY_ANTDIV_REG	(0xc0e*2)
#define	M_PHY_ANTDIV_MASK	(0xc0f*2)
#define	M_PHY_EXTLNA_OVR	(0xc10*2)
#define	M_EDLO_DEF	(0xc11*2)
#define	M_EDHI_DEF	(0xc12*2)
#define	M_RXGAIN	(0xc13*2)
#define	M_RADAR_TSTAMP	(0xc14*2)
#define	M_LPFGAIN	(0xc15*2)
#define	M_ENC_ADJLEN_BLK	(0xc16*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc1e*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc2e*2)
#define	M_TOF_BLK_SIZE	68
#define	M_BCNTRIM_BLK	(0xc72*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xc76*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xc7a*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc75*2)
#define	M_SEC_IDLE_DUR	(0xc79*2)
#define	M_CFRM_RESPBW	(0xc7e*2)
#define	M_PWR_UD_BLK	(0xc7f*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_SWDIV_BLK	(0xc8a*2)
#define	M_SWDIV_BLK_SIZE	5
#define	M_IVLOC	(0xc89*2)
#define	M_SLEEP_TIME_L	(0xc8f*2)
#define	M_SLEEP_TIME_ML	(0xc90*2)
#define	M_TSF_ACTV_L	(0xc91*2)
#define	M_TSF_ACTV_H	(0xc92*2)
#define	M_LNA_STATE	(0xc93*2)
#define	M_IFS_PRI20	(0xc94*2)
#define	M_CCA_RXBW	(0xc95*2)
#define	M_XMTFIFORDY_FB	(0xc96*2)
#define	M_BTCX_PRED_RFA_T	(0xc97*2)
#define	M_LASTTX_TSF	(0xc98*2)
#define	M_BTCX_TXCONF_STRT_L	(0xc99*2)
#define	M_BTCX_TXCONF_STRT_H	(0xc9a*2)
#define	M_MFGTEST_RXSEQ	(0xc9b*2)
#define	M_RTG_GRT_CNT	(0xc9c*2)
#define	M_RTG_ACK_CNT	(0xc9d*2)
#define	M_BCMCROLL_TSTMP	(0xc9e*2)
#define	M_DIAG_TXERR_BLK	(0xc9f*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xca2*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DSX_BLOCK	(0xca4*2)
#define	M_DSX_BLOCK_SIZE	3
#define	M_DRVR_UCODE_IF_BLK	(0xca8*2)
#define	M_DRVR_UCODE_IF_BLK_SIZE	35
#define	M_WAKE_RSN_BLK	(0xccc*2)
#define	M_WAKE_RSN_BLK_SIZE	6
#define	M_DBG_TXPS_CNT	(0xca7*2)
#define	M_DBG_TXSUSP_CNT	(0xccb*2)
#define	M_TXCNT_STATS	(0xcd2*2)
#define	M_TXCNT_STATS_SIZE	16
#define	M_PSM_LOGGER_BLK	(0xce4*2)
#define	M_PSM_LOGGER_BLK_SIZE	7
#define	M_PSM_LOGGER_CTRL	(M_PSM_LOGGER_BLK+(0x0*2))
#define	M_PSM_LOGGER_CTRL_OFFSET	(0x0*2)
#define	M_PSM_LOGGER_STATUS	(M_PSM_LOGGER_BLK+(0x1*2))
#define	M_PSM_LOGGER_STATUS_OFFSET	(0x1*2)
#define	M_PSM_LOGGER_BMWR_PTR	(M_PSM_LOGGER_BLK+(0x2*2))
#define	M_PSM_LOGGER_BMWR_PTR_OFFSET	(0x2*2)
#define	M_PSM_LOGGER_STREG	(M_PSM_LOGGER_BLK+(0x3*2))
#define	M_PSM_LOGGER_STREG_OFFSET	(0x3*2)
#define	M_PSM_LOGGER_STOP_COND	(M_PSM_LOGGER_BLK+(0x4*2))
#define	M_PSM_LOGGER_STOP_COND_OFFSET	(0x4*2)
#define	M_PSM_LOGGER_STOP_LOG	(M_PSM_LOGGER_BLK+(0x5*2))
#define	M_PSM_LOGGER_STOP_LOG_OFFSET	(0x5*2)
#define	M_PSM_LOGGER_EN	(M_PSM_LOGGER_BLK+(0x6*2))
#define	M_PSM_LOGGER_EN_OFFSET	(0x6*2)
#define	M_PM_DEBUG_BLK	(0xcec*2)
#define	M_PM_DEBUG_BLK_SIZE	60
#define	M_SLEEP_MAX	(0xce2*2)
#define	M_SHM_END	(0xce3*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x20*2))
#define	M_CTX1_BLK_OFFSET	(0x20*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0x40*2))
#define	M_CTX2_BLK_OFFSET	(0x40*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x60*2))
#define	M_CTX3_BLK_OFFSET	(0x60*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x80*2))
#define	M_CTX4_BLK_OFFSET	(0x80*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0xa0*2))
#define	M_CTX5_BLK_OFFSET	(0xa0*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR_WAR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_WAR_OFFSET	(0x4*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x6*2))
#define	M_LTX_HDR_OFFSET	(0x6*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x3a*2))
#define	M_TXFRM_OFFSET	(0x3a*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_BLK_END	(M_TXFRM_HDR+(0xb5*2))
#define	M_LTX_BLK_END_OFFSET	(0xb5*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x4f*2))
#define	M_AGG_STATS_END_OFFSET	(0x4f*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_MFGTEST_RXAVGPWR_ANT0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_MFGTEST_RXAVGPWR_ANT0_OFFSET	(0x0*2)
#define	M_MFGTEST_RXAVGPWR_ANT1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_MFGTEST_RXAVGPWR_ANT1_OFFSET	(0x1*2)
#define	M_MFGTEST_RXAVGPWR_ANT2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_MFGTEST_RXAVGPWR_ANT2_OFFSET	(0x2*2)
#define	M_MFGTEST_UOTARXTEST	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_MFGTEST_UOTARXTEST_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_MLBF_LUT	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_MLBF_LUT_OFFSET	(0x4*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x14*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x14*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x23*2))
#define	M_BFCFG_END_OFFSET	(0x23*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_SWDIV_EN	(M_SWDIV_BLK+(0x0*2))
#define	M_SWDIV_EN_OFFSET	(0x0*2)
#define	M_SWDIV_PREF_ANT	(M_SWDIV_BLK+(0x1*2))
#define	M_SWDIV_PREF_ANT_OFFSET	(0x1*2)
#define	M_SWDIV_TX_PREF_ANT	(M_SWDIV_BLK+(0x2*2))
#define	M_SWDIV_TX_PREF_ANT_OFFSET	(0x2*2)
#define	M_SWDIV_GPIO_MASK	(M_SWDIV_BLK+(0x3*2))
#define	M_SWDIV_GPIO_MASK_OFFSET	(0x3*2)
#define	M_SWDIV_GPIO_NUM	(M_SWDIV_BLK+(0x4*2))
#define	M_SWDIV_GPIO_NUM_OFFSET	(0x4*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x7*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x7*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x3b*2))
#define	M_TOF_FLAGS_OFFSET	(0x3b*2)
#define	M_TOF_SEQ_SWITCH_TXRX	(M_TOF_BLK+(0x3d*2))
#define	M_TOF_SEQ_SWITCH_TXRX_OFFSET	(0x3d*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x4*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x4*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x29*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x29*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x2a*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x2a*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x2b*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x2b*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x30*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x31*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x31*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x32*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x32*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x33*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x33*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_ULP_STATUS	(M_PSM_SOFT_REGS_EXT+(0x16*2))
#define	M_ULP_STATUS_OFFSET	(0x16*2)
#define	M_DSX_PTR	(M_PSM_SOFT_REGS_EXT+(0x17*2))
#define	M_DSX_PTR_OFFSET	(0x17*2)
#define	M_DRVR_UCODE_IF_PTR	(M_PSM_SOFT_REGS_EXT+(0x19*2))
#define	M_DRVR_UCODE_IF_PTR_OFFSET	(0x19*2)
#define	M_PTR_2_PTR	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_PTR_2_PTR_OFFSET	(0x1f*2)
#define	M_DSX_CTR	(M_DSX_BLOCK+(0x0*2))
#define	M_DSX_CTR_OFFSET	(0x0*2)
#define	M_DSX_SLEPT_CTR	(M_DSX_BLOCK+(0x1*2))
#define	M_DSX_SLEPT_CTR_OFFSET	(0x1*2)
#define	M_DSX_WOKE_CTR	(M_DSX_BLOCK+(0x2*2))
#define	M_DSX_WOKE_CTR_OFFSET	(0x2*2)
#define	M_FCBS_ERR_CTR	(M_DRVR_UCODE_IF_BLK+(0x0*2))
#define	M_FCBS_ERR_CTR_OFFSET	(0x0*2)
#define	M_FCBS_DS0_RADIO_PU_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x1*2))
#define	M_FCBS_DS0_RADIO_PU_BLOCK_OFFSET	(0x1*2)
#define	M_FCBS_DS0_RADIO_PD_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x14*2))
#define	M_FCBS_DS0_RADIO_PD_BLOCK_OFFSET	(0x14*2)
#define	M_FCBS_DEBUG	(M_DRVR_UCODE_IF_BLK+(0x21*2))
#define	M_FCBS_DEBUG_OFFSET	(0x21*2)
#define	M_AWK_RSN_CD	(0xceb*2)
#define	M_AWK_RSN_CTRL	(0xd28*2)
#define	M_FCBS_DEBUG_RSN	(0xd29*2)
#define	M_FCBS_DEBUG_CMD_PTR	(0xd2a*2)
#define	M_FCBS_DEBUG_DAT_PTR	(0xd2b*2)
#define	M_WKRSN_BMAP	(M_WAKE_RSN_BLK+(0x0*2))
#define	M_WKRSN_BMAP_OFFSET	(0x0*2)
#define	M_WKRSN_SLWCTL_CNT	(M_WAKE_RSN_BLK+(0x1*2))
#define	M_WKRSN_SLWCTL_CNT_OFFSET	(0x1*2)
#define	M_WKRSN_HOST_CNT	(M_WAKE_RSN_BLK+(0x2*2))
#define	M_WKRSN_HOST_CNT_OFFSET	(0x2*2)
#define	M_WKRSN_NEWTX_CNT	(M_WAKE_RSN_BLK+(0x3*2))
#define	M_WKRSN_NEWTX_CNT_OFFSET	(0x3*2)
#define	M_WKRSN_PRETBTT_CNT	(M_WAKE_RSN_BLK+(0x4*2))
#define	M_WKRSN_PRETBTT_CNT_OFFSET	(0x4*2)
#define	M_WKRSN_EARLYWK_CNT	(M_WAKE_RSN_BLK+(0x5*2))
#define	M_WKRSN_EARLYWK_CNT_OFFSET	(0x5*2)
#define	M_SLP_ACT_TSF_L	(0xd2c*2)
#define	M_SLP_ACT_TSF_ML	(0xd2d*2)
#endif /* (D11_REV == 62) */
#if (D11_REV == 64)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_CF0601_MBSS_BLK	(0x1ea*2)
#define	M_CF0601_MBSS_BLK_SIZE	3
#define	M_TXFRM_PLCP	(0x1ee*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_AMPDU_PER_BLK	(0x1f4*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1c9*2)
#define	M_RXFRM_THRSH	(0x1e9*2)
#define	M_BFCFG_BLK	(0x1f8*2)
#define	M_BFCFG_BLK_SIZE	28
#define	M_BFI_BLK	(0x214*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x284*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2a5*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b0*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	624
#define	M_USEQ_PWRUP_BLK	(0x614*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x68c*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x6dc*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x1ed*2)
#define	M_P2P_TXFRM_BSSINDX	(0x2af*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x3a2*2)
#define	M_P2P_SLPTIME_L	(0x3a3*2)
#define	M_P2P_SLPTIME_H	(0x74b*2)
#define	M_P2P_WAKE_ONLYMAC	(0x74c*2)
#define	M_P2P_INTR_IND	(0x74d*2)
#define	M_P2P_BSS_TBTT_BLK	(0x74e*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x752*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x756*2)
#define	M_P2P_NXTOVR_WKTIME	(0x757*2)
#define	M_P2P_RXPERBSS_PTR	(0x758*2)
#define	M_ARM_PSO_BLK	(0x75a*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x759*2)
#define	M_OPT_SLEEP_WAKETIME	(0x77d*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x77e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x790*2)
#define	M_RXFRM_BLK_SIZE	94
#define	M_CRX_BLK	(0x7ee*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x802*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x808*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x818*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x78e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x806*2)
#define	M_SLOWTIMER_H	(0x807*2)
#define	M_RSP_FRMTYPE	(0x815*2)
#define	M_PRSRETX_CNT	(0x816*2)
#define	M_NOISE_TSTAMP	(0x817*2)
#define	M_TXCRSEND_TSTAMP	(0x823*2)
#define	M_CCA_TSF0	(0x824*2)
#define	M_CCA_TSF1	(0x825*2)
#define	M_GOOD_RXANT	(0x826*2)
#define	M_CUR_RXF_INDEX	(0x827*2)
#define	M_BYTES_LEFT	(0x828*2)
#define	M_MM_XTRADUR	(0x829*2)
#define	M_NXTNOISE_T	(0x82a*2)
#define	M_RFAWARE_TSTMP	(0x82b*2)
#define	M_TSFTMRVALTMP_WD3	(0x82c*2)
#define	M_TSFTMRVALTMP_WD2	(0x82d*2)
#define	M_TSFTMRVALTMP_WD1	(0x82e*2)
#define	M_TSFTMRVALTMP_WD0	(0x82f*2)
#define	M_IDLE_DUR	(0x830*2)
#define	M_IDLE_TMOUT	(0x831*2)
#define	M_CTS_STRT_TIME	(0x832*2)
#define	M_CURR_ANTPAT	(0x833*2)
#define	M_CCA_STATS_BLK	(0x834*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x848*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x870*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_TKIP_TSC_TTAK	(0x878*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0x9d6*2)
#define	M_AMT_INFO_BLK_SIZE	128
#define	M_SECKINDXALGO_BLK	(0xa56*2)
#define	M_SECKINDXALGO_BLK_SIZE	132
#define	M_AGG_TOTNUM	(0x86f*2)
#define	M_TXMU_BLK	(0xada*2)
#define	M_TXMU_BLK_SIZE	33
#define	M_MUBF_BLK	(0xafc*2)
#define	M_MUBF_BLK_SIZE	9
#define	M_TXERRADDR_BLK	(0xb08*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_MBOXCMD_OUT	(0xafb*2)
#define	M_MBOXCMD_IN	(0xb05*2)
#define	M_MBOX_BLK	(0xb0c*2)
#define	M_MBOX_BLK_SIZE	4
#define	M_BTCX_PREEMPT_CNT	(0xb06*2)
#define	M_BTCX_PREEMPT_LMT	(0xb07*2)
#define	M_BTCX_DELLWAR	(0xb10*2)
#define	M_BTCX_BLK	(0xb12*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_WLCX_BLK	(0xbdc*2)
#define	M_WLCX_BLK_SIZE	48
#define	M_HWAGG_STATS	(0xc0c*2)
#define	M_HWAGG_STATS_SIZE	85
#define	M_MUAGG_MINDUR	(0xb11*2)
#define	M_MUAGG_NUSRS	(0xbdb*2)
#define	M_MUAGG_DIFFTHRESH	(0xc61*2)
#define	M_MBURST_LASTCNT	(0xc62*2)
#define	M_AMUERR_CNT	(0xc63*2)
#define	M_CCA_FLGS	(0xc64*2)
#define	M_PHY_ANTDIV_REG	(0xc65*2)
#define	M_PHY_ANTDIV_MASK	(0xc66*2)
#define	M_PHY_EXTLNA_OVR	(0xc67*2)
#define	M_EDLO_DEF	(0xc68*2)
#define	M_EDHI_DEF	(0xc69*2)
#define	M_RXGAIN	(0xc6a*2)
#define	M_RADAR_TSTAMP	(0xc6b*2)
#define	M_LPFGAIN	(0xc6c*2)
#define	M_ENC_ADJLEN_BLK	(0xc6e*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xc76*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xc86*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xcbc*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xcc0*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xcc4*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xc6d*2)
#define	M_SEC_IDLE_DUR	(0xcbf*2)
#define	M_CFRM_RESPBW	(0xcc3*2)
#define	M_PWR_UD_BLK	(0xcc8*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xcd2*2)
#define	M_SLEEP_TIME_L	(0xcd3*2)
#define	M_SLEEP_TIME_ML	(0xcd4*2)
#define	M_TSF_ACTV_L	(0xcd5*2)
#define	M_TSF_ACTV_H	(0xcd6*2)
#define	M_LNA_STATE	(0xcd7*2)
#define	M_IFS_PRI20	(0xcd8*2)
#define	M_CCA_RXBW	(0xcd9*2)
#define	M_XMTFIFORDY_FB	(0xcda*2)
#define	M_BTCX_PRED_RFA_T	(0xcdb*2)
#define	M_LASTTX_TSF	(0xcdc*2)
#define	M_BTCX_TXCONF_STRT_L	(0xcdd*2)
#define	M_BTCX_TXCONF_STRT_H	(0xcde*2)
#define	M_MFGTEST_RXSEQ	(0xcdf*2)
#define	M_RTG_GRT_CNT	(0xce0*2)
#define	M_RTG_ACK_CNT	(0xce1*2)
#define	M_BCMCROLL_TSTMP	(0xce2*2)
#define	M_DIAG_TXERR_BLK	(0xce3*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_BQCLEAN_CNT	(0xce6*2)
#define	M_BQCLEAN_DLY	(0xce7*2)
#define	M_SRVAL_BLK	(0xce8*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DOT11_DTIMCOUNT_CP	(0xcea*2)
#define	M_CF0601_NTBTT	(0xceb*2)
#define	M_CF0601_TXFRM_BSSINDX	(0xcec*2)
#define	M_DBG_TXPS_CNT	(0xced*2)
#define	M_DBG_TXSUSP_CNT	(0xcee*2)
#define	M_SLEEP_MAX	(0xcef*2)
#define	M_SHM_END	(0xcf0*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x68*2))
#define	M_CTX1_BLK_OFFSET	(0x68*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0xd0*2))
#define	M_CTX2_BLK_OFFSET	(0xd0*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x138*2))
#define	M_CTX3_BLK_OFFSET	(0x138*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x1a0*2))
#define	M_CTX4_BLK_OFFSET	(0x1a0*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x208*2))
#define	M_CTX5_BLK_OFFSET	(0x208*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_MUAGG_HISTO	(M_HWAGG_STATS+(0x50*2))
#define	M_MUAGG_HISTO_OFFSET	(0x50*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x54*2))
#define	M_AGG_STATS_END_OFFSET	(0x54*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x4*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x1b*2))
#define	M_BFCFG_END_OFFSET	(0x1b*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI_HTNDP4S	(M_BFI_NDP_RTBL+(0x10*2))
#define	M_BFI_HTNDP4S_OFFSET	(0x10*2)
#define	M_BFI_VHTNDP4S	(M_BFI_NDP_RTBL+(0x14*2))
#define	M_BFI_VHTNDP4S_OFFSET	(0x14*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXMU0_BLK	(M_TXMU_BLK+(0x0*2))
#define	M_TXMU0_BLK_OFFSET	(0x0*2)
#define	M_TXMU1_BLK	(M_TXMU_BLK+(0x8*2))
#define	M_TXMU1_BLK_OFFSET	(0x8*2)
#define	M_TXMU2_BLK	(M_TXMU_BLK+(0x10*2))
#define	M_TXMU2_BLK_OFFSET	(0x10*2)
#define	M_TXMU3_BLK	(M_TXMU_BLK+(0x18*2))
#define	M_TXMU3_BLK_OFFSET	(0x18*2)
#define	M_TXMU4_BLK	(M_TXMU_BLK+(0x20*2))
#define	M_TXMU4_BLK_OFFSET	(0x20*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_TXERRADDR0	(M_TXERRADDR_BLK+(0x0*2))
#define	M_TXERRADDR0_OFFSET	(0x0*2)
#define	M_TXERRADDR1	(M_TXERRADDR_BLK+(0x1*2))
#define	M_TXERRADDR1_OFFSET	(0x1*2)
#define	M_TXERRADDR2	(M_TXERRADDR_BLK+(0x2*2))
#define	M_TXERRADDR2_OFFSET	(0x2*2)
#define	M_TXERRADDR3	(M_TXERRADDR_BLK+(0x3*2))
#define	M_TXERRADDR3_OFFSET	(0x3*2)
#define	M_WLCX_BURST_CNT	(M_WLCX_BLK+(0x0*2))
#define	M_WLCX_BURST_CNT_OFFSET	(0x0*2)
#define	M_WLCX_CONFIG	(M_WLCX_BLK+(0x1*2))
#define	M_WLCX_CONFIG_OFFSET	(0x1*2)
#define	M_WLCX_SECIDLY_HDR	(M_WLCX_BLK+(0x2*2))
#define	M_WLCX_SECIDLY_HDR_OFFSET	(0x2*2)
#define	M_WLCX_SECIDLY_DT	(M_WLCX_BLK+(0x3*2))
#define	M_WLCX_SECIDLY_DT_OFFSET	(0x3*2)
#define	M_WLCX_NAV_DUR	(M_WLCX_BLK+(0x4*2))
#define	M_WLCX_NAV_DUR_OFFSET	(0x4*2)
#define	M_WLCX_CTSDURN	(M_WLCX_BLK+(0x5*2))
#define	M_WLCX_CTSDURN_OFFSET	(0x5*2)
#define	M_WLCX_PEER_ACT_TOUT	(M_WLCX_BLK+(0x6*2))
#define	M_WLCX_PEER_ACT_TOUT_OFFSET	(0x6*2)
#define	M_WLCX_NTXA	(M_WLCX_BLK+(0x7*2))
#define	M_WLCX_NTXA_OFFSET	(0x7*2)
#define	M_WLCX_NRXA	(M_WLCX_BLK+(0x8*2))
#define	M_WLCX_NRXA_OFFSET	(0x8*2)
#define	M_WLCX_NOBACK_CTR	(M_WLCX_BLK+(0x9*2))
#define	M_WLCX_NOBACK_CTR_OFFSET	(0x9*2)
#define	M_WLCX_FLAGS	(M_WLCX_BLK+(0xa*2))
#define	M_WLCX_FLAGS_OFFSET	(0xa*2)
#define	M_WLCX_TXA_STRT_T	(M_WLCX_BLK+(0xb*2))
#define	M_WLCX_TXA_STRT_T_OFFSET	(0xb*2)
#define	M_WLCX_TXA_END_T	(M_WLCX_BLK+(0xc*2))
#define	M_WLCX_TXA_END_T_OFFSET	(0xc*2)
#define	M_WLCX_RXA_STRT_T	(M_WLCX_BLK+(0xd*2))
#define	M_WLCX_RXA_STRT_T_OFFSET	(0xd*2)
#define	M_WLCX_PROT_DURN	(M_WLCX_BLK+(0xe*2))
#define	M_WLCX_PROT_DURN_OFFSET	(0xe*2)
#define	M_WLCX_PLCP_T	(M_WLCX_BLK+(0xf*2))
#define	M_WLCX_PLCP_T_OFFSET	(0xf*2)
#define	M_WLCX_DURN	(M_WLCX_BLK+(0x10*2))
#define	M_WLCX_DURN_OFFSET	(0x10*2)
#define	M_WLCX_ECI_RDDT2	(M_WLCX_BLK+(0x11*2))
#define	M_WLCX_ECI_RDDT2_OFFSET	(0x11*2)
#define	M_WLCX_ECI_RDDT1	(M_WLCX_BLK+(0x12*2))
#define	M_WLCX_ECI_RDDT1_OFFSET	(0x12*2)
#define	M_WLCX_ECI_WRDT2	(M_WLCX_BLK+(0x13*2))
#define	M_WLCX_ECI_WRDT2_OFFSET	(0x13*2)
#define	M_WLCX_ECI_WRDT1	(M_WLCX_BLK+(0x14*2))
#define	M_WLCX_ECI_WRDT1_OFFSET	(0x14*2)
#define	M_WLCX_DBG	(M_WLCX_BLK+(0x15*2))
#define	M_WLCX_DBG_OFFSET	(0x15*2)
#define	M_WLCX_SECIDLY	(M_WLCX_BLK+(0x16*2))
#define	M_WLCX_SECIDLY_OFFSET	(0x16*2)
#define	M_WLCX_SECIDLY_CTR	(M_WLCX_BLK+(0x17*2))
#define	M_WLCX_SECIDLY_CTR_OFFSET	(0x17*2)
#define	M_WLCX_PROT_STATE	(M_WLCX_BLK+(0x18*2))
#define	M_WLCX_PROT_STATE_OFFSET	(0x18*2)
#define	M_WLCX_PROT_REL_T	(M_WLCX_BLK+(0x19*2))
#define	M_WLCX_PROT_REL_T_OFFSET	(0x19*2)
#define	M_WLCX_RXAINACT_T	(M_WLCX_BLK+(0x1a*2))
#define	M_WLCX_RXAINACT_T_OFFSET	(0x1a*2)
#define	M_WLCX_TXAINACT_T	(M_WLCX_BLK+(0x1b*2))
#define	M_WLCX_TXAINACT_T_OFFSET	(0x1b*2)
#define	M_WLCX_PROT_END_T	(M_WLCX_BLK+(0x1c*2))
#define	M_WLCX_PROT_END_T_OFFSET	(0x1c*2)
#define	M_WLCX_BOFF_DUR	(M_WLCX_BLK+(0x1d*2))
#define	M_WLCX_BOFF_DUR_OFFSET	(0x1d*2)
#define	M_WLCX_BOFF_CTR	(M_WLCX_BLK+(0x1e*2))
#define	M_WLCX_BOFF_CTR_OFFSET	(0x1e*2)
#define	M_WLCX_MINAGGDUR	(M_WLCX_BLK+(0x1f*2))
#define	M_WLCX_MINAGGDUR_OFFSET	(0x1f*2)
#define	M_WLCX_AGGMAXTOUT	(M_WLCX_BLK+(0x20*2))
#define	M_WLCX_AGGMAXTOUT_OFFSET	(0x20*2)
#define	M_WLCX_AGGTOUTEND	(M_WLCX_BLK+(0x21*2))
#define	M_WLCX_AGGTOUTEND_OFFSET	(0x21*2)
#define	M_WLCX_PREEMPT_CNT	(M_BTCX_PREEMPT_CNT+(0x0*2))
#define	M_WLCX_PREEMPT_CNT_OFFSET	(0x0*2)
#define	M_WLCX_PREEMPT_LMT	(M_BTCX_PREEMPT_LMT+(0x0*2))
#define	M_WLCX_PREEMPT_LMT_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_CF0601_DTIM	(M_CF0601_MBSS_BLK+(0x0*2))
#define	M_CF0601_DTIM_OFFSET	(0x0*2)
#define	M_CF0601_BCN_INFO	(M_CF0601_MBSS_BLK+(0x1*2))
#define	M_CF0601_BCN_INFO_OFFSET	(0x1*2)
#define	M_CF0601_RETRY_LMTS	(M_CF0601_MBSS_BLK+(0x2*2))
#define	M_CF0601_RETRY_LMTS_OFFSET	(0x2*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	MX_PSM_SOFT_REGS	(0x0*2)
#define	MX_PSM_SOFT_REGS_SIZE	64
#define	MX_PSM2HOST_STATS	(0x40*2)
#define	MX_PSM2HOST_STATS_SIZE	64
#define	MX_AC_MUTXLMT_BLK	(0x80*2)
#define	MX_AC_MUTXLMT_BLK_SIZE	4
#define	MX_MFBR_TBL	(0x84*2)
#define	MX_MFBR_TBL_SIZE	4
#define	MX_RT_DIRMAP_A	(0x88*2)
#define	MX_RT_DIRMAP_A_SIZE	16
#define	MX_RT_BBRSMAP_A	(0x98*2)
#define	MX_RT_BBRSMAP_A_SIZE	16
#define	MX_AGF_BLK	(0xa8*2)
#define	MX_AGF_BLK_SIZE	8
#define	MX_RATE_TABLE_N	(0xb0*2)
#define	MX_RATE_TABLE_N_SIZE	10
#define	MX_NSD_X4_BLKS	(0xba*2)
#define	MX_NSD_X4_BLKS_SIZE	4
#define	MX_RATEINVS_TBL	(0xbe*2)
#define	MX_RATEINVS_TBL_SIZE	10
#define	MX_NSDINVS_TBL	(0xc8*2)
#define	MX_NSDINVS_TBL_SIZE	3
#define	MX_ENC_ADJLEN_BLK	(0xcc*2)
#define	MX_ENC_ADJLEN_BLK_SIZE	8
#define	MX_MBOX_BLK	(0xd4*2)
#define	MX_MBOX_BLK_SIZE	4
#define	MX_MBOXCMD_IN	(0xcb*2)
#define	MX_PSM_INTS	(0xd8*2)
#define	MX_MUTEX_TURN	(0xd9*2)
#define	MX_MUTEX_PSM	(0xda*2)
#define	MX_MUTEX_PSMX	(0xdb*2)
#define	MX_M2V_MSGCNT	(0xdc*2)
#define	MX_M2V_MSGADDR	(0xdd*2)
#define	MX_V2M_MSGADDR	(0xde*2)
#define	MX_QIST_BLK	(0xe0*2)
#define	MX_QIST_BLK_SIZE	32
#define	MX_BFI2Q_BLK	(0x100*2)
#define	MX_BFI2Q_BLK_SIZE	32
#define	MX_FFQ_FULL	(0xdf*2)
#define	MX_FFQ_BLK	(0x120*2)
#define	MX_FFQ_BLK_SIZE	28
#define	MX_NDPA_SEQNUM	(0x13c*2)
#define	MX_BFI_NXT_IDX	(0x13d*2)
#define	MX_BFI_BLK	(0x13e*2)
#define	MX_BFI_BLK_SIZE	136
#define	MX_MFQ_BLK	(0x1c6*2)
#define	MX_MFQ_BLK_SIZE	80
#define	MX_MVP_ACUSE	(0x216*2)
#define	MX_MVP_ACUSE_SIZE	4
#define	MX_SFB2V_MSG	(0x21a*2)
#define	MX_SFB2V_MSG_SIZE	11
#define	MX_GRPSEL_INFO	(0x225*2)
#define	MX_V2M_BLK	(0x228*2)
#define	MX_V2M_BLK_SIZE	171
#define	MX_MVP_BLK	(0x2d4*2)
#define	MX_MVP_BLK_SIZE	36
#define	MX_CTX_BLKS	(0x2f8*2)
#define	MX_CTX_BLKS_SIZE	1472
#define	MX_TEMP0	(0x226*2)
#define	MX_SHM_END	(0x227*2)
#define	MX_BOM_REV_MAJOR	(MX_PSM_SOFT_REGS+(0x0*2))
#define	MX_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	MX_BOM_REV_MINOR	(MX_PSM_SOFT_REGS+(0x1*2))
#define	MX_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	MX_UCODE_DATE	(MX_PSM_SOFT_REGS+(0x2*2))
#define	MX_UCODE_DATE_OFFSET	(0x2*2)
#define	MX_UCODE_TIME	(MX_PSM_SOFT_REGS+(0x3*2))
#define	MX_UCODE_TIME_OFFSET	(0x3*2)
#define	MX_UDIFFS1	(MX_PSM_SOFT_REGS+(0x4*2))
#define	MX_UDIFFS1_OFFSET	(0x4*2)
#define	MX_UCODE_FEATURES	(MX_PSM_SOFT_REGS+(0x5*2))
#define	MX_UCODE_FEATURES_OFFSET	(0x5*2)
#define	MX_UCODE_DBGST	(MX_PSM_SOFT_REGS+(0x6*2))
#define	MX_UCODE_DBGST_OFFSET	(0x6*2)
#define	MX_WATCHDOG_8TU	(MX_PSM_SOFT_REGS+(0x7*2))
#define	MX_WATCHDOG_8TU_OFFSET	(0x7*2)
#define	MX_MACHW_VER	(MX_PSM_SOFT_REGS+(0x8*2))
#define	MX_MACHW_VER_OFFSET	(0x8*2)
#define	MX_PHYVER	(MX_PSM_SOFT_REGS+(0x9*2))
#define	MX_PHYVER_OFFSET	(0x9*2)
#define	MX_PHYTYPE	(MX_PSM_SOFT_REGS+(0xa*2))
#define	MX_PHYTYPE_OFFSET	(0xa*2)
#define	MX_HOST_FLAGS0	(MX_PSM_SOFT_REGS+(0xb*2))
#define	MX_HOST_FLAGS0_OFFSET	(0xb*2)
#define	MX_HOST_FLAGS1	(MX_PSM_SOFT_REGS+(0xc*2))
#define	MX_HOST_FLAGS1_OFFSET	(0xc*2)
#define	MX_HOST_FLAGS2	(MX_PSM_SOFT_REGS+(0xd*2))
#define	MX_HOST_FLAGS2_OFFSET	(0xd*2)
#define	MX_UCX2R_FLAGS	(MX_PSM_SOFT_REGS+(0xe*2))
#define	MX_UCX2R_FLAGS_OFFSET	(0xe*2)
#define	MX_DIAG_FLAGS	(MX_PSM_SOFT_REGS+(0xf*2))
#define	MX_DIAG_FLAGS_OFFSET	(0xf*2)
#define	MX_BFI_BLK_PTR	(MX_PSM_SOFT_REGS+(0x10*2))
#define	MX_BFI_BLK_PTR_OFFSET	(0x10*2)
#define	MX_MUSND_PER	(MX_PSM_SOFT_REGS+(0x20*2))
#define	MX_MUSND_PER_OFFSET	(0x20*2)
#define	MX_MUSND_SIDX	(MX_PSM_SOFT_REGS+(0x21*2))
#define	MX_MUSND_SIDX_OFFSET	(0x21*2)
#define	MX_SFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x22*2))
#define	MX_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	MX_LFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x23*2))
#define	MX_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	MX_UTRACE_SPTR	(MX_PSM_SOFT_REGS+(0x24*2))
#define	MX_UTRACE_SPTR_OFFSET	(0x24*2)
#define	MX_UTRACE_EPTR	(MX_PSM_SOFT_REGS+(0x25*2))
#define	MX_UTRACE_EPTR_OFFSET	(0x25*2)
#define	MX_UTRACE_TMP	(MX_PSM_SOFT_REGS+(0x26*2))
#define	MX_UTRACE_TMP_OFFSET	(0x26*2)
#define	MX_MACSUSP_CNT	(MX_PSM2HOST_STATS+(0x0*2))
#define	MX_MACSUSP_CNT_OFFSET	(0x0*2)
#define	MX_M2VMSG_CNT	(MX_PSM2HOST_STATS+(0x1*2))
#define	MX_M2VMSG_CNT_OFFSET	(0x1*2)
#define	MX_V2MMSG_CNT	(MX_PSM2HOST_STATS+(0x2*2))
#define	MX_V2MMSG_CNT_OFFSET	(0x2*2)
#define	MX_MBOXOUT_CNT	(MX_PSM2HOST_STATS+(0x3*2))
#define	MX_MBOXOUT_CNT_OFFSET	(0x3*2)
#define	MX_MUSND_CNT	(MX_PSM2HOST_STATS+(0x4*2))
#define	MX_MUSND_CNT_OFFSET	(0x4*2)
#define	MX_MUSNDFAIL_CNT	(MX_PSM2HOST_STATS+(0x5*2))
#define	MX_MUSNDFAIL_CNT_OFFSET	(0x5*2)
#define	MX_SFB2V_CNT	(MX_PSM2HOST_STATS+(0x6*2))
#define	MX_SFB2V_CNT_OFFSET	(0x6*2)
#define	MX_MVP2V_CNT	(MX_PSM2HOST_STATS+(0x7*2))
#define	MX_MVP2V_CNT_OFFSET	(0x7*2)
#define	MX_V2GRP_CNT	(MX_PSM2HOST_STATS+(0x8*2))
#define	MX_V2GRP_CNT_OFFSET	(0x8*2)
#define	MX_V2SU_CNT	(MX_PSM2HOST_STATS+(0x9*2))
#define	MX_V2SU_CNT_OFFSET	(0x9*2)
#define	MX_V2MVP_CNT	(MX_PSM2HOST_STATS+(0xa*2))
#define	MX_V2MVP_CNT_OFFSET	(0xa*2)
#define	MX_V2GRPINV_CNT	(MX_PSM2HOST_STATS+(0xb*2))
#define	MX_V2GRPINV_CNT_OFFSET	(0xb*2)
#define	MX_V2MVPINV_CNT	(MX_PSM2HOST_STATS+(0xc*2))
#define	MX_V2MVPINV_CNT_OFFSET	(0xc*2)
#define	MX_RDTXD_CNT	(MX_PSM2HOST_STATS+(0xd*2))
#define	MX_RDTXD_CNT_OFFSET	(0xd*2)
#define	MX_AQMSUFL_CNT	(MX_PSM2HOST_STATS+(0xe*2))
#define	MX_AQMSUFL_CNT_OFFSET	(0xe*2)
#define	MX_AQMFL_CNT	(MX_PSM2HOST_STATS+(0xf*2))
#define	MX_AQMFL_CNT_OFFSET	(0xf*2)
#define	MX_FFQADD_CNT	(MX_PSM2HOST_STATS+(0x10*2))
#define	MX_FFQADD_CNT_OFFSET	(0x10*2)
#define	MX_FFQDEL_CNT	(MX_PSM2HOST_STATS+(0x11*2))
#define	MX_FFQDEL_CNT_OFFSET	(0x11*2)
#define	MX_MFQADD_CNT	(MX_PSM2HOST_STATS+(0x12*2))
#define	MX_MFQADD_CNT_OFFSET	(0x12*2)
#define	MX_MFQDEL_CNT	(MX_PSM2HOST_STATS+(0x13*2))
#define	MX_MFQDEL_CNT_OFFSET	(0x13*2)
#define	MX_M2SQ0_CNT	(MX_PSM2HOST_STATS+(0x14*2))
#define	MX_M2SQ0_CNT_OFFSET	(0x14*2)
#define	MX_M2SQ1_CNT	(MX_PSM2HOST_STATS+(0x15*2))
#define	MX_M2SQ1_CNT_OFFSET	(0x15*2)
#define	MX_M2SQ2_CNT	(MX_PSM2HOST_STATS+(0x16*2))
#define	MX_M2SQ2_CNT_OFFSET	(0x16*2)
#define	MX_M2SQ3_CNT	(MX_PSM2HOST_STATS+(0x17*2))
#define	MX_M2SQ3_CNT_OFFSET	(0x17*2)
#define	MX_M2SQ4_CNT	(MX_PSM2HOST_STATS+(0x18*2))
#define	MX_M2SQ4_CNT_OFFSET	(0x18*2)
#define	MX_VASIPRST_CNT	(MX_PSM2HOST_STATS+(0x19*2))
#define	MX_VASIPRST_CNT_OFFSET	(0x19*2)
#define	MX_TXDWAR_CNT	(MX_PSM2HOST_STATS+(0x1e*2))
#define	MX_TXDWAR_CNT_OFFSET	(0x1e*2)
#define	MX_MFBR_TBLEND	(MX_MFBR_TBL+(0x3*2))
#define	MX_MFBR_TBLEND_OFFSET	(0x3*2)
#define	MX_FFQ0_BLK	(MX_FFQ_BLK+(0x0*2))
#define	MX_FFQ0_BLK_OFFSET	(0x0*2)
#define	MX_FFQ1_BLK	(MX_FFQ_BLK+(0x7*2))
#define	MX_FFQ1_BLK_OFFSET	(0x7*2)
#define	MX_FFQ2_BLK	(MX_FFQ_BLK+(0xe*2))
#define	MX_FFQ2_BLK_OFFSET	(0xe*2)
#define	MX_FFQ3_BLK	(MX_FFQ_BLK+(0x15*2))
#define	MX_FFQ3_BLK_OFFSET	(0x15*2)
#define	MX_FFQ_END	(MX_FFQ_BLK+(0x1b*2))
#define	MX_FFQ_END_OFFSET	(0x1b*2)
#define	MX_QIST0_BLK	(MX_QIST_BLK+(0x0*2))
#define	MX_QIST0_BLK_OFFSET	(0x0*2)
#define	MX_QIST1_BLK	(MX_QIST_BLK+(0x8*2))
#define	MX_QIST1_BLK_OFFSET	(0x8*2)
#define	MX_QIST2_BLK	(MX_QIST_BLK+(0x10*2))
#define	MX_QIST2_BLK_OFFSET	(0x10*2)
#define	MX_QIST3_BLK	(MX_QIST_BLK+(0x18*2))
#define	MX_QIST3_BLK_OFFSET	(0x18*2)
#define	MX_QIST_END	(MX_QIST_BLK+(0x1f*2))
#define	MX_QIST_END_OFFSET	(0x1f*2)
#define	MX_BFI2Q_END	(MX_BFI2Q_BLK+(0x1f*2))
#define	MX_BFI2Q_END_OFFSET	(0x1f*2)
#define	MX_MFQ0_BLK	(MX_MFQ_BLK+(0x0*2))
#define	MX_MFQ0_BLK_OFFSET	(0x0*2)
#define	MX_MFQ1_BLK	(MX_MFQ_BLK+(0x14*2))
#define	MX_MFQ1_BLK_OFFSET	(0x14*2)
#define	MX_MFQ2_BLK	(MX_MFQ_BLK+(0x28*2))
#define	MX_MFQ2_BLK_OFFSET	(0x28*2)
#define	MX_MFQ3_BLK	(MX_MFQ_BLK+(0x3c*2))
#define	MX_MFQ3_BLK_OFFSET	(0x3c*2)
#define	MX_MFQ_END	(MX_MFQ_BLK+(0x4f*2))
#define	MX_MFQ_END_OFFSET	(0x4f*2)
#define	MX_BFI0_BLK	(MX_BFI_BLK+(0x0*2))
#define	MX_BFI0_BLK_OFFSET	(0x0*2)
#define	MX_BFI1_BLK	(MX_BFI_BLK+(0x10*2))
#define	MX_BFI1_BLK_OFFSET	(0x10*2)
#define	MX_BFI2_BLK	(MX_BFI_BLK+(0x20*2))
#define	MX_BFI2_BLK_OFFSET	(0x20*2)
#define	MX_BFI3_BLK	(MX_BFI_BLK+(0x30*2))
#define	MX_BFI3_BLK_OFFSET	(0x30*2)
#define	MX_BFI4_BLK	(MX_BFI_BLK+(0x40*2))
#define	MX_BFI4_BLK_OFFSET	(0x40*2)
#define	MX_BFI5_BLK	(MX_BFI_BLK+(0x50*2))
#define	MX_BFI5_BLK_OFFSET	(0x50*2)
#define	MX_BFI6_BLK	(MX_BFI_BLK+(0x60*2))
#define	MX_BFI6_BLK_OFFSET	(0x60*2)
#define	MX_BFI7_BLK	(MX_BFI_BLK+(0x70*2))
#define	MX_BFI7_BLK_OFFSET	(0x70*2)
#define	MX_MUBF_BLK	(MX_BFI_BLK+(0x80*2))
#define	MX_MUBF_BLK_OFFSET	(0x80*2)
#define	MX_V2MGRP_MSG	(MX_V2M_BLK+(0x0*2))
#define	MX_V2MGRP_MSG_OFFSET	(0x0*2)
#define	MX_V2MGRP0_BLK	(MX_V2M_BLK+(0x2*2))
#define	MX_V2MGRP0_BLK_OFFSET	(0x2*2)
#define	MX_V2MGRP1_BLK	(MX_V2M_BLK+(0x10*2))
#define	MX_V2MGRP1_BLK_OFFSET	(0x10*2)
#define	MX_V2MGRP2_BLK	(MX_V2M_BLK+(0x1e*2))
#define	MX_V2MGRP2_BLK_OFFSET	(0x1e*2)
#define	MX_V2MGRP3_BLK	(MX_V2M_BLK+(0x2c*2))
#define	MX_V2MGRP3_BLK_OFFSET	(0x2c*2)
#define	MX_V2MGRP4_BLK	(MX_V2M_BLK+(0x3a*2))
#define	MX_V2MGRP4_BLK_OFFSET	(0x3a*2)
#define	MX_V2MGRP5_BLK	(MX_V2M_BLK+(0x48*2))
#define	MX_V2MGRP5_BLK_OFFSET	(0x48*2)
#define	MX_V2MGRP6_BLK	(MX_V2M_BLK+(0x56*2))
#define	MX_V2MGRP6_BLK_OFFSET	(0x56*2)
#define	MX_V2MGRP7_BLK	(MX_V2M_BLK+(0x64*2))
#define	MX_V2MGRP7_BLK_OFFSET	(0x64*2)
#define	MX_V2MSU_MSG	(MX_V2M_BLK+(0x72*2))
#define	MX_V2MSU_MSG_OFFSET	(0x72*2)
#define	MX_V2MSU_BLK	(MX_V2M_BLK+(0x74*2))
#define	MX_V2MSU_BLK_OFFSET	(0x74*2)
#define	MX_MVP0_BLK	(MX_MVP_BLK+(0x0*2))
#define	MX_MVP0_BLK_OFFSET	(0x0*2)
#define	MX_MVP1_BLK	(MX_MVP_BLK+(0x12*2))
#define	MX_MVP1_BLK_OFFSET	(0x12*2)
#define	MX_MVPAC_END	(MX_MVP_ACUSE+(0x3*2))
#define	MX_MVPAC_END_OFFSET	(0x3*2)
#define	MX_AGFVAL0	(MX_AGF_BLK+(0x0*2))
#define	MX_AGFVAL0_OFFSET	(0x0*2)
#define	MX_AGFVAL1	(MX_AGF_BLK+(0x1*2))
#define	MX_AGFVAL1_OFFSET	(0x1*2)
#define	MX_AGFVAL2	(MX_AGF_BLK+(0x2*2))
#define	MX_AGFVAL2_OFFSET	(0x2*2)
#define	MX_AGFVAL3	(MX_AGF_BLK+(0x3*2))
#define	MX_AGFVAL3_OFFSET	(0x3*2)
#define	MX_SDPERVAL0	(MX_AGF_BLK+(0x4*2))
#define	MX_SDPERVAL0_OFFSET	(0x4*2)
#define	MX_SDPERVAL1	(MX_AGF_BLK+(0x5*2))
#define	MX_SDPERVAL1_OFFSET	(0x5*2)
#define	MX_SDPERVAL2	(MX_AGF_BLK+(0x6*2))
#define	MX_SDPERVAL2_OFFSET	(0x6*2)
#define	MX_SDPERVAL3	(MX_AGF_BLK+(0x7*2))
#define	MX_SDPERVAL3_OFFSET	(0x7*2)
#define	MX_CTX0_BLK	(MX_CTX_BLKS+(0x0*2))
#define	MX_CTX0_BLK_OFFSET	(0x0*2)
#define	MX_CTX1_BLK	(MX_CTX_BLKS+(0x68*2))
#define	MX_CTX1_BLK_OFFSET	(0x68*2)
#define	MX_CTX2_BLK	(MX_CTX_BLKS+(0xd0*2))
#define	MX_CTX2_BLK_OFFSET	(0xd0*2)
#define	MX_CTX3_BLK	(MX_CTX_BLKS+(0x138*2))
#define	MX_CTX3_BLK_OFFSET	(0x138*2)
#define	MX_CTX4_BLK	(MX_CTX_BLKS+(0x1a0*2))
#define	MX_CTX4_BLK_OFFSET	(0x1a0*2)
#define	MX_CTX5_BLK	(MX_CTX_BLKS+(0x208*2))
#define	MX_CTX5_BLK_OFFSET	(0x208*2)
#define	MX_CTX6_BLK	(MX_CTX_BLKS+(0x270*2))
#define	MX_CTX6_BLK_OFFSET	(0x270*2)
#define	MX_CTX7_BLK	(MX_CTX_BLKS+(0x2d8*2))
#define	MX_CTX7_BLK_OFFSET	(0x2d8*2)
#define	MX_CTX8_BLK	(MX_CTX_BLKS+(0x340*2))
#define	MX_CTX8_BLK_OFFSET	(0x340*2)
#define	MX_CTX9_BLK	(MX_CTX_BLKS+(0x3a8*2))
#define	MX_CTX9_BLK_OFFSET	(0x3a8*2)
#define	MX_CTX10_BLK	(MX_CTX_BLKS+(0x410*2))
#define	MX_CTX10_BLK_OFFSET	(0x410*2)
#define	MX_CTX11_BLK	(MX_CTX_BLKS+(0x478*2))
#define	MX_CTX11_BLK_OFFSET	(0x478*2)
#define	MX_CTX12_BLK	(MX_CTX_BLKS+(0x4e0*2))
#define	MX_CTX12_BLK_OFFSET	(0x4e0*2)
#define	MX_CTX13_BLK	(MX_CTX_BLKS+(0x548*2))
#define	MX_CTX13_BLK_OFFSET	(0x548*2)
#define	MX_CTX14_BLK	(MX_CTX_BLKS+(0x5b0*2))
#define	MX_CTX14_BLK_OFFSET	(0x5b0*2)
#define	MX_CTX15_BLK	(MX_CTX_BLKS+(0x618*2))
#define	MX_CTX15_BLK_OFFSET	(0x618*2)
#define	MX_CTX16_BLK	(MX_CTX_BLKS+(0x680*2))
#define	MX_CTX16_BLK_OFFSET	(0x680*2)
#define	MX_CTX17_BLK	(MX_CTX_BLKS+(0x6e8*2))
#define	MX_CTX17_BLK_OFFSET	(0x6e8*2)
#define	MX_CTX18_BLK	(MX_CTX_BLKS+(0x750*2))
#define	MX_CTX18_BLK_OFFSET	(0x750*2)
#define	MX_CTX19_BLK	(MX_CTX_BLKS+(0x7b8*2))
#define	MX_CTX19_BLK_OFFSET	(0x7b8*2)
#define	MX_CTX20_BLK	(MX_CTX_BLKS+(0x820*2))
#define	MX_CTX20_BLK_OFFSET	(0x820*2)
#define	MX_CTX21_BLK	(MX_CTX_BLKS+(0x888*2))
#define	MX_CTX21_BLK_OFFSET	(0x888*2)
#define	MX_CTX22_BLK	(MX_CTX_BLKS+(0x8f0*2))
#define	MX_CTX22_BLK_OFFSET	(0x8f0*2)
#define	MX_CTX23_BLK	(MX_CTX_BLKS+(0x958*2))
#define	MX_CTX23_BLK_OFFSET	(0x958*2)
#define	MX_CTX24_BLK	(MX_CTX_BLKS+(0x9c0*2))
#define	MX_CTX24_BLK_OFFSET	(0x9c0*2)
#define	MX_CTX25_BLK	(MX_CTX_BLKS+(0xa28*2))
#define	MX_CTX25_BLK_OFFSET	(0xa28*2)
#define	MX_CTX26_BLK	(MX_CTX_BLKS+(0xa90*2))
#define	MX_CTX26_BLK_OFFSET	(0xa90*2)
#define	MX_CTX27_BLK	(MX_CTX_BLKS+(0xaf8*2))
#define	MX_CTX27_BLK_OFFSET	(0xaf8*2)
#define	MX_CTX28_BLK	(MX_CTX_BLKS+(0xb60*2))
#define	MX_CTX28_BLK_OFFSET	(0xb60*2)
#define	MX_CTX29_BLK	(MX_CTX_BLKS+(0xbc8*2))
#define	MX_CTX29_BLK_OFFSET	(0xbc8*2)
#define	MX_CTX30_BLK	(MX_CTX_BLKS+(0xc30*2))
#define	MX_CTX30_BLK_OFFSET	(0xc30*2)
#define	MX_CTX31_BLK	(MX_CTX_BLKS+(0xc98*2))
#define	MX_CTX31_BLK_OFFSET	(0xc98*2)
#endif /* (D11_REV == 64) */
#if (D11_REV == 65)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_CF0601_MBSS_BLK	(0x1ea*2)
#define	M_CF0601_MBSS_BLK_SIZE	3
#define	M_TXFRM_PLCP	(0x1ee*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_AMPDU_PER_BLK	(0x1f4*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1c9*2)
#define	M_RXFRM_THRSH	(0x1e9*2)
#define	M_BFCFG_BLK	(0x1f8*2)
#define	M_BFCFG_BLK_SIZE	28
#define	M_BFI_BLK	(0x214*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x284*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2a5*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b0*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	624
#define	M_USEQ_PWRUP_BLK	(0x614*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x68c*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x6dc*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x1ed*2)
#define	M_P2P_TXFRM_BSSINDX	(0x2af*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x3a2*2)
#define	M_P2P_SLPTIME_L	(0x3a3*2)
#define	M_P2P_SLPTIME_H	(0x74b*2)
#define	M_P2P_WAKE_ONLYMAC	(0x74c*2)
#define	M_P2P_INTR_IND	(0x74d*2)
#define	M_P2P_BSS_TBTT_BLK	(0x74e*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x752*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x756*2)
#define	M_P2P_NXTOVR_WKTIME	(0x757*2)
#define	M_P2P_RXPERBSS_PTR	(0x758*2)
#define	M_ARM_PSO_BLK	(0x75a*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x759*2)
#define	M_OPT_SLEEP_WAKETIME	(0x77d*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x77e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x790*2)
#define	M_RXFRM_BLK_SIZE	94
#define	M_CRX_BLK	(0x7ee*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x802*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x808*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x818*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x78e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x806*2)
#define	M_SLOWTIMER_H	(0x807*2)
#define	M_RSP_FRMTYPE	(0x815*2)
#define	M_PRSRETX_CNT	(0x816*2)
#define	M_NOISE_TSTAMP	(0x817*2)
#define	M_TXCRSEND_TSTAMP	(0x823*2)
#define	M_CCA_TSF0	(0x824*2)
#define	M_CCA_TSF1	(0x825*2)
#define	M_GOOD_RXANT	(0x826*2)
#define	M_CUR_RXF_INDEX	(0x827*2)
#define	M_BYTES_LEFT	(0x828*2)
#define	M_MM_XTRADUR	(0x829*2)
#define	M_NXTNOISE_T	(0x82a*2)
#define	M_RFAWARE_TSTMP	(0x82b*2)
#define	M_TSFTMRVALTMP_WD3	(0x82c*2)
#define	M_TSFTMRVALTMP_WD2	(0x82d*2)
#define	M_TSFTMRVALTMP_WD1	(0x82e*2)
#define	M_TSFTMRVALTMP_WD0	(0x82f*2)
#define	M_IDLE_DUR	(0x830*2)
#define	M_IDLE_TMOUT	(0x831*2)
#define	M_CTS_STRT_TIME	(0x832*2)
#define	M_CURR_ANTPAT	(0x833*2)
#define	M_CCA_STATS_BLK	(0x834*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x848*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x870*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_TKIP_TSC_TTAK	(0x878*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0x9d6*2)
#define	M_AMT_INFO_BLK_SIZE	256
#define	M_SECKINDXALGO_BLK	(0xad6*2)
#define	M_SECKINDXALGO_BLK_SIZE	260
#define	M_AGG_TOTNUM	(0x86f*2)
#define	M_TXMU_BLK	(0xbda*2)
#define	M_TXMU_BLK_SIZE	33
#define	M_MUBF_BLK	(0xbfc*2)
#define	M_MUBF_BLK_SIZE	9
#define	M_TXERRADDR_BLK	(0xc08*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_MBOXCMD_OUT	(0xbfb*2)
#define	M_MBOXCMD_IN	(0xc05*2)
#define	M_MBOX_BLK	(0xc0c*2)
#define	M_MBOX_BLK_SIZE	4
#define	M_BTCX_PREEMPT_CNT	(0xc06*2)
#define	M_BTCX_PREEMPT_LMT	(0xc07*2)
#define	M_BTCX_DELLWAR	(0xc10*2)
#define	M_BTCX_BLK	(0xc12*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_HWAGG_STATS	(0xcdc*2)
#define	M_HWAGG_STATS_SIZE	85
#define	M_MUAGG_MINDUR	(0xc11*2)
#define	M_MUAGG_NUSRS	(0xcdb*2)
#define	M_MUAGG_DIFFTHRESH	(0xd31*2)
#define	M_MBURST_LASTCNT	(0xd32*2)
#define	M_AMUERR_CNT	(0xd33*2)
#define	M_CCA_FLGS	(0xd34*2)
#define	M_PHY_ANTDIV_REG	(0xd35*2)
#define	M_PHY_ANTDIV_MASK	(0xd36*2)
#define	M_PHY_EXTLNA_OVR	(0xd37*2)
#define	M_EDLO_DEF	(0xd38*2)
#define	M_EDHI_DEF	(0xd39*2)
#define	M_RXGAIN	(0xd3a*2)
#define	M_RADAR_TSTAMP	(0xd3b*2)
#define	M_LPFGAIN	(0xd3c*2)
#define	M_ENC_ADJLEN_BLK	(0xd3e*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xd46*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xd56*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xd8c*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xd90*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xd94*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xd3d*2)
#define	M_SEC_IDLE_DUR	(0xd8f*2)
#define	M_CFRM_RESPBW	(0xd93*2)
#define	M_PWR_UD_BLK	(0xd98*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xda2*2)
#define	M_SLEEP_TIME_L	(0xda3*2)
#define	M_SLEEP_TIME_ML	(0xda4*2)
#define	M_TSF_ACTV_L	(0xda5*2)
#define	M_TSF_ACTV_H	(0xda6*2)
#define	M_LNA_STATE	(0xda7*2)
#define	M_IFS_PRI20	(0xda8*2)
#define	M_CCA_RXBW	(0xda9*2)
#define	M_XMTFIFORDY_FB	(0xdaa*2)
#define	M_BTCX_PRED_RFA_T	(0xdab*2)
#define	M_LASTTX_TSF	(0xdac*2)
#define	M_BTCX_TXCONF_STRT_L	(0xdad*2)
#define	M_BTCX_TXCONF_STRT_H	(0xdae*2)
#define	M_MFGTEST_RXSEQ	(0xdaf*2)
#define	M_RTG_GRT_CNT	(0xdb0*2)
#define	M_RTG_ACK_CNT	(0xdb1*2)
#define	M_TIME_CHECK	(0xdb2*2)
#define	M_PHYSTUCK	(0xdb3*2)
#define	M_AGGLEVEL	(0xdb4*2)
#define	M_RXAMPDU_TA_BLK	(0xdb5*2)
#define	M_RXAMPDU_TA_BLK_SIZE	3
#define	M_BCMCROLL_TSTMP	(0xdb8*2)
#define	M_DIAG_TXERR_BLK	(0xdb9*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_BQCLEAN_CNT	(0xdbc*2)
#define	M_BQCLEAN_DLY	(0xdbd*2)
#define	M_SRVAL_BLK	(0xdbe*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DOT11_DTIMCOUNT_CP	(0xdc0*2)
#define	M_CF0601_NTBTT	(0xdc1*2)
#define	M_CF0601_TXFRM_BSSINDX	(0xdc2*2)
#define	M_DBG_TXPS_CNT	(0xdc3*2)
#define	M_DBG_TXSUSP_CNT	(0xdc4*2)
#define	M_SLEEP_MAX	(0xdc5*2)
#define	M_SHM_END	(0xdc6*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x68*2))
#define	M_CTX1_BLK_OFFSET	(0x68*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0xd0*2))
#define	M_CTX2_BLK_OFFSET	(0xd0*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x138*2))
#define	M_CTX3_BLK_OFFSET	(0x138*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x1a0*2))
#define	M_CTX4_BLK_OFFSET	(0x1a0*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x208*2))
#define	M_CTX5_BLK_OFFSET	(0x208*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_MUAGG_HISTO	(M_HWAGG_STATS+(0x50*2))
#define	M_MUAGG_HISTO_OFFSET	(0x50*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x54*2))
#define	M_AGG_STATS_END_OFFSET	(0x54*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x4*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x1b*2))
#define	M_BFCFG_END_OFFSET	(0x1b*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI_HTNDP4S	(M_BFI_NDP_RTBL+(0x10*2))
#define	M_BFI_HTNDP4S_OFFSET	(0x10*2)
#define	M_BFI_VHTNDP4S	(M_BFI_NDP_RTBL+(0x14*2))
#define	M_BFI_VHTNDP4S_OFFSET	(0x14*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXMU0_BLK	(M_TXMU_BLK+(0x0*2))
#define	M_TXMU0_BLK_OFFSET	(0x0*2)
#define	M_TXMU1_BLK	(M_TXMU_BLK+(0x8*2))
#define	M_TXMU1_BLK_OFFSET	(0x8*2)
#define	M_TXMU2_BLK	(M_TXMU_BLK+(0x10*2))
#define	M_TXMU2_BLK_OFFSET	(0x10*2)
#define	M_TXMU3_BLK	(M_TXMU_BLK+(0x18*2))
#define	M_TXMU3_BLK_OFFSET	(0x18*2)
#define	M_TXMU4_BLK	(M_TXMU_BLK+(0x20*2))
#define	M_TXMU4_BLK_OFFSET	(0x20*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_TXERRADDR0	(M_TXERRADDR_BLK+(0x0*2))
#define	M_TXERRADDR0_OFFSET	(0x0*2)
#define	M_TXERRADDR1	(M_TXERRADDR_BLK+(0x1*2))
#define	M_TXERRADDR1_OFFSET	(0x1*2)
#define	M_TXERRADDR2	(M_TXERRADDR_BLK+(0x2*2))
#define	M_TXERRADDR2_OFFSET	(0x2*2)
#define	M_TXERRADDR3	(M_TXERRADDR_BLK+(0x3*2))
#define	M_TXERRADDR3_OFFSET	(0x3*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXAMPDU_TA0	(M_RXAMPDU_TA_BLK+(0x0*2))
#define	M_RXAMPDU_TA0_OFFSET	(0x0*2)
#define	M_RXAMPDU_TA1	(M_RXAMPDU_TA_BLK+(0x1*2))
#define	M_RXAMPDU_TA1_OFFSET	(0x1*2)
#define	M_RXAMPDU_TA2	(M_RXAMPDU_TA_BLK+(0x2*2))
#define	M_RXAMPDU_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_CF0601_DTIM	(M_CF0601_MBSS_BLK+(0x0*2))
#define	M_CF0601_DTIM_OFFSET	(0x0*2)
#define	M_CF0601_BCN_INFO	(M_CF0601_MBSS_BLK+(0x1*2))
#define	M_CF0601_BCN_INFO_OFFSET	(0x1*2)
#define	M_CF0601_RETRY_LMTS	(M_CF0601_MBSS_BLK+(0x2*2))
#define	M_CF0601_RETRY_LMTS_OFFSET	(0x2*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	MX_PSM_SOFT_REGS	(0x0*2)
#define	MX_PSM_SOFT_REGS_SIZE	64
#define	MX_PSM2HOST_STATS	(0x40*2)
#define	MX_PSM2HOST_STATS_SIZE	64
#define	MX_AC_MUTXLMT_BLK	(0x80*2)
#define	MX_AC_MUTXLMT_BLK_SIZE	4
#define	MX_MFBR_TBL	(0x84*2)
#define	MX_MFBR_TBL_SIZE	4
#define	MX_RT_DIRMAP_A	(0x88*2)
#define	MX_RT_DIRMAP_A_SIZE	16
#define	MX_RT_BBRSMAP_A	(0x98*2)
#define	MX_RT_BBRSMAP_A_SIZE	16
#define	MX_AGF_BLK	(0xa8*2)
#define	MX_AGF_BLK_SIZE	8
#define	MX_RATE_TABLE_N	(0xb0*2)
#define	MX_RATE_TABLE_N_SIZE	10
#define	MX_NSD_X4_BLKS	(0xba*2)
#define	MX_NSD_X4_BLKS_SIZE	4
#define	MX_RATEINVS_TBL	(0xbe*2)
#define	MX_RATEINVS_TBL_SIZE	10
#define	MX_NSDINVS_TBL	(0xc8*2)
#define	MX_NSDINVS_TBL_SIZE	3
#define	MX_ENC_ADJLEN_BLK	(0xcc*2)
#define	MX_ENC_ADJLEN_BLK_SIZE	8
#define	MX_MBOX_BLK	(0xd4*2)
#define	MX_MBOX_BLK_SIZE	4
#define	MX_MBOXCMD_IN	(0xcb*2)
#define	MX_PSM_INTS	(0xd8*2)
#define	MX_MUTEX_TURN	(0xd9*2)
#define	MX_MUTEX_PSM	(0xda*2)
#define	MX_MUTEX_PSMX	(0xdb*2)
#define	MX_M2V_MSGCNT	(0xdc*2)
#define	MX_M2V_MSGADDR	(0xdd*2)
#define	MX_V2M_MSGADDR	(0xde*2)
#define	MX_QIST_BLK	(0xe0*2)
#define	MX_QIST_BLK_SIZE	32
#define	MX_BFI2Q_BLK	(0x100*2)
#define	MX_BFI2Q_BLK_SIZE	32
#define	MX_FFQ_FULL	(0xdf*2)
#define	MX_FFQ_BLK	(0x120*2)
#define	MX_FFQ_BLK_SIZE	28
#define	MX_NDPA_SEQNUM	(0x13c*2)
#define	MX_BFI_NXT_IDX	(0x13d*2)
#define	MX_BFI_BLK	(0x13e*2)
#define	MX_BFI_BLK_SIZE	136
#define	MX_MFQ_BLK	(0x1c6*2)
#define	MX_MFQ_BLK_SIZE	80
#define	MX_MVP_ACUSE	(0x216*2)
#define	MX_MVP_ACUSE_SIZE	4
#define	MX_SFB2V_MSG	(0x21a*2)
#define	MX_SFB2V_MSG_SIZE	11
#define	MX_GRPSEL_INFO	(0x225*2)
#define	MX_V2M_BLK	(0x228*2)
#define	MX_V2M_BLK_SIZE	171
#define	MX_MVP_BLK	(0x2d4*2)
#define	MX_MVP_BLK_SIZE	36
#define	MX_CTX_BLKS	(0x2f8*2)
#define	MX_CTX_BLKS_SIZE	1472
#define	MX_TEMP0	(0x226*2)
#define	MX_SHM_END	(0x227*2)
#define	MX_BOM_REV_MAJOR	(MX_PSM_SOFT_REGS+(0x0*2))
#define	MX_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	MX_BOM_REV_MINOR	(MX_PSM_SOFT_REGS+(0x1*2))
#define	MX_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	MX_UCODE_DATE	(MX_PSM_SOFT_REGS+(0x2*2))
#define	MX_UCODE_DATE_OFFSET	(0x2*2)
#define	MX_UCODE_TIME	(MX_PSM_SOFT_REGS+(0x3*2))
#define	MX_UCODE_TIME_OFFSET	(0x3*2)
#define	MX_UDIFFS1	(MX_PSM_SOFT_REGS+(0x4*2))
#define	MX_UDIFFS1_OFFSET	(0x4*2)
#define	MX_UCODE_FEATURES	(MX_PSM_SOFT_REGS+(0x5*2))
#define	MX_UCODE_FEATURES_OFFSET	(0x5*2)
#define	MX_UCODE_DBGST	(MX_PSM_SOFT_REGS+(0x6*2))
#define	MX_UCODE_DBGST_OFFSET	(0x6*2)
#define	MX_WATCHDOG_8TU	(MX_PSM_SOFT_REGS+(0x7*2))
#define	MX_WATCHDOG_8TU_OFFSET	(0x7*2)
#define	MX_MACHW_VER	(MX_PSM_SOFT_REGS+(0x8*2))
#define	MX_MACHW_VER_OFFSET	(0x8*2)
#define	MX_PHYVER	(MX_PSM_SOFT_REGS+(0x9*2))
#define	MX_PHYVER_OFFSET	(0x9*2)
#define	MX_PHYTYPE	(MX_PSM_SOFT_REGS+(0xa*2))
#define	MX_PHYTYPE_OFFSET	(0xa*2)
#define	MX_HOST_FLAGS0	(MX_PSM_SOFT_REGS+(0xb*2))
#define	MX_HOST_FLAGS0_OFFSET	(0xb*2)
#define	MX_HOST_FLAGS1	(MX_PSM_SOFT_REGS+(0xc*2))
#define	MX_HOST_FLAGS1_OFFSET	(0xc*2)
#define	MX_HOST_FLAGS2	(MX_PSM_SOFT_REGS+(0xd*2))
#define	MX_HOST_FLAGS2_OFFSET	(0xd*2)
#define	MX_UCX2R_FLAGS	(MX_PSM_SOFT_REGS+(0xe*2))
#define	MX_UCX2R_FLAGS_OFFSET	(0xe*2)
#define	MX_DIAG_FLAGS	(MX_PSM_SOFT_REGS+(0xf*2))
#define	MX_DIAG_FLAGS_OFFSET	(0xf*2)
#define	MX_BFI_BLK_PTR	(MX_PSM_SOFT_REGS+(0x10*2))
#define	MX_BFI_BLK_PTR_OFFSET	(0x10*2)
#define	MX_MUSND_PER	(MX_PSM_SOFT_REGS+(0x20*2))
#define	MX_MUSND_PER_OFFSET	(0x20*2)
#define	MX_MUSND_SIDX	(MX_PSM_SOFT_REGS+(0x21*2))
#define	MX_MUSND_SIDX_OFFSET	(0x21*2)
#define	MX_SFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x22*2))
#define	MX_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	MX_LFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x23*2))
#define	MX_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	MX_UTRACE_SPTR	(MX_PSM_SOFT_REGS+(0x24*2))
#define	MX_UTRACE_SPTR_OFFSET	(0x24*2)
#define	MX_UTRACE_EPTR	(MX_PSM_SOFT_REGS+(0x25*2))
#define	MX_UTRACE_EPTR_OFFSET	(0x25*2)
#define	MX_UTRACE_TMP	(MX_PSM_SOFT_REGS+(0x26*2))
#define	MX_UTRACE_TMP_OFFSET	(0x26*2)
#define	MX_MACSUSP_CNT	(MX_PSM2HOST_STATS+(0x0*2))
#define	MX_MACSUSP_CNT_OFFSET	(0x0*2)
#define	MX_M2VMSG_CNT	(MX_PSM2HOST_STATS+(0x1*2))
#define	MX_M2VMSG_CNT_OFFSET	(0x1*2)
#define	MX_V2MMSG_CNT	(MX_PSM2HOST_STATS+(0x2*2))
#define	MX_V2MMSG_CNT_OFFSET	(0x2*2)
#define	MX_MBOXOUT_CNT	(MX_PSM2HOST_STATS+(0x3*2))
#define	MX_MBOXOUT_CNT_OFFSET	(0x3*2)
#define	MX_MUSND_CNT	(MX_PSM2HOST_STATS+(0x4*2))
#define	MX_MUSND_CNT_OFFSET	(0x4*2)
#define	MX_MUSNDFAIL_CNT	(MX_PSM2HOST_STATS+(0x5*2))
#define	MX_MUSNDFAIL_CNT_OFFSET	(0x5*2)
#define	MX_SFB2V_CNT	(MX_PSM2HOST_STATS+(0x6*2))
#define	MX_SFB2V_CNT_OFFSET	(0x6*2)
#define	MX_MVP2V_CNT	(MX_PSM2HOST_STATS+(0x7*2))
#define	MX_MVP2V_CNT_OFFSET	(0x7*2)
#define	MX_V2GRP_CNT	(MX_PSM2HOST_STATS+(0x8*2))
#define	MX_V2GRP_CNT_OFFSET	(0x8*2)
#define	MX_V2SU_CNT	(MX_PSM2HOST_STATS+(0x9*2))
#define	MX_V2SU_CNT_OFFSET	(0x9*2)
#define	MX_V2MVP_CNT	(MX_PSM2HOST_STATS+(0xa*2))
#define	MX_V2MVP_CNT_OFFSET	(0xa*2)
#define	MX_V2GRPINV_CNT	(MX_PSM2HOST_STATS+(0xb*2))
#define	MX_V2GRPINV_CNT_OFFSET	(0xb*2)
#define	MX_V2MVPINV_CNT	(MX_PSM2HOST_STATS+(0xc*2))
#define	MX_V2MVPINV_CNT_OFFSET	(0xc*2)
#define	MX_RDTXD_CNT	(MX_PSM2HOST_STATS+(0xd*2))
#define	MX_RDTXD_CNT_OFFSET	(0xd*2)
#define	MX_AQMSUFL_CNT	(MX_PSM2HOST_STATS+(0xe*2))
#define	MX_AQMSUFL_CNT_OFFSET	(0xe*2)
#define	MX_AQMFL_CNT	(MX_PSM2HOST_STATS+(0xf*2))
#define	MX_AQMFL_CNT_OFFSET	(0xf*2)
#define	MX_FFQADD_CNT	(MX_PSM2HOST_STATS+(0x10*2))
#define	MX_FFQADD_CNT_OFFSET	(0x10*2)
#define	MX_FFQDEL_CNT	(MX_PSM2HOST_STATS+(0x11*2))
#define	MX_FFQDEL_CNT_OFFSET	(0x11*2)
#define	MX_MFQADD_CNT	(MX_PSM2HOST_STATS+(0x12*2))
#define	MX_MFQADD_CNT_OFFSET	(0x12*2)
#define	MX_MFQDEL_CNT	(MX_PSM2HOST_STATS+(0x13*2))
#define	MX_MFQDEL_CNT_OFFSET	(0x13*2)
#define	MX_M2SQ0_CNT	(MX_PSM2HOST_STATS+(0x14*2))
#define	MX_M2SQ0_CNT_OFFSET	(0x14*2)
#define	MX_M2SQ1_CNT	(MX_PSM2HOST_STATS+(0x15*2))
#define	MX_M2SQ1_CNT_OFFSET	(0x15*2)
#define	MX_M2SQ2_CNT	(MX_PSM2HOST_STATS+(0x16*2))
#define	MX_M2SQ2_CNT_OFFSET	(0x16*2)
#define	MX_M2SQ3_CNT	(MX_PSM2HOST_STATS+(0x17*2))
#define	MX_M2SQ3_CNT_OFFSET	(0x17*2)
#define	MX_M2SQ4_CNT	(MX_PSM2HOST_STATS+(0x18*2))
#define	MX_M2SQ4_CNT_OFFSET	(0x18*2)
#define	MX_VASIPRST_CNT	(MX_PSM2HOST_STATS+(0x19*2))
#define	MX_VASIPRST_CNT_OFFSET	(0x19*2)
#define	MX_TXDWAR_CNT	(MX_PSM2HOST_STATS+(0x1e*2))
#define	MX_TXDWAR_CNT_OFFSET	(0x1e*2)
#define	MX_MFBR_TBLEND	(MX_MFBR_TBL+(0x3*2))
#define	MX_MFBR_TBLEND_OFFSET	(0x3*2)
#define	MX_FFQ0_BLK	(MX_FFQ_BLK+(0x0*2))
#define	MX_FFQ0_BLK_OFFSET	(0x0*2)
#define	MX_FFQ1_BLK	(MX_FFQ_BLK+(0x7*2))
#define	MX_FFQ1_BLK_OFFSET	(0x7*2)
#define	MX_FFQ2_BLK	(MX_FFQ_BLK+(0xe*2))
#define	MX_FFQ2_BLK_OFFSET	(0xe*2)
#define	MX_FFQ3_BLK	(MX_FFQ_BLK+(0x15*2))
#define	MX_FFQ3_BLK_OFFSET	(0x15*2)
#define	MX_FFQ_END	(MX_FFQ_BLK+(0x1b*2))
#define	MX_FFQ_END_OFFSET	(0x1b*2)
#define	MX_QIST0_BLK	(MX_QIST_BLK+(0x0*2))
#define	MX_QIST0_BLK_OFFSET	(0x0*2)
#define	MX_QIST1_BLK	(MX_QIST_BLK+(0x8*2))
#define	MX_QIST1_BLK_OFFSET	(0x8*2)
#define	MX_QIST2_BLK	(MX_QIST_BLK+(0x10*2))
#define	MX_QIST2_BLK_OFFSET	(0x10*2)
#define	MX_QIST3_BLK	(MX_QIST_BLK+(0x18*2))
#define	MX_QIST3_BLK_OFFSET	(0x18*2)
#define	MX_QIST_END	(MX_QIST_BLK+(0x1f*2))
#define	MX_QIST_END_OFFSET	(0x1f*2)
#define	MX_BFI2Q_END	(MX_BFI2Q_BLK+(0x1f*2))
#define	MX_BFI2Q_END_OFFSET	(0x1f*2)
#define	MX_MFQ0_BLK	(MX_MFQ_BLK+(0x0*2))
#define	MX_MFQ0_BLK_OFFSET	(0x0*2)
#define	MX_MFQ1_BLK	(MX_MFQ_BLK+(0x14*2))
#define	MX_MFQ1_BLK_OFFSET	(0x14*2)
#define	MX_MFQ2_BLK	(MX_MFQ_BLK+(0x28*2))
#define	MX_MFQ2_BLK_OFFSET	(0x28*2)
#define	MX_MFQ3_BLK	(MX_MFQ_BLK+(0x3c*2))
#define	MX_MFQ3_BLK_OFFSET	(0x3c*2)
#define	MX_MFQ_END	(MX_MFQ_BLK+(0x4f*2))
#define	MX_MFQ_END_OFFSET	(0x4f*2)
#define	MX_BFI0_BLK	(MX_BFI_BLK+(0x0*2))
#define	MX_BFI0_BLK_OFFSET	(0x0*2)
#define	MX_BFI1_BLK	(MX_BFI_BLK+(0x10*2))
#define	MX_BFI1_BLK_OFFSET	(0x10*2)
#define	MX_BFI2_BLK	(MX_BFI_BLK+(0x20*2))
#define	MX_BFI2_BLK_OFFSET	(0x20*2)
#define	MX_BFI3_BLK	(MX_BFI_BLK+(0x30*2))
#define	MX_BFI3_BLK_OFFSET	(0x30*2)
#define	MX_BFI4_BLK	(MX_BFI_BLK+(0x40*2))
#define	MX_BFI4_BLK_OFFSET	(0x40*2)
#define	MX_BFI5_BLK	(MX_BFI_BLK+(0x50*2))
#define	MX_BFI5_BLK_OFFSET	(0x50*2)
#define	MX_BFI6_BLK	(MX_BFI_BLK+(0x60*2))
#define	MX_BFI6_BLK_OFFSET	(0x60*2)
#define	MX_BFI7_BLK	(MX_BFI_BLK+(0x70*2))
#define	MX_BFI7_BLK_OFFSET	(0x70*2)
#define	MX_MUBF_BLK	(MX_BFI_BLK+(0x80*2))
#define	MX_MUBF_BLK_OFFSET	(0x80*2)
#define	MX_V2MGRP_MSG	(MX_V2M_BLK+(0x0*2))
#define	MX_V2MGRP_MSG_OFFSET	(0x0*2)
#define	MX_V2MGRP0_BLK	(MX_V2M_BLK+(0x2*2))
#define	MX_V2MGRP0_BLK_OFFSET	(0x2*2)
#define	MX_V2MGRP1_BLK	(MX_V2M_BLK+(0x10*2))
#define	MX_V2MGRP1_BLK_OFFSET	(0x10*2)
#define	MX_V2MGRP2_BLK	(MX_V2M_BLK+(0x1e*2))
#define	MX_V2MGRP2_BLK_OFFSET	(0x1e*2)
#define	MX_V2MGRP3_BLK	(MX_V2M_BLK+(0x2c*2))
#define	MX_V2MGRP3_BLK_OFFSET	(0x2c*2)
#define	MX_V2MGRP4_BLK	(MX_V2M_BLK+(0x3a*2))
#define	MX_V2MGRP4_BLK_OFFSET	(0x3a*2)
#define	MX_V2MGRP5_BLK	(MX_V2M_BLK+(0x48*2))
#define	MX_V2MGRP5_BLK_OFFSET	(0x48*2)
#define	MX_V2MGRP6_BLK	(MX_V2M_BLK+(0x56*2))
#define	MX_V2MGRP6_BLK_OFFSET	(0x56*2)
#define	MX_V2MGRP7_BLK	(MX_V2M_BLK+(0x64*2))
#define	MX_V2MGRP7_BLK_OFFSET	(0x64*2)
#define	MX_V2MSU_MSG	(MX_V2M_BLK+(0x72*2))
#define	MX_V2MSU_MSG_OFFSET	(0x72*2)
#define	MX_V2MSU_BLK	(MX_V2M_BLK+(0x74*2))
#define	MX_V2MSU_BLK_OFFSET	(0x74*2)
#define	MX_MVP0_BLK	(MX_MVP_BLK+(0x0*2))
#define	MX_MVP0_BLK_OFFSET	(0x0*2)
#define	MX_MVP1_BLK	(MX_MVP_BLK+(0x12*2))
#define	MX_MVP1_BLK_OFFSET	(0x12*2)
#define	MX_MVPAC_END	(MX_MVP_ACUSE+(0x3*2))
#define	MX_MVPAC_END_OFFSET	(0x3*2)
#define	MX_AGFVAL0	(MX_AGF_BLK+(0x0*2))
#define	MX_AGFVAL0_OFFSET	(0x0*2)
#define	MX_AGFVAL1	(MX_AGF_BLK+(0x1*2))
#define	MX_AGFVAL1_OFFSET	(0x1*2)
#define	MX_AGFVAL2	(MX_AGF_BLK+(0x2*2))
#define	MX_AGFVAL2_OFFSET	(0x2*2)
#define	MX_AGFVAL3	(MX_AGF_BLK+(0x3*2))
#define	MX_AGFVAL3_OFFSET	(0x3*2)
#define	MX_SDPERVAL0	(MX_AGF_BLK+(0x4*2))
#define	MX_SDPERVAL0_OFFSET	(0x4*2)
#define	MX_SDPERVAL1	(MX_AGF_BLK+(0x5*2))
#define	MX_SDPERVAL1_OFFSET	(0x5*2)
#define	MX_SDPERVAL2	(MX_AGF_BLK+(0x6*2))
#define	MX_SDPERVAL2_OFFSET	(0x6*2)
#define	MX_SDPERVAL3	(MX_AGF_BLK+(0x7*2))
#define	MX_SDPERVAL3_OFFSET	(0x7*2)
#define	MX_CTX0_BLK	(MX_CTX_BLKS+(0x0*2))
#define	MX_CTX0_BLK_OFFSET	(0x0*2)
#define	MX_CTX1_BLK	(MX_CTX_BLKS+(0x68*2))
#define	MX_CTX1_BLK_OFFSET	(0x68*2)
#define	MX_CTX2_BLK	(MX_CTX_BLKS+(0xd0*2))
#define	MX_CTX2_BLK_OFFSET	(0xd0*2)
#define	MX_CTX3_BLK	(MX_CTX_BLKS+(0x138*2))
#define	MX_CTX3_BLK_OFFSET	(0x138*2)
#define	MX_CTX4_BLK	(MX_CTX_BLKS+(0x1a0*2))
#define	MX_CTX4_BLK_OFFSET	(0x1a0*2)
#define	MX_CTX5_BLK	(MX_CTX_BLKS+(0x208*2))
#define	MX_CTX5_BLK_OFFSET	(0x208*2)
#define	MX_CTX6_BLK	(MX_CTX_BLKS+(0x270*2))
#define	MX_CTX6_BLK_OFFSET	(0x270*2)
#define	MX_CTX7_BLK	(MX_CTX_BLKS+(0x2d8*2))
#define	MX_CTX7_BLK_OFFSET	(0x2d8*2)
#define	MX_CTX8_BLK	(MX_CTX_BLKS+(0x340*2))
#define	MX_CTX8_BLK_OFFSET	(0x340*2)
#define	MX_CTX9_BLK	(MX_CTX_BLKS+(0x3a8*2))
#define	MX_CTX9_BLK_OFFSET	(0x3a8*2)
#define	MX_CTX10_BLK	(MX_CTX_BLKS+(0x410*2))
#define	MX_CTX10_BLK_OFFSET	(0x410*2)
#define	MX_CTX11_BLK	(MX_CTX_BLKS+(0x478*2))
#define	MX_CTX11_BLK_OFFSET	(0x478*2)
#define	MX_CTX12_BLK	(MX_CTX_BLKS+(0x4e0*2))
#define	MX_CTX12_BLK_OFFSET	(0x4e0*2)
#define	MX_CTX13_BLK	(MX_CTX_BLKS+(0x548*2))
#define	MX_CTX13_BLK_OFFSET	(0x548*2)
#define	MX_CTX14_BLK	(MX_CTX_BLKS+(0x5b0*2))
#define	MX_CTX14_BLK_OFFSET	(0x5b0*2)
#define	MX_CTX15_BLK	(MX_CTX_BLKS+(0x618*2))
#define	MX_CTX15_BLK_OFFSET	(0x618*2)
#define	MX_CTX16_BLK	(MX_CTX_BLKS+(0x680*2))
#define	MX_CTX16_BLK_OFFSET	(0x680*2)
#define	MX_CTX17_BLK	(MX_CTX_BLKS+(0x6e8*2))
#define	MX_CTX17_BLK_OFFSET	(0x6e8*2)
#define	MX_CTX18_BLK	(MX_CTX_BLKS+(0x750*2))
#define	MX_CTX18_BLK_OFFSET	(0x750*2)
#define	MX_CTX19_BLK	(MX_CTX_BLKS+(0x7b8*2))
#define	MX_CTX19_BLK_OFFSET	(0x7b8*2)
#define	MX_CTX20_BLK	(MX_CTX_BLKS+(0x820*2))
#define	MX_CTX20_BLK_OFFSET	(0x820*2)
#define	MX_CTX21_BLK	(MX_CTX_BLKS+(0x888*2))
#define	MX_CTX21_BLK_OFFSET	(0x888*2)
#define	MX_CTX22_BLK	(MX_CTX_BLKS+(0x8f0*2))
#define	MX_CTX22_BLK_OFFSET	(0x8f0*2)
#define	MX_CTX23_BLK	(MX_CTX_BLKS+(0x958*2))
#define	MX_CTX23_BLK_OFFSET	(0x958*2)
#define	MX_CTX24_BLK	(MX_CTX_BLKS+(0x9c0*2))
#define	MX_CTX24_BLK_OFFSET	(0x9c0*2)
#define	MX_CTX25_BLK	(MX_CTX_BLKS+(0xa28*2))
#define	MX_CTX25_BLK_OFFSET	(0xa28*2)
#define	MX_CTX26_BLK	(MX_CTX_BLKS+(0xa90*2))
#define	MX_CTX26_BLK_OFFSET	(0xa90*2)
#define	MX_CTX27_BLK	(MX_CTX_BLKS+(0xaf8*2))
#define	MX_CTX27_BLK_OFFSET	(0xaf8*2)
#define	MX_CTX28_BLK	(MX_CTX_BLKS+(0xb60*2))
#define	MX_CTX28_BLK_OFFSET	(0xb60*2)
#define	MX_CTX29_BLK	(MX_CTX_BLKS+(0xbc8*2))
#define	MX_CTX29_BLK_OFFSET	(0xbc8*2)
#define	MX_CTX30_BLK	(MX_CTX_BLKS+(0xc30*2))
#define	MX_CTX30_BLK_OFFSET	(0xc30*2)
#define	MX_CTX31_BLK	(MX_CTX_BLKS+(0xc98*2))
#define	MX_CTX31_BLK_OFFSET	(0xc98*2)
#endif /* (D11_REV == 65) */
#if (D11_REV == 66)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x184*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x194*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1c4*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1c7*2)
#define	M_SMPL_COL_CTL	(0x1c8*2)
#define	M_COREMASK_BLK	(0x1ca*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d0*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1da*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1e2*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1e6*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_CF0601_MBSS_BLK	(0x1ea*2)
#define	M_CF0601_MBSS_BLK_SIZE	3
#define	M_TXFRM_PLCP	(0x1ee*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_AMPDU_PER_BLK	(0x1f4*2)
#define	M_AMPDU_PER_BLK_SIZE	4
#define	M_EPA_DELAY	(0x1c9*2)
#define	M_RXFRM_THRSH	(0x1e9*2)
#define	M_BFCFG_BLK	(0x1f8*2)
#define	M_BFCFG_BLK_SIZE	28
#define	M_BFI_BLK	(0x214*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x284*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2a5*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b0*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	624
#define	M_USEQ_PWRUP_BLK	(0x614*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x68c*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x6dc*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x1ed*2)
#define	M_P2P_TXFRM_BSSINDX	(0x2af*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x3a2*2)
#define	M_P2P_SLPTIME_L	(0x3a3*2)
#define	M_P2P_SLPTIME_H	(0x74b*2)
#define	M_P2P_WAKE_ONLYMAC	(0x74c*2)
#define	M_P2P_INTR_IND	(0x74d*2)
#define	M_P2P_BSS_TBTT_BLK	(0x74e*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x752*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x756*2)
#define	M_P2P_NXTOVR_WKTIME	(0x757*2)
#define	M_P2P_RXPERBSS_PTR	(0x758*2)
#define	M_ARM_PSO_BLK	(0x75a*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_OPT_SLEEP_TIME	(0x759*2)
#define	M_OPT_SLEEP_WAKETIME	(0x77d*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0x77e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x790*2)
#define	M_RXFRM_BLK_SIZE	94
#define	M_CRX_BLK	(0x7ee*2)
#define	M_CRX_BLK_SIZE	20
#define	M_TPL_DTIM	(0x802*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0x808*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0x818*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_ANT2x3GPIO_BLK	(0x78e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x806*2)
#define	M_SLOWTIMER_H	(0x807*2)
#define	M_RSP_FRMTYPE	(0x815*2)
#define	M_PRSRETX_CNT	(0x816*2)
#define	M_NOISE_TSTAMP	(0x817*2)
#define	M_TXCRSEND_TSTAMP	(0x823*2)
#define	M_CCA_TSF0	(0x824*2)
#define	M_CCA_TSF1	(0x825*2)
#define	M_GOOD_RXANT	(0x826*2)
#define	M_CUR_RXF_INDEX	(0x827*2)
#define	M_BYTES_LEFT	(0x828*2)
#define	M_MM_XTRADUR	(0x829*2)
#define	M_NXTNOISE_T	(0x82a*2)
#define	M_RFAWARE_TSTMP	(0x82b*2)
#define	M_TSFTMRVALTMP_WD3	(0x82c*2)
#define	M_TSFTMRVALTMP_WD2	(0x82d*2)
#define	M_TSFTMRVALTMP_WD1	(0x82e*2)
#define	M_TSFTMRVALTMP_WD0	(0x82f*2)
#define	M_IDLE_DUR	(0x830*2)
#define	M_IDLE_TMOUT	(0x831*2)
#define	M_CTS_STRT_TIME	(0x832*2)
#define	M_CURR_ANTPAT	(0x833*2)
#define	M_CCA_STATS_BLK	(0x834*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0x848*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0x870*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_TKIP_TSC_TTAK	(0x878*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0x9d6*2)
#define	M_AMT_INFO_BLK_SIZE	256
#define	M_SECKINDXALGO_BLK	(0xad6*2)
#define	M_SECKINDXALGO_BLK_SIZE	260
#define	M_AGG_TOTNUM	(0x86f*2)
#define	M_TXMU_BLK	(0xbda*2)
#define	M_TXMU_BLK_SIZE	33
#define	M_MUBF_BLK	(0xbfc*2)
#define	M_MUBF_BLK_SIZE	9
#define	M_TXERRADDR_BLK	(0xc08*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_MBOXCMD_OUT	(0xbfb*2)
#define	M_MBOXCMD_IN	(0xc05*2)
#define	M_MBOX_BLK	(0xc0c*2)
#define	M_MBOX_BLK_SIZE	4
#define	M_BTCX_PREEMPT_CNT	(0xc06*2)
#define	M_BTCX_PREEMPT_LMT	(0xc07*2)
#define	M_BTCX_DELLWAR	(0xc10*2)
#define	M_BTCX_BLK	(0xc12*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_HWAGG_STATS	(0xcdc*2)
#define	M_HWAGG_STATS_SIZE	85
#define	M_MUAGG_MINDUR	(0xc11*2)
#define	M_MUAGG_NUSRS	(0xcdb*2)
#define	M_MUAGG_DIFFTHRESH	(0xd31*2)
#define	M_MBURST_LASTCNT	(0xd32*2)
#define	M_AMUERR_CNT	(0xd33*2)
#define	M_CCA_FLGS	(0xd34*2)
#define	M_PHY_ANTDIV_REG	(0xd35*2)
#define	M_PHY_ANTDIV_MASK	(0xd36*2)
#define	M_PHY_EXTLNA_OVR	(0xd37*2)
#define	M_EDLO_DEF	(0xd38*2)
#define	M_EDHI_DEF	(0xd39*2)
#define	M_RXGAIN	(0xd3a*2)
#define	M_RADAR_TSTAMP	(0xd3b*2)
#define	M_LPFGAIN	(0xd3c*2)
#define	M_ENC_ADJLEN_BLK	(0xd3e*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xd46*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xd56*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xd8c*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_CN04_BSSID_BLK	(0xd90*2)
#define	M_CN04_BSSID_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xd94*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xd3d*2)
#define	M_SEC_IDLE_DUR	(0xd8f*2)
#define	M_CFRM_RESPBW	(0xd93*2)
#define	M_PWR_UD_BLK	(0xd98*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xda2*2)
#define	M_SLEEP_TIME_L	(0xda3*2)
#define	M_SLEEP_TIME_ML	(0xda4*2)
#define	M_TSF_ACTV_L	(0xda5*2)
#define	M_TSF_ACTV_H	(0xda6*2)
#define	M_LNA_STATE	(0xda7*2)
#define	M_IFS_PRI20	(0xda8*2)
#define	M_CCA_RXBW	(0xda9*2)
#define	M_XMTFIFORDY_FB	(0xdaa*2)
#define	M_BTCX_PRED_RFA_T	(0xdab*2)
#define	M_LASTTX_TSF	(0xdac*2)
#define	M_BTCX_TXCONF_STRT_L	(0xdad*2)
#define	M_BTCX_TXCONF_STRT_H	(0xdae*2)
#define	M_MFGTEST_RXSEQ	(0xdaf*2)
#define	M_RTG_GRT_CNT	(0xdb0*2)
#define	M_RTG_ACK_CNT	(0xdb1*2)
#define	M_TIME_CHECK	(0xdb2*2)
#define	M_PHYSTUCK	(0xdb3*2)
#define	M_AGGLEVEL	(0xdb4*2)
#define	M_RXAMPDU_TA_BLK	(0xdb5*2)
#define	M_RXAMPDU_TA_BLK_SIZE	3
#define	M_BCMCROLL_TSTMP	(0xdb8*2)
#define	M_DIAG_TXERR_BLK	(0xdb9*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_BQCLEAN_CNT	(0xdbc*2)
#define	M_BQCLEAN_DLY	(0xdbd*2)
#define	M_SRVAL_BLK	(0xdbe*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DOT11_DTIMCOUNT_CP	(0xdc0*2)
#define	M_CF0601_NTBTT	(0xdc1*2)
#define	M_CF0601_TXFRM_BSSINDX	(0xdc2*2)
#define	M_DBG_TXPS_CNT	(0xdc3*2)
#define	M_DBG_TXSUSP_CNT	(0xdc4*2)
#define	M_SLEEP_MAX	(0xdc5*2)
#define	M_SHM_END	(0xdc6*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_UNUSED52	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_UNUSED52_OFFSET	(0x34*2)
#define	M_UNUSED53	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_UNUSED53_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_HWACI_STATUS_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x68*2))
#define	M_CTX1_BLK_OFFSET	(0x68*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0xd0*2))
#define	M_CTX2_BLK_OFFSET	(0xd0*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x138*2))
#define	M_CTX3_BLK_OFFSET	(0x138*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x1a0*2))
#define	M_CTX4_BLK_OFFSET	(0x1a0*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x208*2))
#define	M_CTX5_BLK_OFFSET	(0x208*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x48*2))
#define	M_MBURST_HISTO_OFFSET	(0x48*2)
#define	M_MUAGG_HISTO	(M_HWAGG_STATS+(0x50*2))
#define	M_MUAGG_HISTO_OFFSET	(0x50*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x54*2))
#define	M_AGG_STATS_END_OFFSET	(0x54*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TXSTOP_T_BLK	(M_P2P_INTF_BLK+(0x67*2))
#define	M_P2P_TXSTOP_T_BLK_OFFSET	(0x67*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_BLE_SCAN_GRANT_THRESH	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_BLE_SCAN_GRANT_THRESH_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_SECIOUT_FNSEL	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_SECIOUT_FNSEL_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_FS_OFFSET	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_FS_OFFSET_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_AMPDU_RXPER	(M_AMPDU_PER_BLK+(0x0*2))
#define	M_AMPDU_RXPER_OFFSET	(0x0*2)
#define	M_AMPDU_TXPER	(M_AMPDU_PER_BLK+(0x1*2))
#define	M_AMPDU_TXPER_OFFSET	(0x1*2)
#define	M_AMPDU_RXPER_CNT	(M_AMPDU_PER_BLK+(0x2*2))
#define	M_AMPDU_RXPER_CNT_OFFSET	(0x2*2)
#define	M_AMPDU_TXPER_CNT	(M_AMPDU_PER_BLK+(0x3*2))
#define	M_AMPDU_TXPER_CNT_OFFSET	(0x3*2)
#define	M_AFEOVR_PTR	(M_TSSI_0+(0x0*2))
#define	M_AFEOVR_PTR_OFFSET	(0x0*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x4*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x1b*2))
#define	M_BFCFG_END_OFFSET	(0x1b*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI_HTNDP4S	(M_BFI_NDP_RTBL+(0x10*2))
#define	M_BFI_HTNDP4S_OFFSET	(0x10*2)
#define	M_BFI_VHTNDP4S	(M_BFI_NDP_RTBL+(0x14*2))
#define	M_BFI_VHTNDP4S_OFFSET	(0x14*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXMU0_BLK	(M_TXMU_BLK+(0x0*2))
#define	M_TXMU0_BLK_OFFSET	(0x0*2)
#define	M_TXMU1_BLK	(M_TXMU_BLK+(0x8*2))
#define	M_TXMU1_BLK_OFFSET	(0x8*2)
#define	M_TXMU2_BLK	(M_TXMU_BLK+(0x10*2))
#define	M_TXMU2_BLK_OFFSET	(0x10*2)
#define	M_TXMU3_BLK	(M_TXMU_BLK+(0x18*2))
#define	M_TXMU3_BLK_OFFSET	(0x18*2)
#define	M_TXMU4_BLK	(M_TXMU_BLK+(0x20*2))
#define	M_TXMU4_BLK_OFFSET	(0x20*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_WRDCNT_RXF1OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0xf*2))
#define	M_WRDCNT_RXF1OVFL_THRSH_OFFSET	(0xf*2)
#define	M_WRDCNT_RXF0OVFL_THRSH	(M_PSM_SOFT_REGS_EXT+(0x10*2))
#define	M_WRDCNT_RXF0OVFL_THRSH_OFFSET	(0x10*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_RXCORE_STATE	(M_PSM_SOFT_REGS_EXT+(0x1c*2))
#define	M_RXCORE_STATE_OFFSET	(0x1c*2)
#define	M_TPCNNUM_INTG_LOG2	(M_PSM_SOFT_REGS_EXT+(0x1d*2))
#define	M_TPCNNUM_INTG_LOG2_OFFSET	(0x1d*2)
#define	M_TSSI_SENS_LMT1	(M_PSM_SOFT_REGS_EXT+(0x1e*2))
#define	M_TSSI_SENS_LMT1_OFFSET	(0x1e*2)
#define	M_TSSI_SENS_LMT2	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_TSSI_SENS_LMT2_OFFSET	(0x1f*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_FLAGS	(M_TOF_BLK+(0x35*2))
#define	M_TOF_FLAGS_OFFSET	(0x35*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_TXERRADDR0	(M_TXERRADDR_BLK+(0x0*2))
#define	M_TXERRADDR0_OFFSET	(0x0*2)
#define	M_TXERRADDR1	(M_TXERRADDR_BLK+(0x1*2))
#define	M_TXERRADDR1_OFFSET	(0x1*2)
#define	M_TXERRADDR2	(M_TXERRADDR_BLK+(0x2*2))
#define	M_TXERRADDR2_OFFSET	(0x2*2)
#define	M_TXERRADDR3	(M_TXERRADDR_BLK+(0x3*2))
#define	M_TXERRADDR3_OFFSET	(0x3*2)
#define	M_CN04_BSSID_TA0	(M_CN04_BSSID_BLK+(0x0*2))
#define	M_CN04_BSSID_TA0_OFFSET	(0x0*2)
#define	M_CN04_BSSID_TA1	(M_CN04_BSSID_BLK+(0x1*2))
#define	M_CN04_BSSID_TA1_OFFSET	(0x1*2)
#define	M_CN04_BSSID_TA2	(M_CN04_BSSID_BLK+(0x2*2))
#define	M_CN04_BSSID_TA2_OFFSET	(0x2*2)
#define	M_RXAMPDU_TA0	(M_RXAMPDU_TA_BLK+(0x0*2))
#define	M_RXAMPDU_TA0_OFFSET	(0x0*2)
#define	M_RXAMPDU_TA1	(M_RXAMPDU_TA_BLK+(0x1*2))
#define	M_RXAMPDU_TA1_OFFSET	(0x1*2)
#define	M_RXAMPDU_TA2	(M_RXAMPDU_TA_BLK+(0x2*2))
#define	M_RXAMPDU_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_CF0601_DTIM	(M_CF0601_MBSS_BLK+(0x0*2))
#define	M_CF0601_DTIM_OFFSET	(0x0*2)
#define	M_CF0601_BCN_INFO	(M_CF0601_MBSS_BLK+(0x1*2))
#define	M_CF0601_BCN_INFO_OFFSET	(0x1*2)
#define	M_CF0601_RETRY_LMTS	(M_CF0601_MBSS_BLK+(0x2*2))
#define	M_CF0601_RETRY_LMTS_OFFSET	(0x2*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	MX_PSM_SOFT_REGS	(0x0*2)
#define	MX_PSM_SOFT_REGS_SIZE	64
#define	MX_PSM2HOST_STATS	(0x40*2)
#define	MX_PSM2HOST_STATS_SIZE	64
#define	MX_AC_MUTXLMT_BLK	(0x80*2)
#define	MX_AC_MUTXLMT_BLK_SIZE	4
#define	MX_MFBR_TBL	(0x84*2)
#define	MX_MFBR_TBL_SIZE	4
#define	MX_RT_DIRMAP_A	(0x88*2)
#define	MX_RT_DIRMAP_A_SIZE	16
#define	MX_RT_BBRSMAP_A	(0x98*2)
#define	MX_RT_BBRSMAP_A_SIZE	16
#define	MX_AGF_BLK	(0xa8*2)
#define	MX_AGF_BLK_SIZE	8
#define	MX_RATE_TABLE_N	(0xb0*2)
#define	MX_RATE_TABLE_N_SIZE	10
#define	MX_NSD_X4_BLKS	(0xba*2)
#define	MX_NSD_X4_BLKS_SIZE	4
#define	MX_RATEINVS_TBL	(0xbe*2)
#define	MX_RATEINVS_TBL_SIZE	10
#define	MX_NSDINVS_TBL	(0xc8*2)
#define	MX_NSDINVS_TBL_SIZE	3
#define	MX_ENC_ADJLEN_BLK	(0xcc*2)
#define	MX_ENC_ADJLEN_BLK_SIZE	8
#define	MX_MBOX_BLK	(0xd4*2)
#define	MX_MBOX_BLK_SIZE	4
#define	MX_MBOXCMD_IN	(0xcb*2)
#define	MX_PSM_INTS	(0xd8*2)
#define	MX_MUTEX_TURN	(0xd9*2)
#define	MX_MUTEX_PSM	(0xda*2)
#define	MX_MUTEX_PSMX	(0xdb*2)
#define	MX_M2V_MSGCNT	(0xdc*2)
#define	MX_M2V_MSGADDR	(0xdd*2)
#define	MX_V2M_MSGADDR	(0xde*2)
#define	MX_QIST_BLK	(0xe0*2)
#define	MX_QIST_BLK_SIZE	32
#define	MX_BFI2Q_BLK	(0x100*2)
#define	MX_BFI2Q_BLK_SIZE	32
#define	MX_FFQ_FULL	(0xdf*2)
#define	MX_FFQ_BLK	(0x120*2)
#define	MX_FFQ_BLK_SIZE	28
#define	MX_NDPA_SEQNUM	(0x13c*2)
#define	MX_BFI_NXT_IDX	(0x13d*2)
#define	MX_BFI_BLK	(0x13e*2)
#define	MX_BFI_BLK_SIZE	136
#define	MX_MFQ_BLK	(0x1c6*2)
#define	MX_MFQ_BLK_SIZE	80
#define	MX_MVP_ACUSE	(0x216*2)
#define	MX_MVP_ACUSE_SIZE	4
#define	MX_SFB2V_MSG	(0x21a*2)
#define	MX_SFB2V_MSG_SIZE	11
#define	MX_GRPSEL_INFO	(0x225*2)
#define	MX_V2M_BLK	(0x228*2)
#define	MX_V2M_BLK_SIZE	171
#define	MX_MVP_BLK	(0x2d4*2)
#define	MX_MVP_BLK_SIZE	36
#define	MX_CTX_BLKS	(0x2f8*2)
#define	MX_CTX_BLKS_SIZE	1472
#define	MX_TEMP0	(0x226*2)
#define	MX_SHM_END	(0x227*2)
#define	MX_BOM_REV_MAJOR	(MX_PSM_SOFT_REGS+(0x0*2))
#define	MX_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	MX_BOM_REV_MINOR	(MX_PSM_SOFT_REGS+(0x1*2))
#define	MX_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	MX_UCODE_DATE	(MX_PSM_SOFT_REGS+(0x2*2))
#define	MX_UCODE_DATE_OFFSET	(0x2*2)
#define	MX_UCODE_TIME	(MX_PSM_SOFT_REGS+(0x3*2))
#define	MX_UCODE_TIME_OFFSET	(0x3*2)
#define	MX_UDIFFS1	(MX_PSM_SOFT_REGS+(0x4*2))
#define	MX_UDIFFS1_OFFSET	(0x4*2)
#define	MX_UCODE_FEATURES	(MX_PSM_SOFT_REGS+(0x5*2))
#define	MX_UCODE_FEATURES_OFFSET	(0x5*2)
#define	MX_UCODE_DBGST	(MX_PSM_SOFT_REGS+(0x6*2))
#define	MX_UCODE_DBGST_OFFSET	(0x6*2)
#define	MX_WATCHDOG_8TU	(MX_PSM_SOFT_REGS+(0x7*2))
#define	MX_WATCHDOG_8TU_OFFSET	(0x7*2)
#define	MX_MACHW_VER	(MX_PSM_SOFT_REGS+(0x8*2))
#define	MX_MACHW_VER_OFFSET	(0x8*2)
#define	MX_PHYVER	(MX_PSM_SOFT_REGS+(0x9*2))
#define	MX_PHYVER_OFFSET	(0x9*2)
#define	MX_PHYTYPE	(MX_PSM_SOFT_REGS+(0xa*2))
#define	MX_PHYTYPE_OFFSET	(0xa*2)
#define	MX_HOST_FLAGS0	(MX_PSM_SOFT_REGS+(0xb*2))
#define	MX_HOST_FLAGS0_OFFSET	(0xb*2)
#define	MX_HOST_FLAGS1	(MX_PSM_SOFT_REGS+(0xc*2))
#define	MX_HOST_FLAGS1_OFFSET	(0xc*2)
#define	MX_HOST_FLAGS2	(MX_PSM_SOFT_REGS+(0xd*2))
#define	MX_HOST_FLAGS2_OFFSET	(0xd*2)
#define	MX_UCX2R_FLAGS	(MX_PSM_SOFT_REGS+(0xe*2))
#define	MX_UCX2R_FLAGS_OFFSET	(0xe*2)
#define	MX_DIAG_FLAGS	(MX_PSM_SOFT_REGS+(0xf*2))
#define	MX_DIAG_FLAGS_OFFSET	(0xf*2)
#define	MX_BFI_BLK_PTR	(MX_PSM_SOFT_REGS+(0x10*2))
#define	MX_BFI_BLK_PTR_OFFSET	(0x10*2)
#define	MX_MUSND_PER	(MX_PSM_SOFT_REGS+(0x20*2))
#define	MX_MUSND_PER_OFFSET	(0x20*2)
#define	MX_MUSND_SIDX	(MX_PSM_SOFT_REGS+(0x21*2))
#define	MX_MUSND_SIDX_OFFSET	(0x21*2)
#define	MX_SFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x22*2))
#define	MX_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	MX_LFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x23*2))
#define	MX_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	MX_UTRACE_SPTR	(MX_PSM_SOFT_REGS+(0x24*2))
#define	MX_UTRACE_SPTR_OFFSET	(0x24*2)
#define	MX_UTRACE_EPTR	(MX_PSM_SOFT_REGS+(0x25*2))
#define	MX_UTRACE_EPTR_OFFSET	(0x25*2)
#define	MX_UTRACE_TMP	(MX_PSM_SOFT_REGS+(0x26*2))
#define	MX_UTRACE_TMP_OFFSET	(0x26*2)
#define	MX_MACSUSP_CNT	(MX_PSM2HOST_STATS+(0x0*2))
#define	MX_MACSUSP_CNT_OFFSET	(0x0*2)
#define	MX_M2VMSG_CNT	(MX_PSM2HOST_STATS+(0x1*2))
#define	MX_M2VMSG_CNT_OFFSET	(0x1*2)
#define	MX_V2MMSG_CNT	(MX_PSM2HOST_STATS+(0x2*2))
#define	MX_V2MMSG_CNT_OFFSET	(0x2*2)
#define	MX_MBOXOUT_CNT	(MX_PSM2HOST_STATS+(0x3*2))
#define	MX_MBOXOUT_CNT_OFFSET	(0x3*2)
#define	MX_MUSND_CNT	(MX_PSM2HOST_STATS+(0x4*2))
#define	MX_MUSND_CNT_OFFSET	(0x4*2)
#define	MX_MUSNDFAIL_CNT	(MX_PSM2HOST_STATS+(0x5*2))
#define	MX_MUSNDFAIL_CNT_OFFSET	(0x5*2)
#define	MX_SFB2V_CNT	(MX_PSM2HOST_STATS+(0x6*2))
#define	MX_SFB2V_CNT_OFFSET	(0x6*2)
#define	MX_MVP2V_CNT	(MX_PSM2HOST_STATS+(0x7*2))
#define	MX_MVP2V_CNT_OFFSET	(0x7*2)
#define	MX_V2GRP_CNT	(MX_PSM2HOST_STATS+(0x8*2))
#define	MX_V2GRP_CNT_OFFSET	(0x8*2)
#define	MX_V2SU_CNT	(MX_PSM2HOST_STATS+(0x9*2))
#define	MX_V2SU_CNT_OFFSET	(0x9*2)
#define	MX_V2MVP_CNT	(MX_PSM2HOST_STATS+(0xa*2))
#define	MX_V2MVP_CNT_OFFSET	(0xa*2)
#define	MX_V2GRPINV_CNT	(MX_PSM2HOST_STATS+(0xb*2))
#define	MX_V2GRPINV_CNT_OFFSET	(0xb*2)
#define	MX_V2MVPINV_CNT	(MX_PSM2HOST_STATS+(0xc*2))
#define	MX_V2MVPINV_CNT_OFFSET	(0xc*2)
#define	MX_RDTXD_CNT	(MX_PSM2HOST_STATS+(0xd*2))
#define	MX_RDTXD_CNT_OFFSET	(0xd*2)
#define	MX_AQMSUFL_CNT	(MX_PSM2HOST_STATS+(0xe*2))
#define	MX_AQMSUFL_CNT_OFFSET	(0xe*2)
#define	MX_AQMFL_CNT	(MX_PSM2HOST_STATS+(0xf*2))
#define	MX_AQMFL_CNT_OFFSET	(0xf*2)
#define	MX_FFQADD_CNT	(MX_PSM2HOST_STATS+(0x10*2))
#define	MX_FFQADD_CNT_OFFSET	(0x10*2)
#define	MX_FFQDEL_CNT	(MX_PSM2HOST_STATS+(0x11*2))
#define	MX_FFQDEL_CNT_OFFSET	(0x11*2)
#define	MX_MFQADD_CNT	(MX_PSM2HOST_STATS+(0x12*2))
#define	MX_MFQADD_CNT_OFFSET	(0x12*2)
#define	MX_MFQDEL_CNT	(MX_PSM2HOST_STATS+(0x13*2))
#define	MX_MFQDEL_CNT_OFFSET	(0x13*2)
#define	MX_M2SQ0_CNT	(MX_PSM2HOST_STATS+(0x14*2))
#define	MX_M2SQ0_CNT_OFFSET	(0x14*2)
#define	MX_M2SQ1_CNT	(MX_PSM2HOST_STATS+(0x15*2))
#define	MX_M2SQ1_CNT_OFFSET	(0x15*2)
#define	MX_M2SQ2_CNT	(MX_PSM2HOST_STATS+(0x16*2))
#define	MX_M2SQ2_CNT_OFFSET	(0x16*2)
#define	MX_M2SQ3_CNT	(MX_PSM2HOST_STATS+(0x17*2))
#define	MX_M2SQ3_CNT_OFFSET	(0x17*2)
#define	MX_M2SQ4_CNT	(MX_PSM2HOST_STATS+(0x18*2))
#define	MX_M2SQ4_CNT_OFFSET	(0x18*2)
#define	MX_VASIPRST_CNT	(MX_PSM2HOST_STATS+(0x19*2))
#define	MX_VASIPRST_CNT_OFFSET	(0x19*2)
#define	MX_TXDWAR_CNT	(MX_PSM2HOST_STATS+(0x1e*2))
#define	MX_TXDWAR_CNT_OFFSET	(0x1e*2)
#define	MX_MFBR_TBLEND	(MX_MFBR_TBL+(0x3*2))
#define	MX_MFBR_TBLEND_OFFSET	(0x3*2)
#define	MX_FFQ0_BLK	(MX_FFQ_BLK+(0x0*2))
#define	MX_FFQ0_BLK_OFFSET	(0x0*2)
#define	MX_FFQ1_BLK	(MX_FFQ_BLK+(0x7*2))
#define	MX_FFQ1_BLK_OFFSET	(0x7*2)
#define	MX_FFQ2_BLK	(MX_FFQ_BLK+(0xe*2))
#define	MX_FFQ2_BLK_OFFSET	(0xe*2)
#define	MX_FFQ3_BLK	(MX_FFQ_BLK+(0x15*2))
#define	MX_FFQ3_BLK_OFFSET	(0x15*2)
#define	MX_FFQ_END	(MX_FFQ_BLK+(0x1b*2))
#define	MX_FFQ_END_OFFSET	(0x1b*2)
#define	MX_QIST0_BLK	(MX_QIST_BLK+(0x0*2))
#define	MX_QIST0_BLK_OFFSET	(0x0*2)
#define	MX_QIST1_BLK	(MX_QIST_BLK+(0x8*2))
#define	MX_QIST1_BLK_OFFSET	(0x8*2)
#define	MX_QIST2_BLK	(MX_QIST_BLK+(0x10*2))
#define	MX_QIST2_BLK_OFFSET	(0x10*2)
#define	MX_QIST3_BLK	(MX_QIST_BLK+(0x18*2))
#define	MX_QIST3_BLK_OFFSET	(0x18*2)
#define	MX_QIST_END	(MX_QIST_BLK+(0x1f*2))
#define	MX_QIST_END_OFFSET	(0x1f*2)
#define	MX_BFI2Q_END	(MX_BFI2Q_BLK+(0x1f*2))
#define	MX_BFI2Q_END_OFFSET	(0x1f*2)
#define	MX_MFQ0_BLK	(MX_MFQ_BLK+(0x0*2))
#define	MX_MFQ0_BLK_OFFSET	(0x0*2)
#define	MX_MFQ1_BLK	(MX_MFQ_BLK+(0x14*2))
#define	MX_MFQ1_BLK_OFFSET	(0x14*2)
#define	MX_MFQ2_BLK	(MX_MFQ_BLK+(0x28*2))
#define	MX_MFQ2_BLK_OFFSET	(0x28*2)
#define	MX_MFQ3_BLK	(MX_MFQ_BLK+(0x3c*2))
#define	MX_MFQ3_BLK_OFFSET	(0x3c*2)
#define	MX_MFQ_END	(MX_MFQ_BLK+(0x4f*2))
#define	MX_MFQ_END_OFFSET	(0x4f*2)
#define	MX_BFI0_BLK	(MX_BFI_BLK+(0x0*2))
#define	MX_BFI0_BLK_OFFSET	(0x0*2)
#define	MX_BFI1_BLK	(MX_BFI_BLK+(0x10*2))
#define	MX_BFI1_BLK_OFFSET	(0x10*2)
#define	MX_BFI2_BLK	(MX_BFI_BLK+(0x20*2))
#define	MX_BFI2_BLK_OFFSET	(0x20*2)
#define	MX_BFI3_BLK	(MX_BFI_BLK+(0x30*2))
#define	MX_BFI3_BLK_OFFSET	(0x30*2)
#define	MX_BFI4_BLK	(MX_BFI_BLK+(0x40*2))
#define	MX_BFI4_BLK_OFFSET	(0x40*2)
#define	MX_BFI5_BLK	(MX_BFI_BLK+(0x50*2))
#define	MX_BFI5_BLK_OFFSET	(0x50*2)
#define	MX_BFI6_BLK	(MX_BFI_BLK+(0x60*2))
#define	MX_BFI6_BLK_OFFSET	(0x60*2)
#define	MX_BFI7_BLK	(MX_BFI_BLK+(0x70*2))
#define	MX_BFI7_BLK_OFFSET	(0x70*2)
#define	MX_MUBF_BLK	(MX_BFI_BLK+(0x80*2))
#define	MX_MUBF_BLK_OFFSET	(0x80*2)
#define	MX_V2MGRP_MSG	(MX_V2M_BLK+(0x0*2))
#define	MX_V2MGRP_MSG_OFFSET	(0x0*2)
#define	MX_V2MGRP0_BLK	(MX_V2M_BLK+(0x2*2))
#define	MX_V2MGRP0_BLK_OFFSET	(0x2*2)
#define	MX_V2MGRP1_BLK	(MX_V2M_BLK+(0x10*2))
#define	MX_V2MGRP1_BLK_OFFSET	(0x10*2)
#define	MX_V2MGRP2_BLK	(MX_V2M_BLK+(0x1e*2))
#define	MX_V2MGRP2_BLK_OFFSET	(0x1e*2)
#define	MX_V2MGRP3_BLK	(MX_V2M_BLK+(0x2c*2))
#define	MX_V2MGRP3_BLK_OFFSET	(0x2c*2)
#define	MX_V2MGRP4_BLK	(MX_V2M_BLK+(0x3a*2))
#define	MX_V2MGRP4_BLK_OFFSET	(0x3a*2)
#define	MX_V2MGRP5_BLK	(MX_V2M_BLK+(0x48*2))
#define	MX_V2MGRP5_BLK_OFFSET	(0x48*2)
#define	MX_V2MGRP6_BLK	(MX_V2M_BLK+(0x56*2))
#define	MX_V2MGRP6_BLK_OFFSET	(0x56*2)
#define	MX_V2MGRP7_BLK	(MX_V2M_BLK+(0x64*2))
#define	MX_V2MGRP7_BLK_OFFSET	(0x64*2)
#define	MX_V2MSU_MSG	(MX_V2M_BLK+(0x72*2))
#define	MX_V2MSU_MSG_OFFSET	(0x72*2)
#define	MX_V2MSU_BLK	(MX_V2M_BLK+(0x74*2))
#define	MX_V2MSU_BLK_OFFSET	(0x74*2)
#define	MX_MVP0_BLK	(MX_MVP_BLK+(0x0*2))
#define	MX_MVP0_BLK_OFFSET	(0x0*2)
#define	MX_MVP1_BLK	(MX_MVP_BLK+(0x12*2))
#define	MX_MVP1_BLK_OFFSET	(0x12*2)
#define	MX_MVPAC_END	(MX_MVP_ACUSE+(0x3*2))
#define	MX_MVPAC_END_OFFSET	(0x3*2)
#define	MX_AGFVAL0	(MX_AGF_BLK+(0x0*2))
#define	MX_AGFVAL0_OFFSET	(0x0*2)
#define	MX_AGFVAL1	(MX_AGF_BLK+(0x1*2))
#define	MX_AGFVAL1_OFFSET	(0x1*2)
#define	MX_AGFVAL2	(MX_AGF_BLK+(0x2*2))
#define	MX_AGFVAL2_OFFSET	(0x2*2)
#define	MX_AGFVAL3	(MX_AGF_BLK+(0x3*2))
#define	MX_AGFVAL3_OFFSET	(0x3*2)
#define	MX_SDPERVAL0	(MX_AGF_BLK+(0x4*2))
#define	MX_SDPERVAL0_OFFSET	(0x4*2)
#define	MX_SDPERVAL1	(MX_AGF_BLK+(0x5*2))
#define	MX_SDPERVAL1_OFFSET	(0x5*2)
#define	MX_SDPERVAL2	(MX_AGF_BLK+(0x6*2))
#define	MX_SDPERVAL2_OFFSET	(0x6*2)
#define	MX_SDPERVAL3	(MX_AGF_BLK+(0x7*2))
#define	MX_SDPERVAL3_OFFSET	(0x7*2)
#define	MX_CTX0_BLK	(MX_CTX_BLKS+(0x0*2))
#define	MX_CTX0_BLK_OFFSET	(0x0*2)
#define	MX_CTX1_BLK	(MX_CTX_BLKS+(0x68*2))
#define	MX_CTX1_BLK_OFFSET	(0x68*2)
#define	MX_CTX2_BLK	(MX_CTX_BLKS+(0xd0*2))
#define	MX_CTX2_BLK_OFFSET	(0xd0*2)
#define	MX_CTX3_BLK	(MX_CTX_BLKS+(0x138*2))
#define	MX_CTX3_BLK_OFFSET	(0x138*2)
#define	MX_CTX4_BLK	(MX_CTX_BLKS+(0x1a0*2))
#define	MX_CTX4_BLK_OFFSET	(0x1a0*2)
#define	MX_CTX5_BLK	(MX_CTX_BLKS+(0x208*2))
#define	MX_CTX5_BLK_OFFSET	(0x208*2)
#define	MX_CTX6_BLK	(MX_CTX_BLKS+(0x270*2))
#define	MX_CTX6_BLK_OFFSET	(0x270*2)
#define	MX_CTX7_BLK	(MX_CTX_BLKS+(0x2d8*2))
#define	MX_CTX7_BLK_OFFSET	(0x2d8*2)
#define	MX_CTX8_BLK	(MX_CTX_BLKS+(0x340*2))
#define	MX_CTX8_BLK_OFFSET	(0x340*2)
#define	MX_CTX9_BLK	(MX_CTX_BLKS+(0x3a8*2))
#define	MX_CTX9_BLK_OFFSET	(0x3a8*2)
#define	MX_CTX10_BLK	(MX_CTX_BLKS+(0x410*2))
#define	MX_CTX10_BLK_OFFSET	(0x410*2)
#define	MX_CTX11_BLK	(MX_CTX_BLKS+(0x478*2))
#define	MX_CTX11_BLK_OFFSET	(0x478*2)
#define	MX_CTX12_BLK	(MX_CTX_BLKS+(0x4e0*2))
#define	MX_CTX12_BLK_OFFSET	(0x4e0*2)
#define	MX_CTX13_BLK	(MX_CTX_BLKS+(0x548*2))
#define	MX_CTX13_BLK_OFFSET	(0x548*2)
#define	MX_CTX14_BLK	(MX_CTX_BLKS+(0x5b0*2))
#define	MX_CTX14_BLK_OFFSET	(0x5b0*2)
#define	MX_CTX15_BLK	(MX_CTX_BLKS+(0x618*2))
#define	MX_CTX15_BLK_OFFSET	(0x618*2)
#define	MX_CTX16_BLK	(MX_CTX_BLKS+(0x680*2))
#define	MX_CTX16_BLK_OFFSET	(0x680*2)
#define	MX_CTX17_BLK	(MX_CTX_BLKS+(0x6e8*2))
#define	MX_CTX17_BLK_OFFSET	(0x6e8*2)
#define	MX_CTX18_BLK	(MX_CTX_BLKS+(0x750*2))
#define	MX_CTX18_BLK_OFFSET	(0x750*2)
#define	MX_CTX19_BLK	(MX_CTX_BLKS+(0x7b8*2))
#define	MX_CTX19_BLK_OFFSET	(0x7b8*2)
#define	MX_CTX20_BLK	(MX_CTX_BLKS+(0x820*2))
#define	MX_CTX20_BLK_OFFSET	(0x820*2)
#define	MX_CTX21_BLK	(MX_CTX_BLKS+(0x888*2))
#define	MX_CTX21_BLK_OFFSET	(0x888*2)
#define	MX_CTX22_BLK	(MX_CTX_BLKS+(0x8f0*2))
#define	MX_CTX22_BLK_OFFSET	(0x8f0*2)
#define	MX_CTX23_BLK	(MX_CTX_BLKS+(0x958*2))
#define	MX_CTX23_BLK_OFFSET	(0x958*2)
#define	MX_CTX24_BLK	(MX_CTX_BLKS+(0x9c0*2))
#define	MX_CTX24_BLK_OFFSET	(0x9c0*2)
#define	MX_CTX25_BLK	(MX_CTX_BLKS+(0xa28*2))
#define	MX_CTX25_BLK_OFFSET	(0xa28*2)
#define	MX_CTX26_BLK	(MX_CTX_BLKS+(0xa90*2))
#define	MX_CTX26_BLK_OFFSET	(0xa90*2)
#define	MX_CTX27_BLK	(MX_CTX_BLKS+(0xaf8*2))
#define	MX_CTX27_BLK_OFFSET	(0xaf8*2)
#define	MX_CTX28_BLK	(MX_CTX_BLKS+(0xb60*2))
#define	MX_CTX28_BLK_OFFSET	(0xb60*2)
#define	MX_CTX29_BLK	(MX_CTX_BLKS+(0xbc8*2))
#define	MX_CTX29_BLK_OFFSET	(0xbc8*2)
#define	MX_CTX30_BLK	(MX_CTX_BLKS+(0xc30*2))
#define	MX_CTX30_BLK_OFFSET	(0xc30*2)
#define	MX_CTX31_BLK	(MX_CTX_BLKS+(0xc98*2))
#define	MX_CTX31_BLK_OFFSET	(0xc98*2)
#endif /* (D11_REV == 66) */
#if (D11_REV == 80)
#define	M_SSID	(0xb8*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc8*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe8*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf8*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x108*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x118*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x128*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x188*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x18c*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x19c*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1cc*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1cf*2)
#define	M_SMPL_COL_CTL	(0x1d0*2)
#define	M_COREMASK_BLK	(0x1d2*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d8*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1e2*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1ea*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1ee*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1f2*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_EPA_DELAY	(0x1d1*2)
#define	M_RXFRM_THRSH	(0x1f1*2)
#define	M_BFCFG_BLK	(0x1f8*2)
#define	M_BFCFG_BLK_SIZE	28
#define	M_BFI_BLK	(0x214*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x284*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2a5*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b0*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	624
#define	M_CTX_SEC_BLK	(0x82c*2)
#define	M_USEQ_PWRUP_BLK	(0x8a0*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x918*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x968*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x2af*2)
#define	M_P2P_TXFRM_BSSINDX	(0x3a2*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x3a3*2)
#define	M_P2P_SLPTIME_L	(0x9cf*2)
#define	M_P2P_SLPTIME_H	(0x9d0*2)
#define	M_P2P_WAKE_ONLYMAC	(0x9d1*2)
#define	M_P2P_INTR_IND	(0x9d2*2)
#define	M_P2P_BSS_TBTT_BLK	(0x9d4*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x9d8*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x9d3*2)
#define	M_P2P_NXTOVR_WKTIME	(0x9dc*2)
#define	M_P2P_RXPERBSS_PTR	(0x9dd*2)
#define	M_ARM_PSO_BLK	(0x9de*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_AVAILABLE_1	(0xa01*2)
#define	M_AVAILABLE_2	(0xa02*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa04*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0xa14*2)
#define	M_RXFRM_BLK_SIZE	94
#define	M_CRX_BLK	(0xa72*2)
#define	M_CRX_BLK_SIZE	20
#define	M_CRX_CTX_BLK	(0xaa2*2)
#define	M_TPL_DTIM	(0xaa8*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0xaac*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0xabc*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_BACK_BLK	(0xac8*2)
#define	M_PLOAD_OFFSET	(0xb02*2)
#define	M_BCN_TXPCTL_BLK	(0xb0a*2)
#define	M_ANT2x3GPIO_BLK	(0xaba*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0xa03*2)
#define	M_SLOWTIMER_H	(0xaa7*2)
#define	M_RSP_FRMTYPE	(0xab9*2)
#define	M_PRSRETX_CNT	(0xac7*2)
#define	M_NOISE_TSTAMP	(0xb01*2)
#define	M_TXCRSEND_TSTAMP	(0xb0e*2)
#define	M_CCA_TSF0	(0xb0f*2)
#define	M_CCA_TSF1	(0xb10*2)
#define	M_GOOD_RXANT	(0xb11*2)
#define	M_CUR_RXF_INDEX	(0xb12*2)
#define	M_BYTES_LEFT	(0xb13*2)
#define	M_MM_XTRADUR	(0xb14*2)
#define	M_NXTNOISE_T	(0xb15*2)
#define	M_RFAWARE_TSTMP	(0xb16*2)
#define	M_TSFTMRVALTMP_WD3	(0xb17*2)
#define	M_TSFTMRVALTMP_WD2	(0xb18*2)
#define	M_TSFTMRVALTMP_WD1	(0xb19*2)
#define	M_TSFTMRVALTMP_WD0	(0xb1a*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD0	(0xb1b*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD1	(0xb1c*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD2	(0xb1d*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD3	(0xb1e*2)
#define	M_TSF_ADJ_OFFSET_TIMER	(0xb1f*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_L	(0xb20*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_H	(0xb21*2)
#define	M_TSF_ADJ_OFFSET_PER	(0xb22*2)
#define	M_IDLE_DUR	(0xb23*2)
#define	M_IDLE_TMOUT	(0xb24*2)
#define	M_CTS_STRT_TIME	(0xb25*2)
#define	M_CURR_ANTPAT	(0xb26*2)
#define	M_CCA_STATS_BLK	(0xb28*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0xb4a*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0xb72*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_TKIP_TSC_TTAK	(0xb7a*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xbea*2)
#define	M_AMT_INFO_BLK_SIZE	256
#define	M_SECKINDXALGO_BLK	(0xc2a*2)
#define	M_SECKINDXALGO_BLK_SIZE	260
#define	M_AGG_TOTNUM	(0xb27*2)
#define	M_TXMU_BLK	(0xc6e*2)
#define	M_TXMU_BLK_SIZE	33
#define	M_BTCX_PREEMPT_CNT	(0xb71*2)
#define	M_BTCX_PREEMPT_LMT	(0xc8f*2)
#define	M_BTCX_DELLWAR	(0xc90*2)
#define	M_BTCX_BLK	(0xc92*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xc91*2)
#define	M_HWAGG_STATS	(0xd5c*2)
#define	M_HWAGG_STATS_SIZE	85
#define	M_MBURST_LASTCNT	(0xd5b*2)
#define	M_DBG_AMP	(0xde4*2)
#define	M_AMUERR_CNT	(0xde5*2)
#define	M_CCA_FLGS	(0xde6*2)
#define	M_PHY_ANTDIV_REG	(0xde7*2)
#define	M_PHY_ANTDIV_MASK	(0xde8*2)
#define	M_PHY_EXTLNA_OVR	(0xde9*2)
#define	M_EDLO_DEF	(0xdea*2)
#define	M_EDHI_DEF	(0xdeb*2)
#define	M_RXGAIN	(0xdec*2)
#define	M_RADAR_TSTAMP	(0xded*2)
#define	M_LPFGAIN	(0xdee*2)
#define	M_ENC_ADJLEN_BLK	(0xdf0*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xdf8*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xe08*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xe3e*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xe42*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xdef*2)
#define	M_SEC_IDLE_DUR	(0xe3d*2)
#define	M_CFRM_RESPBW	(0xe41*2)
#define	M_PWR_UD_BLK	(0xe46*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xe50*2)
#define	M_SLEEP_TIME_L	(0xe51*2)
#define	M_SLEEP_TIME_ML	(0xe52*2)
#define	M_TSF_ACTV_L	(0xe53*2)
#define	M_TSF_ACTV_H	(0xe54*2)
#define	M_LNA_STATE	(0xe55*2)
#define	M_IFS_PRI20	(0xe56*2)
#define	M_CCA_RXBW	(0xe57*2)
#define	M_XMTFIFORDY_FB	(0xe58*2)
#define	M_RXCORE_STATE	(0xe59*2)
#define	M_BTCX_PRED_RFA_T	(0xe5a*2)
#define	M_LASTTX_TSF	(0xe5b*2)
#define	M_BTCX_TXCONF_STRT_L	(0xe5c*2)
#define	M_BTCX_TXCONF_STRT_H	(0xe5d*2)
#define	M_MFGTEST_RXSEQ	(0xe5e*2)
#define	M_RTG_GRT_CNT	(0xe5f*2)
#define	M_RTG_ACK_CNT	(0xe60*2)
#define	M_RXAMPDU_TA_BLK	(0xe61*2)
#define	M_BCMCROLL_TSTMP	(0xe64*2)
#define	M_DIAG_TXERR_BLK	(0xe65*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xe68*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xe6a*2)
#define	M_DBG_TXSUSP_CNT	(0xe6b*2)
#define	M_RXTRIG_BLK	(0xe6c*2)
#define	M_AID_BLK	(0xe72*2)
#define	M_MCTL_AQMQMAP	(0xe78*2)
#define	M_MCTLAGG_CNT	(0xe79*2)
#define	M_SHM_END	(0xe7a*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_FREE43	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_FREE43_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_PMU_SLOWTMR_L_ADDR	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_PMU_SLOWTMR_L_ADDR_OFFSET	(0x34*2)
#define	M_PMU_SLOWTMR_H_ADDR	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_PMU_SLOWTMR_H_ADDR_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_FREE81	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_FREE81_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_FREE89	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_FREE89_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL_PTR_OFFSET	(0x66*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_RXTRIG_MYAID_CNT	(M_PSM2HOST_STATS+(0x40*2))
#define	M_RXTRIG_MYAID_CNT_OFFSET	(0x40*2)
#define	M_RXTRIG_RAND_CNT	(M_PSM2HOST_STATS+(0x41*2))
#define	M_RXTRIG_RAND_CNT_OFFSET	(0x41*2)
#define	M_GOODFCS_CNT	(M_PSM2HOST_STATS+(0x42*2))
#define	M_GOODFCS_CNT_OFFSET	(0x42*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_STATS_FREE32	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_STATS_FREE32_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x74*2))
#define	M_CTX1_BLK_OFFSET	(0x74*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0xe8*2))
#define	M_CTX2_BLK_OFFSET	(0xe8*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x15c*2))
#define	M_CTX3_BLK_OFFSET	(0x15c*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x1d0*2))
#define	M_CTX4_BLK_OFFSET	(0x1d0*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x244*2))
#define	M_CTX5_BLK_OFFSET	(0x244*2)
#define	M_CTX6_BLK	(M_CTX_BLKS+(0x2b8*2))
#define	M_CTX6_BLK_OFFSET	(0x2b8*2)
#define	M_CTX7_BLK	(M_CTX_BLKS+(0x32c*2))
#define	M_CTX7_BLK_OFFSET	(0x32c*2)
#define	M_CTX8_BLK	(M_CTX_BLKS+(0x3a0*2))
#define	M_CTX8_BLK_OFFSET	(0x3a0*2)
#define	M_CTX9_BLK	(M_CTX_BLKS+(0x414*2))
#define	M_CTX9_BLK_OFFSET	(0x414*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x80*2))
#define	M_MBURST_HISTO_OFFSET	(0x80*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x87*2))
#define	M_AGG_STATS_END_OFFSET	(0x87*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_DBUART_POLL_TIME	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_DBUART_POLL_TIME_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_DBUART_RDATA_L	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_DBUART_RDATA_L_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_FIFODELAY_MAX_L	(M_SSID_EXT_BLK+(0x1b*2))
#define	M_FIFODELAY_MAX_L_OFFSET	(0x1b*2)
#define	M_FIFODELAY_MAX_ML	(M_SSID_EXT_BLK+(0x1c*2))
#define	M_FIFODELAY_MAX_ML_OFFSET	(0x1c*2)
#define	M_FIFOCNT_MAX	(M_SSID_EXT_BLK+(0x1d*2))
#define	M_FIFOCNT_MAX_OFFSET	(0x1d*2)
#define	M_MAX_MEDBUSY	(M_SSID_EXT_BLK+(0x1e*2))
#define	M_MAX_MEDBUSY_OFFSET	(0x1e*2)
#define	M_UCDLY_THRSH	(M_SSID_EXT_BLK+(0x1f*2))
#define	M_UCDLY_THRSH_OFFSET	(0x1f*2)
#define	M_BIG_UCDELAY_CNT	(M_SSID_EXT_BLK+(0x20*2))
#define	M_BIG_UCDELAY_CNT_OFFSET	(0x20*2)
#define	M_CUR_CWDELAY	(M_SSID_EXT_BLK+(0x24*2))
#define	M_CUR_CWDELAY_OFFSET	(0x24*2)
#define	M_CUR_UCDELAY	(M_SSID_EXT_BLK+(0x28*2))
#define	M_CUR_UCDELAY_OFFSET	(0x28*2)
#define	M_UCDELAY_MAX	(M_SSID_EXT_BLK+(0x2c*2))
#define	M_UCDELAY_MAX_OFFSET	(0x2c*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x4*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x1b*2))
#define	M_BFCFG_END_OFFSET	(0x1b*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI_HTNDP4S	(M_BFI_NDP_RTBL+(0x10*2))
#define	M_BFI_HTNDP4S_OFFSET	(0x10*2)
#define	M_BFI_VHTNDP4S	(M_BFI_NDP_RTBL+(0x14*2))
#define	M_BFI_VHTNDP4S_OFFSET	(0x14*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_RXAMPDU_TA0	(M_RXAMPDU_TA_BLK+(0x0*2))
#define	M_RXAMPDU_TA0_OFFSET	(0x0*2)
#define	M_RXAMPDU_TA1	(M_RXAMPDU_TA_BLK+(0x1*2))
#define	M_RXAMPDU_TA1_OFFSET	(0x1*2)
#define	M_RXAMPDU_TA2	(M_RXAMPDU_TA_BLK+(0x2*2))
#define	M_RXAMPDU_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_MTID_AGGID	(0xe7b*2)
#define	M_MTID_LASTREGSEL	(0xe7c*2)
#define	M_MTID_TOTAGG	(0xe7d*2)
#define	M_MTID_REGSELBMP	(0xe7e*2)
#define	M_MTID_AQMREGBMP	(0xe7f*2)
#define	M_RXTRIG_CMNINFO	(M_RXTRIG_BLK+(0x0*2))
#define	M_RXTRIG_CMNINFO_OFFSET	(0x0*2)
#define	M_RXTRIG_USRINFO	(M_RXTRIG_BLK+(0x4*2))
#define	M_RXTRIG_USRINFO_OFFSET	(0x4*2)
#define	M_AID_MYBSS0	(M_AID_BLK+(0x0*2))
#define	M_AID_MYBSS0_OFFSET	(0x0*2)
#define	M_AID_RAND	(M_AID_BLK+(0x4*2))
#define	M_AID_RAND_OFFSET	(0x4*2)
#define	M_AID_PAD	(M_AID_BLK+(0x5*2))
#define	M_AID_PAD_OFFSET	(0x5*2)
#define	M_TRIG_PSDULEN0	(0xe80*2)
#define	M_TRIG_PSDULEN1	(0xe81*2)
#endif /* (D11_REV == 80) */
#if (D11_REV == 81)
#define	M_SSID	(0xb8*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc8*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe8*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf8*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x108*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x118*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x128*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x188*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_MBSSID_BLK	(0x18c*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x19c*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_MYMAC_ADDR	(0x1cc*2)
#define	M_MYMAC_ADDR_SIZE	3
#define	M_SMPL_COL_BMP	(0x1cf*2)
#define	M_SMPL_COL_CTL	(0x1d0*2)
#define	M_COREMASK_BLK	(0x1d2*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_PWRIND_BLKS	(0x1d8*2)
#define	M_PWRIND_BLKS_SIZE	10
#define	M_FCBS_BLK	(0x1e2*2)
#define	M_FCBS_BLK_SIZE	8
#define	M_REPLCNT_BLK	(0x1ea*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_BTCX_IBSS_TSF	(0x1ee*2)
#define	M_BTCX_IBSS_TSF_SIZE	3
#define	M_TXFRM_PLCP	(0x1f2*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_EPA_DELAY	(0x1d1*2)
#define	M_RXFRM_THRSH	(0x1f1*2)
#define	M_BFCFG_BLK	(0x1f8*2)
#define	M_BFCFG_BLK_SIZE	28
#define	M_BFI_BLK	(0x214*2)
#define	M_BFI_BLK_SIZE	112
#define	M_BFI_INTERNAL	(0x284*2)
#define	M_BFI_INTERNAL_SIZE	33
#define	M_RADIO_AFE_BLK	(0x2a5*2)
#define	M_RADIO_AFE_BLK_SIZE	10
#define	M_RATE_TABLE_A	(0x2b0*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x308*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x340*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x35e*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_PRQFIFO	(0x366*2)
#define	M_PRQFIFO_SIZE	60
#define	M_CTX_BLKS	(0x3a4*2)
#define	M_CTX_BLKS_SIZE	624
#define	M_CTX_SEC_BLK	(0x82c*2)
#define	M_USEQ_PWRUP_BLK	(0x8a0*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0x918*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_P2P_INTF_BLK	(0x968*2)
#define	M_P2P_INTF_BLK_SIZE	111
#define	M_P2P_RXFRM_BSSINDX	(0x2af*2)
#define	M_P2P_TXFRM_BSSINDX	(0x3a2*2)
#define	M_P2P_BCN_TXTSF_OFFSET	(0x3a3*2)
#define	M_P2P_SLPTIME_L	(0x9cf*2)
#define	M_P2P_SLPTIME_H	(0x9d0*2)
#define	M_P2P_WAKE_ONLYMAC	(0x9d1*2)
#define	M_P2P_INTR_IND	(0x9d2*2)
#define	M_P2P_BSS_TBTT_BLK	(0x9d4*2)
#define	M_P2P_BSS_TBTT_BLK_SIZE	4
#define	M_P2P_NXT_NOA_OFFSETS	(0x9d8*2)
#define	M_P2P_NXT_NOA_OFFSETS_SIZE	4
#define	M_P2P_GO_NOSLP	(0x9d3*2)
#define	M_P2P_NXTOVR_WKTIME	(0x9dc*2)
#define	M_P2P_RXPERBSS_PTR	(0x9dd*2)
#define	M_ARM_PSO_BLK	(0x9de*2)
#define	M_ARM_PSO_BLK_SIZE	35
#define	M_AVAILABLE_1	(0xa01*2)
#define	M_AVAILABLE_2	(0xa02*2)
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa04*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_RXFRM_BLK	(0xa14*2)
#define	M_RXFRM_BLK_SIZE	94
#define	M_CRX_BLK	(0xa72*2)
#define	M_CRX_BLK_SIZE	20
#define	M_CRX_CTX_BLK	(0xaa2*2)
#define	M_TPL_DTIM	(0xaa8*2)
#define	M_TPL_DTIM_SIZE	4
#define	M_NDPA_BLK	(0xaac*2)
#define	M_NDPA_BLK_SIZE	13
#define	M_CWRTS_BLK	(0xabc*2)
#define	M_CWRTS_BLK_SIZE	11
#define	M_BACK_BLK	(0xac8*2)
#define	M_PLOAD_OFFSET	(0xb02*2)
#define	M_BCN_TXPCTL_BLK	(0xb0a*2)
#define	M_ANT2x3GPIO_BLK	(0xaba*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0xa03*2)
#define	M_SLOWTIMER_H	(0xaa7*2)
#define	M_RSP_FRMTYPE	(0xab9*2)
#define	M_PRSRETX_CNT	(0xac7*2)
#define	M_NOISE_TSTAMP	(0xb01*2)
#define	M_TXCRSEND_TSTAMP	(0xb0e*2)
#define	M_CCA_TSF0	(0xb0f*2)
#define	M_CCA_TSF1	(0xb10*2)
#define	M_GOOD_RXANT	(0xb11*2)
#define	M_CUR_RXF_INDEX	(0xb12*2)
#define	M_BYTES_LEFT	(0xb13*2)
#define	M_MM_XTRADUR	(0xb14*2)
#define	M_NXTNOISE_T	(0xb15*2)
#define	M_RFAWARE_TSTMP	(0xb16*2)
#define	M_TSFTMRVALTMP_WD3	(0xb17*2)
#define	M_TSFTMRVALTMP_WD2	(0xb18*2)
#define	M_TSFTMRVALTMP_WD1	(0xb19*2)
#define	M_TSFTMRVALTMP_WD0	(0xb1a*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD0	(0xb1b*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD1	(0xb1c*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD2	(0xb1d*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD3	(0xb1e*2)
#define	M_TSF_ADJ_OFFSET_TIMER	(0xb1f*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_L	(0xb20*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_H	(0xb21*2)
#define	M_TSF_ADJ_OFFSET_PER	(0xb22*2)
#define	M_IDLE_DUR	(0xb23*2)
#define	M_IDLE_TMOUT	(0xb24*2)
#define	M_CTS_STRT_TIME	(0xb25*2)
#define	M_CURR_ANTPAT	(0xb26*2)
#define	M_CCA_STATS_BLK	(0xb28*2)
#define	M_CCA_STATS_BLK_SIZE	20
#define	M_PSM2HOST_STATS_EXT	(0xb4a*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	39
#define	M_TKIP_WEPSEED	(0xb72*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_TKIP_TSC_TTAK	(0xb7a*2)
#define	M_TKIP_TSC_TTAK_SIZE	350
#define	M_AMT_INFO_BLK	(0xbea*2)
#define	M_AMT_INFO_BLK_SIZE	256
#define	M_SECKINDXALGO_BLK	(0xc2a*2)
#define	M_SECKINDXALGO_BLK_SIZE	260
#define	M_AGG_TOTNUM	(0xb27*2)
#define	M_TXMU_BLK	(0xc6e*2)
#define	M_TXMU_BLK_SIZE	33
#define	M_BTCX_PREEMPT_CNT	(0xb71*2)
#define	M_BTCX_PREEMPT_LMT	(0xc8f*2)
#define	M_BTCX_DELLWAR	(0xc90*2)
#define	M_BTCX_BLK	(0xc92*2)
#define	M_BTCX_BLK_SIZE	201
#define	M_MPDUNUM_LEFT	(0xc91*2)
#define	M_HWAGG_STATS	(0xd5c*2)
#define	M_HWAGG_STATS_SIZE	85
#define	M_MBURST_LASTCNT	(0xd5b*2)
#define	M_DBG_AMP	(0xde4*2)
#define	M_AMUERR_CNT	(0xde5*2)
#define	M_CCA_FLGS	(0xde6*2)
#define	M_PHY_ANTDIV_REG	(0xde7*2)
#define	M_PHY_ANTDIV_MASK	(0xde8*2)
#define	M_PHY_EXTLNA_OVR	(0xde9*2)
#define	M_EDLO_DEF	(0xdea*2)
#define	M_EDHI_DEF	(0xdeb*2)
#define	M_RXGAIN	(0xdec*2)
#define	M_RADAR_TSTAMP	(0xded*2)
#define	M_LPFGAIN	(0xdee*2)
#define	M_ENC_ADJLEN_BLK	(0xdf0*2)
#define	M_ENC_ADJLEN_BLK_SIZE	8
#define	M_DEBUG_BLK	(0xdf8*2)
#define	M_DEBUG_BLK_SIZE	16
#define	M_TOF_BLK	(0xe08*2)
#define	M_TOF_BLK_SIZE	54
#define	M_BCNTRIM_BLK	(0xe3e*2)
#define	M_BCNTRIM_BLK_SIZE	3
#define	M_SAVERESTORE_4335_BLK	(0xe42*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_PREV_SCRS_PIFS_TIME	(0xdef*2)
#define	M_SEC_IDLE_DUR	(0xe3d*2)
#define	M_CFRM_RESPBW	(0xe41*2)
#define	M_PWR_UD_BLK	(0xe46*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_IVLOC	(0xe50*2)
#define	M_SLEEP_TIME_L	(0xe51*2)
#define	M_SLEEP_TIME_ML	(0xe52*2)
#define	M_TSF_ACTV_L	(0xe53*2)
#define	M_TSF_ACTV_H	(0xe54*2)
#define	M_LNA_STATE	(0xe55*2)
#define	M_IFS_PRI20	(0xe56*2)
#define	M_CCA_RXBW	(0xe57*2)
#define	M_XMTFIFORDY_FB	(0xe58*2)
#define	M_RXCORE_STATE	(0xe59*2)
#define	M_BTCX_PRED_RFA_T	(0xe5a*2)
#define	M_LASTTX_TSF	(0xe5b*2)
#define	M_BTCX_TXCONF_STRT_L	(0xe5c*2)
#define	M_BTCX_TXCONF_STRT_H	(0xe5d*2)
#define	M_MFGTEST_RXSEQ	(0xe5e*2)
#define	M_RTG_GRT_CNT	(0xe5f*2)
#define	M_RTG_ACK_CNT	(0xe60*2)
#define	M_RXAMPDU_TA_BLK	(0xe61*2)
#define	M_BCMCROLL_TSTMP	(0xe64*2)
#define	M_DIAG_TXERR_BLK	(0xe65*2)
#define	M_DIAG_TXERR_BLK_SIZE	3
#define	M_SRVAL_BLK	(0xe68*2)
#define	M_SRVAL_BLK_SIZE	2
#define	M_DBG_TXPS_CNT	(0xe6a*2)
#define	M_DBG_TXSUSP_CNT	(0xe6b*2)
#define	M_RXTRIG_BLK	(0xe6c*2)
#define	M_AID_BLK	(0xe72*2)
#define	M_MCTL_AQMQMAP	(0xe78*2)
#define	M_MCTLAGG_CNT	(0xe79*2)
#define	M_SHM_END	(0xe7a*2)
#define	M_TXDC_BYTESZ	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_TXDC_BYTESZ_OFFSET	(0x11*2)
#define	M_PAPDOFF_MCS	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_PAPDOFF_MCS_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x17*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_SECKINDX_PTR_OFFSET	(0x18*2)
#define	M_BCNRX_COREMASK	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_BCNRX_COREMASK_OFFSET	(0x19*2)
#define	M_TKIP_TTAK_PTR	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_TKIP_TTAK_PTR_OFFSET	(0x1a*2)
#define	M_CCASTATS_PTR	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_CCASTATS_PTR_OFFSET	(0x1b*2)
#define	M_PSM2HOST_EXT_PTR	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PSM2HOST_EXT_PTR_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_BSZ_OFFSET	(0x1d*2)
#define	M_UCODE_SWCAP	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_UCODE_SWCAP_OFFSET	(0x1f*2)
#define	M_PRS_TPLBLK_BSZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_BSZ_OFFSET	(0x21*2)
#define	M_BCMCROLL_TMOUT	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_BCMCROLL_TMOUT_OFFSET	(0x27*2)
#define	M_WLCX_BLK_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_WLCX_BLK_PTR_OFFSET	(0x2a*2)
#define	M_FREE43	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_FREE43_OFFSET	(0x2b*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_DIAG_FLAGS	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_DIAG_FLAGS_OFFSET	(0x32*2)
#define	M_PMU_SLOWTMR_L_ADDR	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_PMU_SLOWTMR_L_ADDR_OFFSET	(0x34*2)
#define	M_PMU_SLOWTMR_H_ADDR	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_PMU_SLOWTMR_H_ADDR_OFFSET	(0x35*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_UTRACE_SPTR	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_UTRACE_SPTR_OFFSET	(0x38*2)
#define	M_UTRACE_EPTR	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_UTRACE_EPTR_OFFSET	(0x39*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_AMP_STATS_PTR	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_AMP_STATS_PTR_OFFSET	(0x3d*2)
#define	M_TXFL_BMAP	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_TXFL_BMAP_OFFSET	(0x3f*2)
#define	M_NOISE_TMOUT	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_NOISE_TMOUT_OFFSET	(0x44*2)
#define	M_TOF_BLK_PTR	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_TOF_BLK_PTR_OFFSET	(0x45*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x47*2)
#define	M_DEBUGBLK_PTR	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_DEBUGBLK_PTR_OFFSET	(0x48*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_ARM_PSO_BLK_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_ARM_PSO_BLK_PTR_OFFSET	(0x4f*2)
#define	M_FREE81	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_FREE81_OFFSET	(0x51*2)
#define	M_TXDUTY_RATIOX16_CCK	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_TXDUTY_RATIOX16_CCK_OFFSET	(0x52*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x53*2)
#define	M_ACPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_ACPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BFCFG_PTR	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BFCFG_PTR_OFFSET	(0x58*2)
#define	M_FREE89	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_FREE89_OFFSET	(0x59*2)
#define	M_TXDUTY_RATIOX16_OFDM	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXDUTY_RATIOX16_OFDM_OFFSET	(0x5a*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_SWDIV_BLK_PTR	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_SWDIV_BLK_PTR_OFFSET	(0x63*2)
#define	M_TIMBC_OFFSET	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_TIMBC_OFFSET_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL_PTR_OFFSET	(0x66*2)
#define	M_RTG_SIZE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_RTG_SIZE_OFFSET	(0x69*2)
#define	M_DUTY_STRTRATE	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_DUTY_STRTRATE_OFFSET	(0x6b*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_PWRIND_MAP4	(M_PWRIND_BLKS+(0x4*2))
#define	M_PWRIND_MAP4_OFFSET	(0x4*2)
#define	M_PWRIND_MAP5	(M_PWRIND_BLKS+(0x5*2))
#define	M_PWRIND_MAP5_OFFSET	(0x5*2)
#define	M_PWRIND_MAP6	(M_PWRIND_BLKS+(0x6*2))
#define	M_PWRIND_MAP6_OFFSET	(0x6*2)
#define	M_PWRIND_MAP7	(M_PWRIND_BLKS+(0x7*2))
#define	M_PWRIND_MAP7_OFFSET	(0x7*2)
#define	M_PWRIND_MAP8	(M_PWRIND_BLKS+(0x8*2))
#define	M_PWRIND_MAP8_OFFSET	(0x8*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_RXTRIG_MYAID_CNT	(M_PSM2HOST_STATS+(0x40*2))
#define	M_RXTRIG_MYAID_CNT_OFFSET	(0x40*2)
#define	M_RXTRIG_RAND_CNT	(M_PSM2HOST_STATS+(0x41*2))
#define	M_RXTRIG_RAND_CNT_OFFSET	(0x41*2)
#define	M_GOODFCS_CNT	(M_PSM2HOST_STATS+(0x42*2))
#define	M_GOODFCS_CNT_OFFSET	(0x42*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_RX20S_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_RX20S_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xc*2)
#define	M_BTCX_RFACT_CTR_L	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BTCX_RFACT_CTR_L_OFFSET	(0xd*2)
#define	M_BTCX_RFACT_CTR_H	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_BTCX_RFACT_CTR_H_OFFSET	(0xe*2)
#define	M_BTCX_TXCONF_CTR_L	(M_PSM2HOST_STATS_EXT+(0xf*2))
#define	M_BTCX_TXCONF_CTR_L_OFFSET	(0xf*2)
#define	M_BTCX_TXCONF_CTR_H	(M_PSM2HOST_STATS_EXT+(0x10*2))
#define	M_BTCX_TXCONF_CTR_H_OFFSET	(0x10*2)
#define	M_BTCX_TXCONF_DURN_L	(M_PSM2HOST_STATS_EXT+(0x11*2))
#define	M_BTCX_TXCONF_DURN_L_OFFSET	(0x11*2)
#define	M_BTCX_TXCONF_DURN_H	(M_PSM2HOST_STATS_EXT+(0x12*2))
#define	M_BTCX_TXCONF_DURN_H_OFFSET	(0x12*2)
#define	M_SECRSSI0	(M_PSM2HOST_STATS_EXT+(0x13*2))
#define	M_SECRSSI0_OFFSET	(0x13*2)
#define	M_SECRSSI1	(M_PSM2HOST_STATS_EXT+(0x14*2))
#define	M_SECRSSI1_OFFSET	(0x14*2)
#define	M_SECRSSI2	(M_PSM2HOST_STATS_EXT+(0x15*2))
#define	M_SECRSSI2_OFFSET	(0x15*2)
#define	M_CCA_RXPRI_LO	(M_PSM2HOST_STATS_EXT+(0x16*2))
#define	M_CCA_RXPRI_LO_OFFSET	(0x16*2)
#define	M_CCA_RXPRI_HI	(M_PSM2HOST_STATS_EXT+(0x17*2))
#define	M_CCA_RXPRI_HI_OFFSET	(0x17*2)
#define	M_CCA_RXSEC20_LO	(M_PSM2HOST_STATS_EXT+(0x18*2))
#define	M_CCA_RXSEC20_LO_OFFSET	(0x18*2)
#define	M_CCA_RXSEC20_HI	(M_PSM2HOST_STATS_EXT+(0x19*2))
#define	M_CCA_RXSEC20_HI_OFFSET	(0x19*2)
#define	M_CCA_RXSEC40_LO	(M_PSM2HOST_STATS_EXT+(0x1a*2))
#define	M_CCA_RXSEC40_LO_OFFSET	(0x1a*2)
#define	M_CCA_RXSEC40_HI	(M_PSM2HOST_STATS_EXT+(0x1b*2))
#define	M_CCA_RXSEC40_HI_OFFSET	(0x1b*2)
#define	M_CCA_RXSEC80_LO	(M_PSM2HOST_STATS_EXT+(0x1c*2))
#define	M_CCA_RXSEC80_LO_OFFSET	(0x1c*2)
#define	M_CCA_RXSEC80_HI	(M_PSM2HOST_STATS_EXT+(0x1d*2))
#define	M_CCA_RXSEC80_HI_OFFSET	(0x1d*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0x1e*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0x1e*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0x1f*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0x1f*2)
#define	M_STATS_FREE32	(M_PSM2HOST_STATS_EXT+(0x20*2))
#define	M_STATS_FREE32_OFFSET	(0x20*2)
#define	M_TXBFPOLL_CNT	(M_PSM2HOST_STATS_EXT+(0x21*2))
#define	M_TXBFPOLL_CNT_OFFSET	(0x21*2)
#define	M_RXBFPOLLUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x22*2))
#define	M_RXBFPOLLUCAST_CNT_OFFSET	(0x22*2)
#define	M_RXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x23*2))
#define	M_RXGAININFO_ANT0_OFFSET	(0x23*2)
#define	M_RXAUXGAININFO_ANT0	(M_PSM2HOST_STATS_EXT+(0x24*2))
#define	M_RXAUXGAININFO_ANT0_OFFSET	(0x24*2)
#define	M_MACSUSP_CNT	(M_PSM2HOST_STATS_EXT+(0x25*2))
#define	M_MACSUSP_CNT_OFFSET	(0x25*2)
#define	M_RXNDPAMCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x26*2))
#define	M_RXNDPAMCAST_CNT_OFFSET	(0x26*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_CTX0_BLK	(M_CTX_BLKS+(0x0*2))
#define	M_CTX0_BLK_OFFSET	(0x0*2)
#define	M_CTX1_BLK	(M_CTX_BLKS+(0x74*2))
#define	M_CTX1_BLK_OFFSET	(0x74*2)
#define	M_CTX2_BLK	(M_CTX_BLKS+(0xe8*2))
#define	M_CTX2_BLK_OFFSET	(0xe8*2)
#define	M_CTX3_BLK	(M_CTX_BLKS+(0x15c*2))
#define	M_CTX3_BLK_OFFSET	(0x15c*2)
#define	M_CTX4_BLK	(M_CTX_BLKS+(0x1d0*2))
#define	M_CTX4_BLK_OFFSET	(0x1d0*2)
#define	M_CTX5_BLK	(M_CTX_BLKS+(0x244*2))
#define	M_CTX5_BLK_OFFSET	(0x244*2)
#define	M_CTX6_BLK	(M_CTX_BLKS+(0x2b8*2))
#define	M_CTX6_BLK_OFFSET	(0x2b8*2)
#define	M_CTX7_BLK	(M_CTX_BLKS+(0x32c*2))
#define	M_CTX7_BLK_OFFSET	(0x32c*2)
#define	M_CTX8_BLK	(M_CTX_BLKS+(0x3a0*2))
#define	M_CTX8_BLK_OFFSET	(0x3a0*2)
#define	M_CTX9_BLK	(M_CTX_BLKS+(0x414*2))
#define	M_CTX9_BLK_OFFSET	(0x414*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_BMCLPB_BQID	(M_RXFRM_BLK+(0x4*2))
#define	M_BMCLPB_BQID_OFFSET	(0x4*2)
#define	M_BMCLPB_BLK	(M_RXFRM_BLK+(0x5*2))
#define	M_BMCLPB_BLK_OFFSET	(0x5*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFCTRLOVR_0	(M_EDCF_BLKS+(0x50*2))
#define	M_RFCTRLOVR_0_OFFSET	(0x50*2)
#define	M_LNA_ROUT_0	(M_EDCF_BLKS+(0x51*2))
#define	M_LNA_ROUT_0_OFFSET	(0x51*2)
#define	M_LNA_ROUT	(M_EDCF_BLKS+(0x52*2))
#define	M_LNA_ROUT_OFFSET	(0x52*2)
#define	M_RXGAINOVR_0	(M_EDCF_BLKS+(0x53*2))
#define	M_RXGAINOVR_0_OFFSET	(0x53*2)
#define	M_RXLPFOVR_0	(M_EDCF_BLKS+(0x56*2))
#define	M_RXLPFOVR_0_OFFSET	(0x56*2)
#define	M_RXGAINOVR2_ADDR	(M_EDCF_BLKS+(0x57*2))
#define	M_RXGAINOVR2_ADDR_OFFSET	(0x57*2)
#define	M_RXGAINOVR2_VAL	(M_EDCF_BLKS+(0x58*2))
#define	M_RXGAINOVR2_VAL_OFFSET	(0x58*2)
#define	M_RXGAIN_HI	(M_EDCF_BLKS+(0x59*2))
#define	M_RXGAIN_HI_OFFSET	(0x59*2)
#define	M_RXGAIN_LO	(M_EDCF_BLKS+(0x5a*2))
#define	M_RXGAIN_LO_OFFSET	(0x5a*2)
#define	M_LPFGAIN_HI	(M_EDCF_BLKS+(0x5b*2))
#define	M_LPFGAIN_HI_OFFSET	(0x5b*2)
#define	M_LPFGAIN_LO	(M_EDCF_BLKS+(0x5c*2))
#define	M_LPFGAIN_LO_OFFSET	(0x5c*2)
#define	M_RFCTRLOVR_VAL	(M_EDCF_BLKS+(0x5d*2))
#define	M_RFCTRLOVR_VAL_OFFSET	(0x5d*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_MBS_SSID_0	(M_SSID+(0x0*2))
#define	M_MBS_SSID_0_OFFSET	(0x0*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0xa*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0xa*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_AGGMPDU_HISTO	(M_HWAGG_STATS+(0x0*2))
#define	M_AGGMPDU_HISTO_OFFSET	(0x0*2)
#define	M_AGGSTOP_HISTO	(M_HWAGG_STATS+(0x40*2))
#define	M_AGGSTOP_HISTO_OFFSET	(0x40*2)
#define	M_MBURST_HISTO	(M_HWAGG_STATS+(0x80*2))
#define	M_MBURST_HISTO_OFFSET	(0x80*2)
#define	M_AGG_STATS_END	(M_HWAGG_STATS+(0x87*2))
#define	M_AGG_STATS_END_OFFSET	(0x87*2)
#define	M_CCA_TXDUR_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_TXDUR_L_OFFSET	(0x0*2)
#define	M_CCA_TXDUR_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_TXDUR_H_OFFSET	(0x1*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_INBSS_L_OFFSET	(0x2*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_INBSS_H_OFFSET	(0x3*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_OBSS_L_OFFSET	(0x4*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_OBSS_H_OFFSET	(0x5*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x6*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x7*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x8*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x8*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x9*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x9*2)
#define	M_MAC_SLPDUR_L	(M_CCA_STATS_BLK+(0xa*2))
#define	M_MAC_SLPDUR_L_OFFSET	(0xa*2)
#define	M_MAC_SLPDUR_H	(M_CCA_STATS_BLK+(0xb*2))
#define	M_MAC_SLPDUR_H_OFFSET	(0xb*2)
#define	M_CCA_TXOP_L	(M_CCA_STATS_BLK+(0xc*2))
#define	M_CCA_TXOP_L_OFFSET	(0xc*2)
#define	M_CCA_TXOP_H	(M_CCA_STATS_BLK+(0xd*2))
#define	M_CCA_TXOP_H_OFFSET	(0xd*2)
#define	M_CCA_GDTXDUR_L	(M_CCA_STATS_BLK+(0xe*2))
#define	M_CCA_GDTXDUR_L_OFFSET	(0xe*2)
#define	M_CCA_GDTXDUR_H	(M_CCA_STATS_BLK+(0xf*2))
#define	M_CCA_GDTXDUR_H_OFFSET	(0xf*2)
#define	M_CCA_BDTXDUR_L	(M_CCA_STATS_BLK+(0x10*2))
#define	M_CCA_BDTXDUR_L_OFFSET	(0x10*2)
#define	M_CCA_BDTXDUR_H	(M_CCA_STATS_BLK+(0x11*2))
#define	M_CCA_BDTXDUR_H_OFFSET	(0x11*2)
#define	M_CCA_SUSP_L	(M_CCA_STATS_BLK+(0x12*2))
#define	M_CCA_SUSP_L_OFFSET	(0x12*2)
#define	M_CCA_SUSP_H	(M_CCA_STATS_BLK+(0x13*2))
#define	M_CCA_SUSP_H_OFFSET	(0x13*2)
#define	M_P2P_INTR_BLK	(M_P2P_INTF_BLK+(0x0*2))
#define	M_P2P_INTR_BLK_OFFSET	(0x0*2)
#define	M_P2P_HPS	(M_P2P_INTF_BLK+(0x10*2))
#define	M_P2P_HPS_OFFSET	(0x10*2)
#define	M_P2P_RSVD_BLK	(M_P2P_INTF_BLK+(0x11*2))
#define	M_P2P_RSVD_BLK_OFFSET	(0x11*2)
#define	M_P2P_PERBSS_BLK	(M_P2P_INTF_BLK+(0x1d*2))
#define	M_P2P_PERBSS_BLK_OFFSET	(0x1d*2)
#define	M_P2P_TSF_OFFSET_BLK	(M_P2P_INTF_BLK+(0x4d*2))
#define	M_P2P_TSF_OFFSET_BLK_OFFSET	(0x4d*2)
#define	M_P2P_GO_CHANNEL	(M_P2P_INTF_BLK+(0x5d*2))
#define	M_P2P_GO_CHANNEL_OFFSET	(0x5d*2)
#define	M_P2P_GO_IND_BMP	(M_P2P_INTF_BLK+(0x5e*2))
#define	M_P2P_GO_IND_BMP_OFFSET	(0x5e*2)
#define	M_P2P_PRETBTT_BLK	(M_P2P_INTF_BLK+(0x5f*2))
#define	M_P2P_PRETBTT_BLK_OFFSET	(0x5f*2)
#define	M_P2P_TSF_DRIFT_BLK	(M_P2P_INTF_BLK+(0x63*2))
#define	M_P2P_TSF_DRIFT_BLK_OFFSET	(0x63*2)
#define	M_P2P_TSF_DRIFT_WD0	(M_P2P_TSF_DRIFT_BLK+(0x0*2))
#define	M_P2P_TSF_DRIFT_WD0_OFFSET	(0x0*2)
#define	M_P2P_TSF_DRIFT_WD1	(M_P2P_TSF_DRIFT_BLK+(0x1*2))
#define	M_P2P_TSF_DRIFT_WD1_OFFSET	(0x1*2)
#define	M_P2P_TSF_DRIFT_WD2	(M_P2P_TSF_DRIFT_BLK+(0x2*2))
#define	M_P2P_TSF_DRIFT_WD2_OFFSET	(0x2*2)
#define	M_P2P_TSF_DRIFT_WD3	(M_P2P_TSF_DRIFT_BLK+(0x3*2))
#define	M_P2P_TSF_DRIFT_WD3_OFFSET	(0x3*2)
#define	M_PSO_ENBL_FLGS	(M_ARM_PSO_BLK+(0x0*2))
#define	M_PSO_ENBL_FLGS_OFFSET	(0x0*2)
#define	M_DEFER_RXCNT	(M_ARM_PSO_BLK+(0x1*2))
#define	M_DEFER_RXCNT_OFFSET	(0x1*2)
#define	M_RXF0_SUPR_PTRS	(M_ARM_PSO_BLK+(0x2*2))
#define	M_RXF0_SUPR_PTRS_OFFSET	(0x2*2)
#define	M_TXS_FIFO_RPTR	(M_ARM_PSO_BLK+(0x4*2))
#define	M_TXS_FIFO_RPTR_OFFSET	(0x4*2)
#define	M_TXS_FIFO_WPTR	(M_ARM_PSO_BLK+(0x5*2))
#define	M_TXS_FIFO_WPTR_OFFSET	(0x5*2)
#define	M_TXS_FIFO_BLK	(M_ARM_PSO_BLK+(0x6*2))
#define	M_TXS_FIFO_BLK_OFFSET	(0x6*2)
#define	M_TXS_FIFO_BLK_END	(M_TXS_FIFO_BLK+(0x19*2))
#define	M_TXS_FIFO_BLK_END_OFFSET	(0x19*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_BSZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_BSZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SCO	(M_BTCX_BLK+(0x0*2))
#define	M_BTCX_MIN_PROT_SCO_OFFSET	(0x0*2)
#define	M_BTCX_MIN_PROT	(M_BTCX_BLK+(0x1*2))
#define	M_BTCX_MIN_PROT_OFFSET	(0x1*2)
#define	M_BTCX_BT_DUR	(M_BTCX_BLK+(0x2*2))
#define	M_BTCX_BT_DUR_OFFSET	(0x2*2)
#define	M_BTCX_ANT_DLY	(M_BTCX_BLK+(0x3*2))
#define	M_BTCX_ANT_DLY_OFFSET	(0x3*2)
#define	M_BTCX_PRED_PER	(M_BTCX_BLK+(0x4*2))
#define	M_BTCX_PRED_PER_OFFSET	(0x4*2)
#define	M_BTCX_PRED_ADV	(M_BTCX_BLK+(0x5*2))
#define	M_BTCX_PRED_ADV_OFFSET	(0x5*2)
#define	M_BTCX_BCN_LOSS_LMT	(M_BTCX_BLK+(0x6*2))
#define	M_BTCX_BCN_LOSS_LMT_OFFSET	(0x6*2)
#define	M_BTCX_PRQ_END	(M_BTCX_BLK+(0x7*2))
#define	M_BTCX_PRQ_END_OFFSET	(0x7*2)
#define	M_BTCX_ACL_MAX_DELAY	(M_BTCX_BLK+(0x8*2))
#define	M_BTCX_ACL_MAX_DELAY_OFFSET	(0x8*2)
#define	M_BTCX_MIN_PROT_SL	(M_BTCX_BLK+(0x9*2))
#define	M_BTCX_MIN_PROT_SL_OFFSET	(0x9*2)
#define	M_BTCX_PRED_ADV_JITTER	(M_BTCX_BLK+(0xa*2))
#define	M_BTCX_PRED_ADV_JITTER_OFFSET	(0xa*2)
#define	M_BTCX_CONF_DELAY	(M_BTCX_BLK+(0xb*2))
#define	M_BTCX_CONF_DELAY_OFFSET	(0xb*2)
#define	M_BTCX_LAST_SCO	(M_BTCX_BLK+(0xc*2))
#define	M_BTCX_LAST_SCO_OFFSET	(0xc*2)
#define	M_BTCX_LAST_SCO_H	(M_BTCX_BLK+(0xd*2))
#define	M_BTCX_LAST_SCO_H_OFFSET	(0xd*2)
#define	M_BTCX_NEXT_SCO	(M_BTCX_BLK+(0xe*2))
#define	M_BTCX_NEXT_SCO_OFFSET	(0xe*2)
#define	M_BTCX_REQ_START	(M_BTCX_BLK+(0xf*2))
#define	M_BTCX_REQ_START_OFFSET	(0xf*2)
#define	M_BTCX_DATA_TOUT	(M_BTCX_BLK+(0x10*2))
#define	M_BTCX_DATA_TOUT_OFFSET	(0x10*2)
#define	M_BTCX_PROTECT_TIME	(M_BTCX_BLK+(0x11*2))
#define	M_BTCX_PROTECT_TIME_OFFSET	(0x11*2)
#define	M_BTCX_ACTIVE_TIME	(M_BTCX_BLK+(0x12*2))
#define	M_BTCX_ACTIVE_TIME_OFFSET	(0x12*2)
#define	M_BTCX_BCN_CNT	(M_BTCX_BLK+(0x13*2))
#define	M_BTCX_BCN_CNT_OFFSET	(0x13*2)
#define	M_BTCX_PRED_DUR	(M_BTCX_BLK+(0x14*2))
#define	M_BTCX_PRED_DUR_OFFSET	(0x14*2)
#define	M_BTCX_SCO_TOUT	(M_BTCX_BLK+(0x15*2))
#define	M_BTCX_SCO_TOUT_OFFSET	(0x15*2)
#define	M_BTCX_ACL_TOUT	(M_BTCX_BLK+(0x16*2))
#define	M_BTCX_ACL_TOUT_OFFSET	(0x16*2)
#define	M_BTCX_LAST_DATA	(M_BTCX_BLK+(0x17*2))
#define	M_BTCX_LAST_DATA_OFFSET	(0x17*2)
#define	M_BTCX_DEFER_DELAY	(M_BTCX_BLK+(0x18*2))
#define	M_BTCX_DEFER_DELAY_OFFSET	(0x18*2)
#define	M_BTCX_PROT_CNT	(M_BTCX_BLK+(0x19*2))
#define	M_BTCX_PROT_CNT_OFFSET	(0x19*2)
#define	M_BTCX_PROT_START_TIME	(M_BTCX_BLK+(0x1a*2))
#define	M_BTCX_PROT_START_TIME_OFFSET	(0x1a*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_BLK+(0x1b*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x1b*2)
#define	M_BTCX_PSPOLL_PERIOD	(M_BTCX_BLK+(0x1c*2))
#define	M_BTCX_PSPOLL_PERIOD_OFFSET	(0x1c*2)
#define	M_BTCX_PSPOLL_NEXT	(M_BTCX_BLK+(0x1d*2))
#define	M_BTCX_PSPOLL_NEXT_OFFSET	(0x1d*2)
#define	M_BTCX_A2DP_BUFFER	(M_BTCX_BLK+(0x1e*2))
#define	M_BTCX_A2DP_BUFFER_OFFSET	(0x1e*2)
#define	M_BTCX_PROT_DELAY_AVG	(M_BTCX_BLK+(0x1f*2))
#define	M_BTCX_PROT_DELAY_AVG_OFFSET	(0x1f*2)
#define	M_BTCX_PROT_DELAY_SUM	(M_BTCX_BLK+(0x20*2))
#define	M_BTCX_PROT_DELAY_SUM_OFFSET	(0x20*2)
#define	M_BTCX_A2DP_BUFFER_HIMARK	(M_BTCX_BLK+(0x21*2))
#define	M_BTCX_A2DP_BUFFER_HIMARK_OFFSET	(0x21*2)
#define	M_BTCX_ECI0	(M_BTCX_BLK+(0x22*2))
#define	M_BTCX_ECI0_OFFSET	(0x22*2)
#define	M_BTCX_ECI1	(M_BTCX_BLK+(0x23*2))
#define	M_BTCX_ECI1_OFFSET	(0x23*2)
#define	M_BTCX_ECI2	(M_BTCX_BLK+(0x24*2))
#define	M_BTCX_ECI2_OFFSET	(0x24*2)
#define	M_BTCX_ECI3	(M_BTCX_BLK+(0x25*2))
#define	M_BTCX_ECI3_OFFSET	(0x25*2)
#define	M_BTCX_LAST_A2DP	(M_BTCX_BLK+(0x26*2))
#define	M_BTCX_LAST_A2DP_OFFSET	(0x26*2)
#define	M_BTCX_ABORT_CNT	(M_BTCX_BLK+(0x27*2))
#define	M_BTCX_ABORT_CNT_OFFSET	(0x27*2)
#define	M_BTCX_A2DP_BUFFER_LOWMARK	(M_BTCX_BLK+(0x28*2))
#define	M_BTCX_A2DP_BUFFER_LOWMARK_OFFSET	(0x28*2)
#define	M_BTCX_BT_RX_MODE	(M_BTCX_BLK+(0x29*2))
#define	M_BTCX_BT_RX_MODE_OFFSET	(0x29*2)
#define	M_BTCX_A2DP_IDLE_WAIT	(M_BTCX_BLK+(0x2a*2))
#define	M_BTCX_A2DP_IDLE_WAIT_OFFSET	(0x2a*2)
#define	M_BTCX_PROT_CCK_FALLBACK	(M_BTCX_BLK+(0x2b*2))
#define	M_BTCX_PROT_CCK_FALLBACK_OFFSET	(0x2b*2)
#define	M_BTCX_PROT_OFDM_FALLBACK	(M_BTCX_BLK+(0x2c*2))
#define	M_BTCX_PROT_OFDM_FALLBACK_OFFSET	(0x2c*2)
#define	M_BTCX_PROT_LIMIT	(M_BTCX_BLK+(0x2d*2))
#define	M_BTCX_PROT_LIMIT_OFFSET	(0x2d*2)
#define	M_BTCX_PAGE_PROTECT	(M_BTCX_BLK+(0x2e*2))
#define	M_BTCX_PAGE_PROTECT_OFFSET	(0x2e*2)
#define	M_BTCX_LAST_PAGE	(M_BTCX_BLK+(0x2f*2))
#define	M_BTCX_LAST_PAGE_OFFSET	(0x2f*2)
#define	M_BTCX_PS_DELAY	(M_BTCX_BLK+(0x30*2))
#define	M_BTCX_PS_DELAY_OFFSET	(0x30*2)
#define	M_BTCX_PS_DELAY_END	(M_BTCX_BLK+(0x31*2))
#define	M_BTCX_PS_DELAY_END_OFFSET	(0x31*2)
#define	M_BTCX_CRITICAL_MAP_LO	(M_BTCX_BLK+(0x32*2))
#define	M_BTCX_CRITICAL_MAP_LO_OFFSET	(0x32*2)
#define	M_BTCX_CRITICAL_MAP_HI	(M_BTCX_BLK+(0x33*2))
#define	M_BTCX_CRITICAL_MAP_HI_OFFSET	(0x33*2)
#define	M_BTCX_PRED_ADV_OVR	(M_BTCX_BLK+(0x34*2))
#define	M_BTCX_PRED_ADV_OVR_OFFSET	(0x34*2)
#define	M_BTCX_TMR_ADJ	(M_BTCX_BLK+(0x35*2))
#define	M_BTCX_TMR_ADJ_OFFSET	(0x35*2)
#define	M_BTCX_LATENCY_CNT	(M_BTCX_BLK+(0x36*2))
#define	M_BTCX_LATENCY_CNT_OFFSET	(0x36*2)
#define	M_BTCX_PS_GUARD_DELAY	(M_BTCX_BLK+(0x37*2))
#define	M_BTCX_PS_GUARD_DELAY_OFFSET	(0x37*2)
#define	M_BTCX_PS_GUARD_CNT	(M_BTCX_BLK+(0x38*2))
#define	M_BTCX_PS_GUARD_CNT_OFFSET	(0x38*2)
#define	M_BTCX_SLEEP_ADJ	(M_BTCX_BLK+(0x39*2))
#define	M_BTCX_SLEEP_ADJ_OFFSET	(0x39*2)
#define	M_BTCX_HOLDSCO_LIMIT_HI	(M_BTCX_BLK+(0x3a*2))
#define	M_BTCX_HOLDSCO_LIMIT_HI_OFFSET	(0x3a*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI	(M_BTCX_BLK+(0x3b*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_HI_OFFSET	(0x3b*2)
#define	M_BTCX_HOLDSCO_HI_THRESH	(M_BTCX_BLK+(0x3c*2))
#define	M_BTCX_HOLDSCO_HI_THRESH_OFFSET	(0x3c*2)
#define	M_BTCX_A2DP_BUFFER_MIDMARK	(M_BTCX_BLK+(0x3d*2))
#define	M_BTCX_A2DP_BUFFER_MIDMARK_OFFSET	(0x3d*2)
#define	M_BTCX_PS_GUARD_THRESHOLD	(M_BTCX_BLK+(0x3e*2))
#define	M_BTCX_PS_GUARD_THRESHOLD_OFFSET	(0x3e*2)
#define	M_BTCX_PRED_ADV_PM	(M_BTCX_BLK+(0x3f*2))
#define	M_BTCX_PRED_ADV_PM_OFFSET	(0x3f*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_BLK+(0x40*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x40*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_BLK+(0x41*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x41*2)
#define	M_BTCX_PER_LIMIT	(M_BTCX_BLK+(0x42*2))
#define	M_BTCX_PER_LIMIT_OFFSET	(0x42*2)
#define	M_BTCX_HOLDSCO_CNT	(M_BTCX_BLK+(0x43*2))
#define	M_BTCX_HOLDSCO_CNT_OFFSET	(0x43*2)
#define	M_BTCX_HOLDSCO_LIMIT	(M_BTCX_BLK+(0x44*2))
#define	M_BTCX_HOLDSCO_LIMIT_OFFSET	(0x44*2)
#define	M_BTCX_SCO_GRANT_CNT	(M_BTCX_BLK+(0x45*2))
#define	M_BTCX_SCO_GRANT_CNT_OFFSET	(0x45*2)
#define	M_BTCX_SCO_GRANT_HOLD_RATIO	(M_BTCX_BLK+(0x46*2))
#define	M_BTCX_SCO_GRANT_HOLD_RATIO_OFFSET	(0x46*2)
#define	M_BTCX_PER_HIGHLIMIT	(M_BTCX_BLK+(0x47*2))
#define	M_BTCX_PER_HIGHLIMIT_OFFSET	(0x47*2)
#define	M_BTCX_PRED_COUNT	(M_BTCX_BLK+(0x48*2))
#define	M_BTCX_PRED_COUNT_OFFSET	(0x48*2)
#define	M_BTCX_PROT_RSSI_THRESH	(M_BTCX_BLK+(0x49*2))
#define	M_BTCX_PROT_RSSI_THRESH_OFFSET	(0x49*2)
#define	M_BTCX_AMDPUTX_RSSI_THRESH	(M_BTCX_BLK+(0x4a*2))
#define	M_BTCX_AMDPUTX_RSSI_THRESH_OFFSET	(0x4a*2)
#define	M_BTCX_AMPDURX_RSSI_THRESH	(M_BTCX_BLK+(0x4b*2))
#define	M_BTCX_AMPDURX_RSSI_THRESH_OFFSET	(0x4b*2)
#define	M_BTCX_PRI_DELAY	(M_BTCX_BLK+(0x4c*2))
#define	M_BTCX_PRI_DELAY_OFFSET	(0x4c*2)
#define	M_BTCX_SNIFF_GRANT	(M_BTCX_BLK+(0x4d*2))
#define	M_BTCX_SNIFF_GRANT_OFFSET	(0x4d*2)
#define	M_BTCX_SNIFF_MAX_DELAY	(M_BTCX_BLK+(0x4e*2))
#define	M_BTCX_SNIFF_MAX_DELAY_OFFSET	(0x4e*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS	(M_BTCX_BLK+(0x4f*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_CNTS_OFFSET	(0x4f*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT	(M_BTCX_BLK+(0x50*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_LMT_OFFSET	(0x50*2)
#define	M_BTCX_SNIFF_GRANT_H	(M_BTCX_BLK+(0x51*2))
#define	M_BTCX_SNIFF_GRANT_H_OFFSET	(0x51*2)
#define	M_BTCX_HOST_FLAGS	(M_BTCX_BLK+(0x52*2))
#define	M_BTCX_HOST_FLAGS_OFFSET	(0x52*2)
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY	(M_BTCX_BLK+(0x53*2))
#define	M_BTCX_SNIFF_DELAY_HI_LATENCY_OFFSET	(0x53*2)
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY	(M_BTCX_BLK+(0x54*2))
#define	M_BTCX_SNIFF_DELAY_LO_LATENCY_OFFSET	(0x54*2)
#define	M_BTCX_SNIFF_LAST_ACK_TS	(M_BTCX_BLK+(0x55*2))
#define	M_BTCX_SNIFF_LAST_ACK_TS_OFFSET	(0x55*2)
#define	M_BTCX_SNIFF_ACTIVE_TO	(M_BTCX_BLK+(0x56*2))
#define	M_BTCX_SNIFF_ACTIVE_TO_OFFSET	(0x56*2)
#define	M_BTCX_A2DP_MAX_DELAY	(M_BTCX_BLK+(0x57*2))
#define	M_BTCX_A2DP_MAX_DELAY_OFFSET	(0x57*2)
#define	M_BTCX_A2DP_ADV_JITTER	(M_BTCX_BLK+(0x58*2))
#define	M_BTCX_A2DP_ADV_JITTER_OFFSET	(0x58*2)
#define	M_BTCX_DIVERSITY_SAVE	(M_BTCX_BLK+(0x59*2))
#define	M_BTCX_DIVERSITY_SAVE_OFFSET	(0x59*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_TS	(M_BTCX_BLK+(0x5a*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_TS_OFFSET	(0x5a*2)
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL	(M_BTCX_BLK+(0x5b*2))
#define	M_BTCX_PRSEQ_DEFER_SCO_INTVL_OFFSET	(0x5b*2)
#define	M_BTCX_SUSP_TSF_ML	(M_BTCX_BLK+(0x5c*2))
#define	M_BTCX_SUSP_TSF_ML_OFFSET	(0x5c*2)
#define	M_BTCX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x5d*2))
#define	M_BTCX_TXBCN_LOSS_LMT_OFFSET	(0x5d*2)
#define	M_BTCX_PRED_CRT_THRSH	(M_BTCX_BLK+(0x5e*2))
#define	M_BTCX_PRED_CRT_THRSH_OFFSET	(0x5e*2)
#define	M_BTCX_SNIFF_GRANT_THRESH	(M_BTCX_BLK+(0x5f*2))
#define	M_BTCX_SNIFF_GRANT_THRESH_OFFSET	(0x5f*2)
#define	M_BTCX_MIN_BT_DATA_DUR	(M_BTCX_BLK+(0x60*2))
#define	M_BTCX_MIN_BT_DATA_DUR_OFFSET	(0x60*2)
#define	M_BTCX_BT_START	(M_BTCX_BLK+(0x61*2))
#define	M_BTCX_BT_START_OFFSET	(0x61*2)
#define	M_BTCX_BT_MAX_SYNC_WAIT	(M_BTCX_BLK+(0x62*2))
#define	M_BTCX_BT_MAX_SYNC_WAIT_OFFSET	(0x62*2)
#define	M_BTCX_DCSN_BM	(M_BTCX_BLK+(0x63*2))
#define	M_BTCX_DCSN_BM_OFFSET	(0x63*2)
#define	M_BTCX_HIGH_THRESH	(M_BTCX_BLK+(0x64*2))
#define	M_BTCX_HIGH_THRESH_OFFSET	(0x64*2)
#define	M_BTCX_LOW_THRESH	(M_BTCX_BLK+(0x65*2))
#define	M_BTCX_LOW_THRESH_OFFSET	(0x65*2)
#define	M_BTCX_STATE	(M_BTCX_BLK+(0x66*2))
#define	M_BTCX_STATE_OFFSET	(0x66*2)
#define	M_BTCX_CONFIG	(M_BTCX_BLK+(0x67*2))
#define	M_BTCX_CONFIG_OFFSET	(0x67*2)
#define	M_BTCX_TXBCN_CNT	(M_BTCX_BLK+(0x68*2))
#define	M_BTCX_TXBCN_CNT_OFFSET	(0x68*2)
#define	M_BTCX_LAST_INQ_L	(M_BTCX_BLK+(0x69*2))
#define	M_BTCX_LAST_INQ_L_OFFSET	(0x69*2)
#define	M_BTCX_INQ_DEFER_LMT	(M_BTCX_BLK+(0x6a*2))
#define	M_BTCX_INQ_DEFER_LMT_OFFSET	(0x6a*2)
#define	M_BTCX_INQ_DEFER_EXT_LMT	(M_BTCX_BLK+(0x6b*2))
#define	M_BTCX_INQ_DEFER_EXT_LMT_OFFSET	(0x6b*2)
#define	M_BTCX_RFSWMSK_BT	(M_BTCX_BLK+(0x6c*2))
#define	M_BTCX_RFSWMSK_BT_OFFSET	(0x6c*2)
#define	M_BTCX_RFSWMSK_WL	(M_BTCX_BLK+(0x6d*2))
#define	M_BTCX_RFSWMSK_WL_OFFSET	(0x6d*2)
#define	M_BTCX_REFRESH_REQ	(M_BTCX_BLK+(0x6e*2))
#define	M_BTCX_REFRESH_REQ_OFFSET	(0x6e*2)
#define	M_BTCX_REFRESH_DELAY	(M_BTCX_BLK+(0x6f*2))
#define	M_BTCX_REFRESH_DELAY_OFFSET	(0x6f*2)
#define	M_BTCX_REQ_START_H	(M_BTCX_BLK+(0x70*2))
#define	M_BTCX_REQ_START_H_OFFSET	(0x70*2)
#define	M_BTCX_BLE_CONN_ANCHOR_DUR	(M_BTCX_BLK+(0x71*2))
#define	M_BTCX_BLE_CONN_ANCHOR_DUR_OFFSET	(0x71*2)
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS	(M_BTCX_BLK+(0x72*2))
#define	M_BTCX_BLE_CONN_ANCHOR_END_TS_OFFSET	(0x72*2)
#define	M_BTCX_BLE_LAST_SCAN_TS	(M_BTCX_BLK+(0x73*2))
#define	M_BTCX_BLE_LAST_SCAN_TS_OFFSET	(0x73*2)
#define	M_BTCX_BT_TASKS_BM_LOW	(M_BTCX_BLK+(0x74*2))
#define	M_BTCX_BT_TASKS_BM_LOW_OFFSET	(0x74*2)
#define	M_BTCX_BT_TASKS_BM_HI	(M_BTCX_BLK+(0x75*2))
#define	M_BTCX_BT_TASKS_BM_HI_OFFSET	(0x75*2)
#define	M_BTCX_BT_TXPWR	(M_BTCX_BLK+(0x76*2))
#define	M_BTCX_BT_TXPWR_OFFSET	(0x76*2)
#define	M_BTCX_PKTABORTCTL_VAL	(M_BTCX_BLK+(0x77*2))
#define	M_BTCX_PKTABORTCTL_VAL_OFFSET	(0x77*2)
#define	M_BTCX_RSSI	(M_BTCX_BLK+(0x78*2))
#define	M_BTCX_RSSI_OFFSET	(0x78*2)
#define	M_BTCX_LAST_BLE	(M_BTCX_BLK+(0x79*2))
#define	M_BTCX_LAST_BLE_OFFSET	(0x79*2)
#define	M_BTCX_BLE_BADBUDDY_LOW	(M_BTCX_BLK+(0x7a*2))
#define	M_BTCX_BLE_BADBUDDY_LOW_OFFSET	(0x7a*2)
#define	M_BTCX_BLE_BADBUDDY_HIGH	(M_BTCX_BLK+(0x7b*2))
#define	M_BTCX_BLE_BADBUDDY_HIGH_OFFSET	(0x7b*2)
#define	M_BTCX_AGG_OFF_BM	(M_BTCX_BLK+(0x7c*2))
#define	M_BTCX_AGG_OFF_BM_OFFSET	(0x7c*2)
#define	M_BTCX_TST1	(M_BTCX_BLK+(0x7d*2))
#define	M_BTCX_TST1_OFFSET	(0x7d*2)
#define	M_BTCX_TST2	(M_BTCX_BLK+(0x7e*2))
#define	M_BTCX_TST2_OFFSET	(0x7e*2)
#define	M_BTCX_TST3	(M_BTCX_BLK+(0x7f*2))
#define	M_BTCX_TST3_OFFSET	(0x7f*2)
#define	M_BTCX_AGG_OFF_PER_LMT	(M_BTCX_BLK+(0x80*2))
#define	M_BTCX_AGG_OFF_PER_LMT_OFFSET	(0x80*2)
#define	M_BTCX_CF0301_STATE_BITS	(M_BTCX_BLK+(0x81*2))
#define	M_BTCX_CF0301_STATE_BITS_OFFSET	(0x81*2)
#define	M_BTCX_CF0301_DBG_RFA_DUR	(M_BTCX_BLK+(0x82*2))
#define	M_BTCX_CF0301_DBG_RFA_DUR_OFFSET	(0x82*2)
#define	M_BTCX_BLE_SCAN_DENIAL	(M_BTCX_BLK+(0x83*2))
#define	M_BTCX_BLE_SCAN_DENIAL_OFFSET	(0x83*2)
#define	M_LTECX_TXBCN_LOSS_LMT	(M_BTCX_BLK+(0x84*2))
#define	M_LTECX_TXBCN_LOSS_LMT_OFFSET	(0x84*2)
#define	M_LTECX_CRTI_INTERVAL_TOUT	(M_BTCX_BLK+(0x85*2))
#define	M_LTECX_CRTI_INTERVAL_TOUT_OFFSET	(0x85*2)
#define	M_LTECX_CRTI_MSG	(M_BTCX_BLK+(0x86*2))
#define	M_LTECX_CRTI_MSG_OFFSET	(0x86*2)
#define	M_LTECX_CRTI_INTERVAL	(M_BTCX_BLK+(0x87*2))
#define	M_LTECX_CRTI_INTERVAL_OFFSET	(0x87*2)
#define	M_LTECX_CRTI_REPEATS	(M_BTCX_BLK+(0x88*2))
#define	M_LTECX_CRTI_REPEATS_OFFSET	(0x88*2)
#define	M_LTECX_NOISE_DELTA	(M_BTCX_BLK+(0x89*2))
#define	M_LTECX_NOISE_DELTA_OFFSET	(0x89*2)
#define	M_LTECX_T1_RSP_TOUT_DUR	(M_BTCX_BLK+(0x8a*2))
#define	M_LTECX_T1_RSP_TOUT_DUR_OFFSET	(0x8a*2)
#define	M_LTECX_T1_RSP_TOUT_TS	(M_BTCX_BLK+(0x8b*2))
#define	M_LTECX_T1_RSP_TOUT_TS_OFFSET	(0x8b*2)
#define	M_LTECX_RXPRI_THRESH	(M_BTCX_BLK+(0x8c*2))
#define	M_LTECX_RXPRI_THRESH_OFFSET	(0x8c*2)
#define	M_LTECX_ECI3_PREV	(M_BTCX_BLK+(0x8d*2))
#define	M_LTECX_ECI3_PREV_OFFSET	(0x8d*2)
#define	M_LTECX_PWRCP_C1	(M_BTCX_BLK+(0x8e*2))
#define	M_LTECX_PWRCP_C1_OFFSET	(0x8e*2)
#define	M_LTECX_SCANPROT_TOUT_TS	(M_BTCX_BLK+(0x8f*2))
#define	M_LTECX_SCANPROT_TOUT_TS_OFFSET	(0x8f*2)
#define	M_LTECX_SCANPROT_TOUT	(M_BTCX_BLK+(0x90*2))
#define	M_LTECX_SCANPROT_TOUT_OFFSET	(0x90*2)
#define	M_LTECX_RT_SIGS_RAW_CUR	(M_BTCX_BLK+(0x91*2))
#define	M_LTECX_RT_SIGS_RAW_CUR_OFFSET	(0x91*2)
#define	M_LTECX_MWSSCAN_BM_LO	(M_BTCX_BLK+(0x92*2))
#define	M_LTECX_MWSSCAN_BM_LO_OFFSET	(0x92*2)
#define	M_LTECX_RT_SIGS_CUR	(M_BTCX_BLK+(0x93*2))
#define	M_LTECX_RT_SIGS_CUR_OFFSET	(0x93*2)
#define	M_LTECX_ECI0_PREV	(M_BTCX_BLK+(0x94*2))
#define	M_LTECX_ECI0_PREV_OFFSET	(0x94*2)
#define	M_LTECX_DBUART_POLL_TIME	(M_BTCX_BLK+(0x95*2))
#define	M_LTECX_DBUART_POLL_TIME_OFFSET	(0x95*2)
#define	M_LTECX_FLAGS	(M_BTCX_BLK+(0x96*2))
#define	M_LTECX_FLAGS_OFFSET	(0x96*2)
#define	M_LTECX_FRAMESYNC_TS	(M_BTCX_BLK+(0x97*2))
#define	M_LTECX_FRAMESYNC_TS_OFFSET	(0x97*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX	(M_BTCX_BLK+(0x98*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_TX_OFFSET	(0x98*2)
#define	M_LTECX_INACTIVE_TS	(M_BTCX_BLK+(0x99*2))
#define	M_LTECX_INACTIVE_TS_OFFSET	(0x99*2)
#define	M_LTECX_PWRCP_C0_FSANT	(M_BTCX_BLK+(0x9a*2))
#define	M_LTECX_PWRCP_C0_FSANT_OFFSET	(0x9a*2)
#define	M_LTECX_STATE1	(M_BTCX_BLK+(0x9b*2))
#define	M_LTECX_STATE1_OFFSET	(0x9b*2)
#define	M_LTECX_STATE	(M_BTCX_BLK+(0x9c*2))
#define	M_LTECX_STATE_OFFSET	(0x9c*2)
#define	M_LTECX_HOST_FLAGS	(M_BTCX_BLK+(0x9d*2))
#define	M_LTECX_HOST_FLAGS_OFFSET	(0x9d*2)
#define	M_LTECX_TX_START_TS	(M_BTCX_BLK+(0x9e*2))
#define	M_LTECX_TX_START_TS_OFFSET	(0x9e*2)
#define	M_LTECX_TX_END_TS	(M_BTCX_BLK+(0x9f*2))
#define	M_LTECX_TX_END_TS_OFFSET	(0x9f*2)
#define	M_LTECX_TX_JITTER_DUR	(M_BTCX_BLK+(0xa0*2))
#define	M_LTECX_TX_JITTER_DUR_OFFSET	(0xa0*2)
#define	M_LTECX_SET_PROT_TOUT	(M_BTCX_BLK+(0xa1*2))
#define	M_LTECX_SET_PROT_TOUT_OFFSET	(0xa1*2)
#define	M_LTECX_CLR_PROT_TOUT	(M_BTCX_BLK+(0xa2*2))
#define	M_LTECX_CLR_PROT_TOUT_OFFSET	(0xa2*2)
#define	M_LTECX_TX_LOOKAHEAD_DUR	(M_BTCX_BLK+(0xa3*2))
#define	M_LTECX_TX_LOOKAHEAD_DUR_OFFSET	(0xa3*2)
#define	M_LTECX_PROT_ADV_TIME	(M_BTCX_BLK+(0xa4*2))
#define	M_LTECX_PROT_ADV_TIME_OFFSET	(0xa4*2)
#define	M_LTECX_IDLE_TIMEOUT	(M_BTCX_BLK+(0xa5*2))
#define	M_LTECX_IDLE_TIMEOUT_OFFSET	(0xa5*2)
#define	M_LTECX_IDLE_WAIT_DUR	(M_BTCX_BLK+(0xa6*2))
#define	M_LTECX_IDLE_WAIT_DUR_OFFSET	(0xa6*2)
#define	M_LTECX_ACTUALTX_DURATION	(M_BTCX_BLK+(0xa7*2))
#define	M_LTECX_ACTUALTX_DURATION_OFFSET	(0xa7*2)
#define	M_LTECX_ACTUALTX_END_TS	(M_BTCX_BLK+(0xa8*2))
#define	M_LTECX_ACTUALTX_END_TS_OFFSET	(0xa8*2)
#define	M_LTECX_DBUART_RDATA_L	(M_BTCX_BLK+(0xa9*2))
#define	M_LTECX_DBUART_RDATA_L_OFFSET	(0xa9*2)
#define	M_LTECX_TXNOISE_TS	(M_BTCX_BLK+(0xaa*2))
#define	M_LTECX_TXNOISE_TS_OFFSET	(0xaa*2)
#define	M_LTECX_TXNOISE_CNT	(M_BTCX_BLK+(0xab*2))
#define	M_LTECX_TXNOISE_CNT_OFFSET	(0xab*2)
#define	M_LTECX_TYPE6_PROT_ADV_TIME	(M_BTCX_BLK+(0xac*2))
#define	M_LTECX_TYPE6_PROT_ADV_TIME_OFFSET	(0xac*2)
#define	M_LTECX_PRQ_END	(M_BTCX_BLK+(0xad*2))
#define	M_LTECX_PRQ_END_OFFSET	(0xad*2)
#define	M_LTECX_PRQ_DUR	(M_BTCX_BLK+(0xae*2))
#define	M_LTECX_PRQ_DUR_OFFSET	(0xae*2)
#define	M_LTECX_NOISE_THRESH	(M_BTCX_BLK+(0xaf*2))
#define	M_LTECX_NOISE_THRESH_OFFSET	(0xaf*2)
#define	M_LTECX_TYPE1_RESEND_INTERVAL	(M_BTCX_BLK+(0xb0*2))
#define	M_LTECX_TYPE1_RESEND_INTERVAL_OFFSET	(0xb0*2)
#define	M_LTECX_CFE_TOUT	(M_BTCX_BLK+(0xb1*2))
#define	M_LTECX_CFE_TOUT_OFFSET	(0xb1*2)
#define	M_LTECX_PROT_END_TS	(M_BTCX_BLK+(0xb2*2))
#define	M_LTECX_PROT_END_TS_OFFSET	(0xb2*2)
#define	M_LTECX_NEXT_SAMPLE_TS	(M_BTCX_BLK+(0xb3*2))
#define	M_LTECX_NEXT_SAMPLE_TS_OFFSET	(0xb3*2)
#define	M_LTECX_SPCL_SF_DUR	(M_BTCX_BLK+(0xb4*2))
#define	M_LTECX_SPCL_SF_DUR_OFFSET	(0xb4*2)
#define	M_LTECX_WCI2_TST_MSG	(M_BTCX_BLK+(0xb5*2))
#define	M_LTECX_WCI2_TST_MSG_OFFSET	(0xb5*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR	(M_BTCX_BLK+(0xb6*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_ERR_OFFSET	(0xb6*2)
#define	M_LTECX_MWSSCAN_BM_HI	(M_BTCX_BLK+(0xb7*2))
#define	M_LTECX_MWSSCAN_BM_HI_OFFSET	(0xb7*2)
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX	(M_BTCX_BLK+(0xb8*2))
#define	M_LTECX_WCI2_TST_LPBK_NBYTES_RX_OFFSET	(0xb8*2)
#define	M_LTECX_TST1	(M_BTCX_BLK+(0xb9*2))
#define	M_LTECX_TST1_OFFSET	(0xb9*2)
#define	M_LTECX_TST2	(M_BTCX_BLK+(0xba*2))
#define	M_LTECX_TST2_OFFSET	(0xba*2)
#define	M_LTECX_TST3	(M_BTCX_BLK+(0xbb*2))
#define	M_LTECX_TST3_OFFSET	(0xbb*2)
#define	M_LTECX_TST4	(M_BTCX_BLK+(0xbc*2))
#define	M_LTECX_TST4_OFFSET	(0xbc*2)
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT	(M_BTCX_BLK+(0xbd*2))
#define	M_LTECX_PWR_LIMIT_BCN_LOSS_LMT_OFFSET	(0xbd*2)
#define	M_LTECX_PWRCP_C0	(M_BTCX_BLK+(0xbe*2))
#define	M_LTECX_PWRCP_C0_OFFSET	(0xbe*2)
#define	M_LTECX_PWRCP_C0_FS	(M_BTCX_BLK+(0xbf*2))
#define	M_LTECX_PWRCP_C0_FS_OFFSET	(0xbf*2)
#define	M_LTECX_PWRCP_C1_FS	(M_BTCX_BLK+(0xc0*2))
#define	M_LTECX_PWRCP_C1_FS_OFFSET	(0xc0*2)
#define	M_LTECX_TYPE1_TIMER	(M_BTCX_BLK+(0xc1*2))
#define	M_LTECX_TYPE1_TIMER_OFFSET	(0xc1*2)
#define	M_LTECX_LTETX_ESFN	(M_BTCX_BLK+(0xc2*2))
#define	M_LTECX_LTETX_ESFN_OFFSET	(0xc2*2)
#define	M_LTECX_ECI0	(M_BTCX_BLK+(0xc3*2))
#define	M_LTECX_ECI0_OFFSET	(0xc3*2)
#define	M_LTECX_ECI1	(M_BTCX_BLK+(0xc4*2))
#define	M_LTECX_ECI1_OFFSET	(0xc4*2)
#define	M_LTECX_ECI2	(M_BTCX_BLK+(0xc5*2))
#define	M_LTECX_ECI2_OFFSET	(0xc5*2)
#define	M_LTECX_ECI3	(M_BTCX_BLK+(0xc6*2))
#define	M_LTECX_ECI3_OFFSET	(0xc6*2)
#define	M_LTECX_TYPE4_CURRENT	(M_BTCX_BLK+(0xc7*2))
#define	M_LTECX_TYPE4_CURRENT_OFFSET	(0xc7*2)
#define	M_LTECX_NOISE_ON	(M_BTCX_BLK+(0xc8*2))
#define	M_LTECX_NOISE_ON_OFFSET	(0xc8*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_BFM_OFFSET	(0x2*2)
#define	M_COREMASK_BFM1	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_BFM1_OFFSET	(0x3*2)
#define	M_COREMASK_RSVD	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_RSVD_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_FIFODELAY_MAX_L	(M_SSID_EXT_BLK+(0x1b*2))
#define	M_FIFODELAY_MAX_L_OFFSET	(0x1b*2)
#define	M_FIFODELAY_MAX_ML	(M_SSID_EXT_BLK+(0x1c*2))
#define	M_FIFODELAY_MAX_ML_OFFSET	(0x1c*2)
#define	M_FIFOCNT_MAX	(M_SSID_EXT_BLK+(0x1d*2))
#define	M_FIFOCNT_MAX_OFFSET	(0x1d*2)
#define	M_MAX_MEDBUSY	(M_SSID_EXT_BLK+(0x1e*2))
#define	M_MAX_MEDBUSY_OFFSET	(0x1e*2)
#define	M_UCDLY_THRSH	(M_SSID_EXT_BLK+(0x1f*2))
#define	M_UCDLY_THRSH_OFFSET	(0x1f*2)
#define	M_BIG_UCDELAY_CNT	(M_SSID_EXT_BLK+(0x20*2))
#define	M_BIG_UCDELAY_CNT_OFFSET	(0x20*2)
#define	M_CUR_CWDELAY	(M_SSID_EXT_BLK+(0x24*2))
#define	M_CUR_CWDELAY_OFFSET	(0x24*2)
#define	M_CUR_UCDELAY	(M_SSID_EXT_BLK+(0x28*2))
#define	M_CUR_UCDELAY_OFFSET	(0x28*2)
#define	M_UCDELAY_MAX	(M_SSID_EXT_BLK+(0x2c*2))
#define	M_UCDELAY_MAX_OFFSET	(0x2c*2)
#define	M_BFI_BLK_PTR	(M_BFCFG_BLK+(0x0*2))
#define	M_BFI_BLK_PTR_OFFSET	(0x0*2)
#define	M_BFI_REFRESH_THR	(M_BFCFG_BLK+(0x1*2))
#define	M_BFI_REFRESH_THR_OFFSET	(0x1*2)
#define	M_BFI_NDPA_TXLMT	(M_BFCFG_BLK+(0x2*2))
#define	M_BFI_NDPA_TXLMT_OFFSET	(0x2*2)
#define	M_BFI_NRXC	(M_BFCFG_BLK+(0x3*2))
#define	M_BFI_NRXC_OFFSET	(0x3*2)
#define	M_BFI_NDP_RTBL	(M_BFCFG_BLK+(0x4*2))
#define	M_BFI_NDP_RTBL_OFFSET	(0x4*2)
#define	M_BFCFG_END	(M_BFCFG_BLK+(0x1b*2))
#define	M_BFCFG_END_OFFSET	(0x1b*2)
#define	M_BFI_IMPBF_BLK	(M_BFI_INTERNAL+(0x0*2))
#define	M_BFI_IMPBF_BLK_OFFSET	(0x0*2)
#define	M_BFE_RPTOFF	(M_BFI_INTERNAL+(0x4*2))
#define	M_BFE_RPTOFF_OFFSET	(0x4*2)
#define	M_BFE_RTPTR	(M_BFI_INTERNAL+(0x5*2))
#define	M_BFE_RTPTR_OFFSET	(0x5*2)
#define	M_BFEFB_DOT11FRM	(M_BFI_INTERNAL+(0x6*2))
#define	M_BFEFB_DOT11FRM_OFFSET	(0x6*2)
#define	M_BFI_BFEADDR	(M_BFI_INTERNAL+(0x16*2))
#define	M_BFI_BFEADDR_OFFSET	(0x16*2)
#define	M_BFI_HTNDP_PLCP12	(M_BFI_INTERNAL+(0x17*2))
#define	M_BFI_HTNDP_PLCP12_OFFSET	(0x17*2)
#define	M_BFI_VHTNDP_PLCP12	(M_BFI_INTERNAL+(0x19*2))
#define	M_BFI_VHTNDP_PLCP12_OFFSET	(0x19*2)
#define	M_BFI_NDP_SIGB20	(M_BFI_INTERNAL+(0x1b*2))
#define	M_BFI_NDP_SIGB20_OFFSET	(0x1b*2)
#define	M_BFI_NDP_SIGB40	(M_BFI_INTERNAL+(0x1d*2))
#define	M_BFI_NDP_SIGB40_OFFSET	(0x1d*2)
#define	M_BFI_NDP_SIGB80	(M_BFI_INTERNAL+(0x1f*2))
#define	M_BFI_NDP_SIGB80_OFFSET	(0x1f*2)
#define	M_BFI_INTERNAL_END	(M_BFI_INTERNAL+(0x20*2))
#define	M_BFI_INTERNAL_END_OFFSET	(0x20*2)
#define	M_BFI_HTNDP2S	(M_BFI_NDP_RTBL+(0x0*2))
#define	M_BFI_HTNDP2S_OFFSET	(0x0*2)
#define	M_BFI_VHTNDP2S	(M_BFI_NDP_RTBL+(0x4*2))
#define	M_BFI_VHTNDP2S_OFFSET	(0x4*2)
#define	M_BFI_HTNDP3S	(M_BFI_NDP_RTBL+(0x8*2))
#define	M_BFI_HTNDP3S_OFFSET	(0x8*2)
#define	M_BFI_VHTNDP3S	(M_BFI_NDP_RTBL+(0xc*2))
#define	M_BFI_VHTNDP3S_OFFSET	(0xc*2)
#define	M_BFI_HTNDP4S	(M_BFI_NDP_RTBL+(0x10*2))
#define	M_BFI_HTNDP4S_OFFSET	(0x10*2)
#define	M_BFI_VHTNDP4S	(M_BFI_NDP_RTBL+(0x14*2))
#define	M_BFI_VHTNDP4S_OFFSET	(0x14*2)
#define	M_BFI0_BLK	(M_BFI_BLK+(0x0*2))
#define	M_BFI0_BLK_OFFSET	(0x0*2)
#define	M_BFI1_BLK	(M_BFI_BLK+(0x10*2))
#define	M_BFI1_BLK_OFFSET	(0x10*2)
#define	M_BFI2_BLK	(M_BFI_BLK+(0x20*2))
#define	M_BFI2_BLK_OFFSET	(0x20*2)
#define	M_BFI3_BLK	(M_BFI_BLK+(0x30*2))
#define	M_BFI3_BLK_OFFSET	(0x30*2)
#define	M_BFI4_BLK	(M_BFI_BLK+(0x40*2))
#define	M_BFI4_BLK_OFFSET	(0x40*2)
#define	M_BFI5_BLK	(M_BFI_BLK+(0x50*2))
#define	M_BFI5_BLK_OFFSET	(0x50*2)
#define	M_BFI6_BLK	(M_BFI_BLK+(0x60*2))
#define	M_BFI6_BLK_OFFSET	(0x60*2)
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_FCBS_TEMPLATE_LENS	(M_FCBS_BLK+(0x0*2))
#define	M_FCBS_TEMPLATE_LENS_OFFSET	(0x0*2)
#define	M_FCBS_BPHY_CTRL	(M_FCBS_BLK+(0x4*2))
#define	M_FCBS_BPHY_CTRL_OFFSET	(0x4*2)
#define	M_FCBS_TEMPLATE_PTR	(M_FCBS_BLK+(0x5*2))
#define	M_FCBS_TEMPLATE_PTR_OFFSET	(0x5*2)
#define	M_FCBS_RSVD	(M_FCBS_BLK+(0x6*2))
#define	M_FCBS_RSVD_OFFSET	(0x6*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_1STR_OFFSET	(0x0*2)
#define	M_COREMASK_2STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_2STR_OFFSET	(0x0*2)
#define	M_COREMASK_3STR	(M_COREMASK_RSVD+(0x0*2))
#define	M_COREMASK_3STR_OFFSET	(0x0*2)
#define	M_USEQ_PWRUP_PTR	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_USEQ_PWRUP_PTR_OFFSET	(0x0*2)
#define	M_USEQ_PWRDN_PTR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_USEQ_PWRDN_PTR_OFFSET	(0x1*2)
#define	M_SLP_RDY_INT	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_SLP_RDY_INT_OFFSET	(0x2*2)
#define	M_HOST_FLAGS6	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HOST_FLAGS6_OFFSET	(0x3*2)
#define	M_PHYPREEMPT_VAL	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_PHYPREEMPT_VAL_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_IMPBF_RSSI_THR	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_IMPBF_RSSI_THR_OFFSET	(0xa*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0xb*2))
#define	M_BCNTRIM_PER_OFFSET	(0xb*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0xc*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0xc*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xd*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xd*2)
#define	M_MODE_CORE	(M_PSM_SOFT_REGS_EXT+(0xe*2))
#define	M_MODE_CORE_OFFSET	(0xe*2)
#define	M_PMU_L	(M_PSM_SOFT_REGS_EXT+(0x11*2))
#define	M_PMU_L_OFFSET	(0x11*2)
#define	M_PMU_H	(M_PSM_SOFT_REGS_EXT+(0x12*2))
#define	M_PMU_H_OFFSET	(0x12*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_BCNTRIM_CUR	(M_BCNTRIM_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_TOF_CMD	(M_TOF_BLK+(0x0*2))
#define	M_TOF_CMD_OFFSET	(0x0*2)
#define	M_TOF_RSP	(M_TOF_BLK+(0x1*2))
#define	M_TOF_RSP_OFFSET	(0x1*2)
#define	M_TOF_CHNSM_0	(M_TOF_BLK+(0x2*2))
#define	M_TOF_CHNSM_0_OFFSET	(0x2*2)
#define	M_TOF_DOT11DUR	(M_TOF_BLK+(0x3*2))
#define	M_TOF_DOT11DUR_OFFSET	(0x3*2)
#define	M_TOF_PHYCTL0	(M_TOF_BLK+(0x4*2))
#define	M_TOF_PHYCTL0_OFFSET	(0x4*2)
#define	M_TOF_PHYCTL1	(M_TOF_BLK+(0x5*2))
#define	M_TOF_PHYCTL1_OFFSET	(0x5*2)
#define	M_TOF_PHYCTL2	(M_TOF_BLK+(0x6*2))
#define	M_TOF_PHYCTL2_OFFSET	(0x6*2)
#define	M_TOF_LSIG	(M_TOF_BLK+(0x7*2))
#define	M_TOF_LSIG_OFFSET	(0x7*2)
#define	M_TOF_VHTA0	(M_TOF_BLK+(0x8*2))
#define	M_TOF_VHTA0_OFFSET	(0x8*2)
#define	M_TOF_VHTA1	(M_TOF_BLK+(0x9*2))
#define	M_TOF_VHTA1_OFFSET	(0x9*2)
#define	M_TOF_VHTA2	(M_TOF_BLK+(0xa*2))
#define	M_TOF_VHTA2_OFFSET	(0xa*2)
#define	M_TOF_VHTB0	(M_TOF_BLK+(0xb*2))
#define	M_TOF_VHTB0_OFFSET	(0xb*2)
#define	M_TOF_VHTB1	(M_TOF_BLK+(0xc*2))
#define	M_TOF_VHTB1_OFFSET	(0xc*2)
#define	M_TOF_AMPDU_CTL	(M_TOF_BLK+(0xd*2))
#define	M_TOF_AMPDU_CTL_OFFSET	(0xd*2)
#define	M_TOF_AMPDU_DLIM	(M_TOF_BLK+(0xe*2))
#define	M_TOF_AMPDU_DLIM_OFFSET	(0xe*2)
#define	M_TOF_AMPDU_LEN	(M_TOF_BLK+(0xf*2))
#define	M_TOF_AMPDU_LEN_OFFSET	(0xf*2)
#define	M_TOF_SEQ_BLK	(M_TOF_BLK+(0x4*2))
#define	M_TOF_SEQ_BLK_OFFSET	(0x4*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S	(M_TOF_SEQ_BLK+(0x0*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_S_OFFSET	(0x0*2)
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E	(M_TOF_SEQ_BLK+(0xd*2))
#define	M_TOF_SEQ_PHYREG_SETUP_ADDR_E_OFFSET	(0xd*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S	(M_TOF_SEQ_BLK+(0x7*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_S_OFFSET	(0x7*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E	(M_TOF_SEQ_BLK+(0xe*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_ADDR_E_OFFSET	(0xe*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S	(M_TOF_SEQ_BLK+(0xf*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_S_OFFSET	(0xf*2)
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E	(M_TOF_SEQ_BLK+(0x1e*2))
#define	M_TOF_SEQ_PHYREG_SETUP_VAL_E_OFFSET	(0x1e*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S	(M_TOF_SEQ_BLK+(0x1f*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_S_OFFSET	(0x1f*2)
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E	(M_TOF_SEQ_BLK+(0x26*2))
#define	M_TOF_SEQ_PHYREG_RESTORE_VAL_E_OFFSET	(0x26*2)
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN	(M_TOF_SEQ_BLK+(0x27*2))
#define	M_TOF_SEQ_EXT_GCTRL_LOW_GAIN_OFFSET	(0x27*2)
#define	M_TOF_SEQ_T_S	(M_TOF_SEQ_BLK+(0x28*2))
#define	M_TOF_SEQ_T_S_OFFSET	(0x28*2)
#define	M_TOF_SEQ_T_E	(M_TOF_SEQ_BLK+(0x2d*2))
#define	M_TOF_SEQ_T_E_OFFSET	(0x2d*2)
#define	M_TOF_GAIN_REG	(M_TOF_SEQ_BLK+(0x2e*2))
#define	M_TOF_GAIN_REG_OFFSET	(0x2e*2)
#define	M_AFE_SPUR_WAR_OFFSET	(M_TOF_SEQ_BLK+(0x2f*2))
#define	M_AFE_SPUR_WAR_OFFSET_OFFSET	(0x2f*2)
#define	M_AFE_SPUR_WAR_TO	(M_TOF_SEQ_BLK+(0x30*2))
#define	M_AFE_SPUR_WAR_TO_OFFSET	(0x30*2)
#define	M_AFE_SPUR_WAR_BLK	(M_TOF_BLK+(0x4*2))
#define	M_AFE_SPUR_WAR_BLK_OFFSET	(0x4*2)
#define	M_AFE_SPUR_RREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x0*2))
#define	M_AFE_SPUR_RREG_A_SETUP_OFFSET	(0x0*2)
#define	M_AFE_SPUR_PREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x8*2))
#define	M_AFE_SPUR_PREG_A_RSTR_OFFSET	(0x8*2)
#define	M_AFE_SPUR_PREG_A_SETUP	(M_AFE_SPUR_WAR_BLK+(0x9*2))
#define	M_AFE_SPUR_PREG_A_SETUP_OFFSET	(0x9*2)
#define	M_AFE_SPUR_RREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0xd*2))
#define	M_AFE_SPUR_RREG_V_SETUP_S_OFFSET	(0xd*2)
#define	M_AFE_SPUR_RREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x14*2))
#define	M_AFE_SPUR_RREG_V_SETUP_E_OFFSET	(0x14*2)
#define	M_AFE_SPUR_PREG_V_SETUP_S	(M_AFE_SPUR_WAR_BLK+(0x15*2))
#define	M_AFE_SPUR_PREG_V_SETUP_S_OFFSET	(0x15*2)
#define	M_AFE_SPUR_PREG_V_SETUP_E	(M_AFE_SPUR_WAR_BLK+(0x17*2))
#define	M_AFE_SPUR_PREG_V_SETUP_E_OFFSET	(0x17*2)
#define	M_AFE_SPUR_RREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x18*2))
#define	M_AFE_SPUR_RREG_V_RSTR_S_OFFSET	(0x18*2)
#define	M_AFE_SPUR_RREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x1f*2))
#define	M_AFE_SPUR_RREG_V_RSTR_E_OFFSET	(0x1f*2)
#define	M_AFE_SPUR_PREG_V_RSTR_S	(M_AFE_SPUR_WAR_BLK+(0x20*2))
#define	M_AFE_SPUR_PREG_V_RSTR_S_OFFSET	(0x20*2)
#define	M_AFE_SPUR_PREG_V_RSTR_E	(M_AFE_SPUR_WAR_BLK+(0x24*2))
#define	M_AFE_SPUR_PREG_V_RSTR_E_OFFSET	(0x24*2)
#define	M_AFE_SPUR_RREG_A_RSTR	(M_AFE_SPUR_WAR_BLK+(0x25*2))
#define	M_AFE_SPUR_RREG_A_RSTR_OFFSET	(0x25*2)
#define	M_BTCX_IBSS_TSF_L	(M_BTCX_IBSS_TSF+(0x0*2))
#define	M_BTCX_IBSS_TSF_L_OFFSET	(0x0*2)
#define	M_BTCX_IBSS_TSF_ML	(M_BTCX_IBSS_TSF+(0x1*2))
#define	M_BTCX_IBSS_TSF_ML_OFFSET	(0x1*2)
#define	M_BTCX_IBSS_TSF_SCO_L	(M_BTCX_IBSS_TSF+(0x2*2))
#define	M_BTCX_IBSS_TSF_SCO_L_OFFSET	(0x2*2)
#define	M_RXAMPDU_TA0	(M_RXAMPDU_TA_BLK+(0x0*2))
#define	M_RXAMPDU_TA0_OFFSET	(0x0*2)
#define	M_RXAMPDU_TA1	(M_RXAMPDU_TA_BLK+(0x1*2))
#define	M_RXAMPDU_TA1_OFFSET	(0x1*2)
#define	M_RXAMPDU_TA2	(M_RXAMPDU_TA_BLK+(0x2*2))
#define	M_RXAMPDU_TA2_OFFSET	(0x2*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_TXERR_COND	(M_DIAG_TXERR_BLK+(0x0*2))
#define	M_TXERR_COND_OFFSET	(0x0*2)
#define	M_TXERR_RAND	(M_DIAG_TXERR_BLK+(0x1*2))
#define	M_TXERR_RAND_OFFSET	(0x1*2)
#define	M_TXERR_TMP	(M_DIAG_TXERR_BLK+(0x2*2))
#define	M_TXERR_TMP_OFFSET	(0x2*2)
#define	M_SRVAL_TMP0	(M_SRVAL_BLK+(0x0*2))
#define	M_SRVAL_TMP0_OFFSET	(0x0*2)
#define	M_SRVAL_TMP1	(M_SRVAL_BLK+(0x1*2))
#define	M_SRVAL_TMP1_OFFSET	(0x1*2)
#define	M_CORE0_EDVAL	(M_CRX_BLK+(0xf*2))
#define	M_CORE0_EDVAL_OFFSET	(0xf*2)
#define	M_MACSUSP_STRT_L	(M_CRX_BLK+(0x11*2))
#define	M_MACSUSP_STRT_L_OFFSET	(0x11*2)
#define	M_MACSUSP_STRT_ML	(M_CRX_BLK+(0x12*2))
#define	M_MACSUSP_STRT_ML_OFFSET	(0x12*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x2*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x2*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0x13*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0x13*2)
#define	M_MTID_AGGID	(0xe7b*2)
#define	M_MTID_LASTREGSEL	(0xe7c*2)
#define	M_MTID_TOTAGG	(0xe7d*2)
#define	M_MTID_REGSELBMP	(0xe7e*2)
#define	M_MTID_AQMREGBMP	(0xe7f*2)
#define	M_RXTRIG_CMNINFO	(M_RXTRIG_BLK+(0x0*2))
#define	M_RXTRIG_CMNINFO_OFFSET	(0x0*2)
#define	M_RXTRIG_USRINFO	(M_RXTRIG_BLK+(0x4*2))
#define	M_RXTRIG_USRINFO_OFFSET	(0x4*2)
#define	M_AID_MYBSS0	(M_AID_BLK+(0x0*2))
#define	M_AID_MYBSS0_OFFSET	(0x0*2)
#define	M_AID_RAND	(M_AID_BLK+(0x4*2))
#define	M_AID_RAND_OFFSET	(0x4*2)
#define	M_AID_PAD	(M_AID_BLK+(0x5*2))
#define	M_AID_PAD_OFFSET	(0x5*2)
#define	M_TRIG_PSDULEN0	(0xe80*2)
#define	M_TRIG_PSDULEN1	(0xe81*2)
#endif /* (D11_REV == 81) */
