Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Mar 19 10:08:27 2017
| Host         : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.118       -0.118                      1                10894        0.034        0.000                      0                10894        3.750        0.000                       0                  4187  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.500}        5.000           200.000         
clk_fpga_2  {0.000 4.000}        8.000           125.000         
clk_fpga_3  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.118       -0.118                      1                10894        0.034        0.000                      0                10894        3.750        0.000                       0                  4187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.118ns,  Total Violation       -0.118ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 4.382ns (44.731%)  route 5.414ns (55.269%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.753     3.047    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempB_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X3Y21         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.501 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DOADO[0]
                         net (fo=7, routed)           0.958     6.460    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/d_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.584 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/d_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_36/O
                         net (fo=5, routed)           0.736     7.320    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempB_U/bigint_math_bigint_add_tempA_ram_U/grp_bigint_math_bigint_compare_fu_371_b_q0[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_29/O
                         net (fo=1, routed)           0.344     7.788    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/DI[0]
    SLICE_X56Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.314 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_12__0/CO[3]
                         net (fo=4, routed)           0.897     9.211    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_12__0_n_17
    SLICE_X57Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.335 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_17__0/O
                         net (fo=2, routed)           0.309     9.644    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/q0_reg[0]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.768 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_2__0/O
                         net (fo=18, routed)          0.375    10.143    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/p_0_in
    SLICE_X56Y50         LUT4 (Prop_lut4_I1_O)        0.124    10.267 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_9__1/O
                         net (fo=8, routed)           1.505    11.773    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/A1
    SLICE_X58Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    11.897 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.897    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/OD
    SLICE_X58Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    12.138 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    12.138    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/O0
    SLICE_X58Y49         MUXF8 (Prop_muxf8_I0_O)      0.098    12.236 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289    12.525    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q00[0]
    SLICE_X57Y49         LUT6 (Prop_lut6_I1_O)        0.319    12.844 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0[0]_i_1/O
                         net (fo=1, routed)           0.000    12.844    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0[0]_i_1_n_17
    SLICE_X57Y49         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.555    12.734    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ap_clk
    SLICE_X57Y49         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X57Y49         FDRE (Setup_fdre_C_D)        0.031    12.726    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 4.530ns (46.400%)  route 5.233ns (53.600%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.676     2.970    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     5.424 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/DOADO[27]
                         net (fo=2, routed)           0.824     6.249    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ram_reg_i_57__0[27]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.373 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ram_reg_i_46__0/O
                         net (fo=2, routed)           0.876     7.249    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/gen_write[1].mem_reg_6
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.373 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_40__0/O
                         net (fo=5, routed)           0.644     8.017    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/grp_bigint_math_bigint_compare_fu_191_a_q0[3]
    SLICE_X29Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.141 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_24__1/O
                         net (fo=1, routed)           0.000     8.141    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_24__1_n_17
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.691 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_11__1/CO[3]
                         net (fo=4, routed)           0.881     9.572    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_10[0]
    SLICE_X28Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.696 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_17__1/O
                         net (fo=2, routed)           0.313    10.009    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.133 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_2__1/O
                         net (fo=18, routed)          0.400    10.533    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/p_0_in
    SLICE_X28Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.657 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_9__4/O
                         net (fo=8, routed)           0.999    11.656    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/A1
    SLICE_X26Y69         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    11.780 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.780    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/OD
    SLICE_X26Y69         MUXF7 (Prop_muxf7_I0_O)      0.241    12.021 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    12.021    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/O0
    SLICE_X26Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    12.119 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.295    12.414    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q00[0]
    SLICE_X27Y69         LUT6 (Prop_lut6_I1_O)        0.319    12.733 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.733    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0[0]_i_1__0_n_17
    SLICE_X27Y69         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.510    12.689    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ap_clk
    SLICE_X27Y69         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X27Y69         FDRE (Setup_fdre_C_D)        0.031    12.795    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 4.661ns (47.838%)  route 5.083ns (52.162%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.676     2.970    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     5.424 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/DOADO[27]
                         net (fo=2, routed)           0.824     6.249    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ram_reg_i_57__0[27]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.373 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ram_reg_i_46__0/O
                         net (fo=2, routed)           0.876     7.249    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/gen_write[1].mem_reg_6
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.373 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_40__0/O
                         net (fo=5, routed)           0.644     8.017    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/grp_bigint_math_bigint_compare_fu_191_a_q0[3]
    SLICE_X29Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.141 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_24__1/O
                         net (fo=1, routed)           0.000     8.141    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_24__1_n_17
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.691 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_11__1/CO[3]
                         net (fo=4, routed)           0.881     9.572    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_10[0]
    SLICE_X28Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.696 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_17__1/O
                         net (fo=2, routed)           0.313    10.009    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.133 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/one_1_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_2__1/O
                         net (fo=18, routed)          0.400    10.533    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/p_0_in
    SLICE_X28Y69         LUT4 (Prop_lut4_I1_O)        0.124    10.657 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_9__4/O
                         net (fo=8, routed)           0.855    11.512    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/A1
    SLICE_X30Y69         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.297    11.810 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_B/O
                         net (fo=1, routed)           0.000    11.810    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/OB
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    12.019 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    12.019    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/O1
    SLICE_X30Y69         MUXF8 (Prop_muxf8_I1_O)      0.088    12.107 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.289    12.396    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q00[1]
    SLICE_X29Y69         LUT6 (Prop_lut6_I1_O)        0.319    12.715 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.715    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0[1]_i_1__0_n_17
    SLICE_X29Y69         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.514    12.693    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ap_clk
    SLICE_X29Y69         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y69         FDRE (Setup_fdre_C_D)        0.031    12.799    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/d_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 4.719ns (50.109%)  route 4.698ns (49.891%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.771     3.065    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/d_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X3Y19         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/d_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.519 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/d_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DOADO[6]
                         net (fo=9, routed)           1.170     6.690    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_18[4]
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.150     6.840 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_44/O
                         net (fo=1, routed)           0.299     7.139    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_44_n_17
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.326     7.465 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.480     7.945    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_26_n_17
    SLICE_X56Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.330 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_12__0/CO[3]
                         net (fo=4, routed)           0.897     9.227    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_12__0_n_17
    SLICE_X57Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.351 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_17__0/O
                         net (fo=2, routed)           0.309     9.659    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/q0_reg[0]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.783 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_0_0_i_2__0/O
                         net (fo=18, routed)          0.556    10.339    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/p_0_in
    SLICE_X57Y50         LUT4 (Prop_lut4_I1_O)        0.124    10.463 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_8__1/O
                         net (fo=8, routed)           0.696    11.159    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/A2
    SLICE_X58Y50         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.411    11.569 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.569    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/OA
    SLICE_X58Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    11.783 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    11.783    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/O1
    SLICE_X58Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    11.871 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.292    12.163    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q00[1]
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.319    12.482 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    12.482    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0[1]_i_1_n_17
    SLICE_X57Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.538    12.717    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ap_clk
    SLICE_X57Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/C
                         clock pessimism              0.115    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)        0.029    12.707    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 3.074ns (35.218%)  route 5.654ns (64.782%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.770     3.064    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X3Y17         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.518 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DOADO[1]
                         net (fo=24, routed)          1.910     7.428    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/DOADO[1]
    SLICE_X67Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.552 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_i_201/O
                         net (fo=1, routed)           0.433     7.985    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_mul_fu_335/grp_bigint_math_bigint_add_1_fu_210/ram_reg_17
    SLICE_X67Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.109 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_mul_fu_335/grp_bigint_math_bigint_add_1_fu_210/ram_reg_i_154/O
                         net (fo=1, routed)           1.031     9.140    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_mul_fu_335/grp_bigint_math_bigint_add_1_fu_210/ram_reg_i_154_n_17
    SLICE_X55Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.264 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_mul_fu_335/grp_bigint_math_bigint_add_1_fu_210/ram_reg_i_93__2/O
                         net (fo=1, routed)           0.587     9.851    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ap_CS_fsm_reg[40]
    SLICE_X54Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.975 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_i_40__2/O
                         net (fo=1, routed)           0.657    10.632    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_add_fu_364/ram_reg_7
    SLICE_X49Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.756 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_add_fu_364/ram_reg_i_12__7/O
                         net (fo=1, routed)           1.037    11.793    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/DIADI[5]
    RAMB18_X3Y17         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.596    12.775    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X3Y17         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.290    13.064    
                         clock uncertainty           -0.154    12.910    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    12.173    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 3.054ns (35.246%)  route 5.611ns (64.754%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.770     3.064    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X3Y17         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.518 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DOADO[1]
                         net (fo=24, routed)          2.172     7.691    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/DOADO[1]
    SLICE_X80Y66         LUT2 (Prop_lut2_I0_O)        0.150     7.841 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_i_98/O
                         net (fo=1, routed)           1.631     9.472    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_add_fu_364/ram_reg_10
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.326     9.798 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_add_fu_364/ram_reg_i_43__1/O
                         net (fo=1, routed)           0.582    10.380    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_add_fu_364/ram_reg_i_43__1_n_17
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124    10.504 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_add_fu_364/ram_reg_i_14__6/O
                         net (fo=1, routed)           1.225    11.729    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/DIADI[3]
    RAMB18_X3Y17         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.596    12.775    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X3Y17         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.290    13.064    
                         clock uncertainty           -0.154    12.910    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    12.173    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/temp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 3.730ns (41.751%)  route 5.204ns (58.249%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.693     2.987    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.869 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DOADO[5]
                         net (fo=23, routed)          1.305     5.174    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/DOADO[5]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.298 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_25__0/O
                         net (fo=4, routed)           0.613     5.911    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_25__0_n_17
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_29__0/O
                         net (fo=1, routed)           0.000     6.035    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_29__0_n_17
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.433 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.433    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_12__0_n_17
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.655 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_i_15__0/O[0]
                         net (fo=3, routed)           0.637     7.292    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_0[0]
    SLICE_X29Y59         LUT4 (Prop_lut4_I3_O)        0.299     7.591 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_21__0/O
                         net (fo=2, routed)           0.412     8.003    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_21__0_n_17
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.127 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_5__0/O
                         net (fo=2, routed)           0.489     8.617    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_5__0_n_17
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_9__0/O
                         net (fo=1, routed)           0.000     8.741    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_9__0_n_17
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_1__0_n_17
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.620 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_i_1__0/O[3]
                         net (fo=2, routed)           0.812    10.431    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[7][6]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.306    10.737 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_2__0/O
                         net (fo=1, routed)           0.162    10.899    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_2__0_n_17
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.023 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_1__0/O
                         net (fo=3, routed)           0.194    11.217    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_fu_361_p2
    SLICE_X26Y57         LUT2 (Prop_lut2_I1_O)        0.124    11.341 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/ap_CS_fsm[11]_i_1__1/O
                         net (fo=9, routed)           0.580    11.921    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/ap_NS_fsm[11]
    SLICE_X27Y57         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.520    12.699    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/ap_clk
    SLICE_X27Y57         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[0]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.569    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[0]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 3.730ns (41.751%)  route 5.204ns (58.249%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.693     2.987    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.869 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DOADO[5]
                         net (fo=23, routed)          1.305     5.174    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/DOADO[5]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.298 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_25__0/O
                         net (fo=4, routed)           0.613     5.911    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_25__0_n_17
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_29__0/O
                         net (fo=1, routed)           0.000     6.035    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_29__0_n_17
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.433 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.433    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_12__0_n_17
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.655 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_i_15__0/O[0]
                         net (fo=3, routed)           0.637     7.292    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_0[0]
    SLICE_X29Y59         LUT4 (Prop_lut4_I3_O)        0.299     7.591 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_21__0/O
                         net (fo=2, routed)           0.412     8.003    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_21__0_n_17
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.127 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_5__0/O
                         net (fo=2, routed)           0.489     8.617    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_5__0_n_17
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_9__0/O
                         net (fo=1, routed)           0.000     8.741    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_9__0_n_17
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_1__0_n_17
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.620 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_i_1__0/O[3]
                         net (fo=2, routed)           0.812    10.431    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[7][6]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.306    10.737 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_2__0/O
                         net (fo=1, routed)           0.162    10.899    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_2__0_n_17
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.023 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_1__0/O
                         net (fo=3, routed)           0.194    11.217    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_fu_361_p2
    SLICE_X26Y57         LUT2 (Prop_lut2_I1_O)        0.124    11.341 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/ap_CS_fsm[11]_i_1__1/O
                         net (fo=9, routed)           0.580    11.921    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/ap_NS_fsm[11]
    SLICE_X27Y57         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.520    12.699    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/ap_clk
    SLICE_X27Y57         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[1]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.569    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[1]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 3.730ns (41.751%)  route 5.204ns (58.249%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.693     2.987    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.869 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DOADO[5]
                         net (fo=23, routed)          1.305     5.174    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/DOADO[5]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.298 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_25__0/O
                         net (fo=4, routed)           0.613     5.911    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_25__0_n_17
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_29__0/O
                         net (fo=1, routed)           0.000     6.035    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_29__0_n_17
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.433 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.433    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_12__0_n_17
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.655 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_i_15__0/O[0]
                         net (fo=3, routed)           0.637     7.292    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_0[0]
    SLICE_X29Y59         LUT4 (Prop_lut4_I3_O)        0.299     7.591 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_21__0/O
                         net (fo=2, routed)           0.412     8.003    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_21__0_n_17
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.127 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_5__0/O
                         net (fo=2, routed)           0.489     8.617    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_5__0_n_17
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_9__0/O
                         net (fo=1, routed)           0.000     8.741    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_9__0_n_17
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_1__0_n_17
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.620 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_i_1__0/O[3]
                         net (fo=2, routed)           0.812    10.431    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[7][6]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.306    10.737 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_2__0/O
                         net (fo=1, routed)           0.162    10.899    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_2__0_n_17
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.023 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_1__0/O
                         net (fo=3, routed)           0.194    11.217    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_fu_361_p2
    SLICE_X26Y57         LUT2 (Prop_lut2_I1_O)        0.124    11.341 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/ap_CS_fsm[11]_i_1__1/O
                         net (fo=9, routed)           0.580    11.921    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/ap_NS_fsm[11]
    SLICE_X27Y57         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.520    12.699    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/ap_clk
    SLICE_X27Y57         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[2]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.569    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[2]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 3.730ns (41.751%)  route 5.204ns (58.249%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.693     2.987    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.869 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/DOADO[5]
                         net (fo=23, routed)          1.305     5.174    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/DOADO[5]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.298 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_25__0/O
                         net (fo=4, routed)           0.613     5.911    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_25__0_n_17
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_29__0/O
                         net (fo=1, routed)           0.000     6.035    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_29__0_n_17
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.433 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.433    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_12__0_n_17
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.655 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_i_15__0/O[0]
                         net (fo=3, routed)           0.637     7.292    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_0[0]
    SLICE_X29Y59         LUT4 (Prop_lut4_I3_O)        0.299     7.591 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_21__0/O
                         net (fo=2, routed)           0.412     8.003    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_21__0_n_17
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.127 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_5__0/O
                         net (fo=2, routed)           0.489     8.617    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_5__0_n_17
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_9__0/O
                         net (fo=1, routed)           0.000     8.741    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538[2]_i_9__0_n_17
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.291    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[2]_i_1__0_n_17
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.620 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[6]_i_1__0/O[3]
                         net (fo=2, routed)           0.812    10.431    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/carry_reg_538_reg[7][6]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.306    10.737 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_2__0/O
                         net (fo=1, routed)           0.162    10.899    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_2__0_n_17
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.023 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_reg_544[0]_i_1__0/O
                         net (fo=3, routed)           0.194    11.217    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/tmp_37_fu_361_p2
    SLICE_X26Y57         LUT2 (Prop_lut2_I1_O)        0.124    11.341 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempA_U/bigint_math_bigint_add_tempA_ram_U/ap_CS_fsm[11]_i_1__1/O
                         net (fo=9, routed)           0.580    11.921    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/ap_NS_fsm[11]
    SLICE_X27Y57         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        1.520    12.699    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/ap_clk
    SLICE_X27Y57         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[3]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.569    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/sum_addr_1_reg_548_reg[3]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  0.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/i5_reg_178_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tmp_11_reg_703_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.660%)  route 0.224ns (61.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.555     0.891    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/ap_clk
    SLICE_X48Y56         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/i5_reg_178_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/i5_reg_178_reg[8]/Q
                         net (fo=5, routed)           0.224     1.255    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tmp_11_fu_428_p3
    SLICE_X53Y55         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tmp_11_reg_703_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.820     1.186    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/ap_clk
    SLICE_X53Y55         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tmp_11_reg_703_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.070     1.221    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/tmp_11_reg_703_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_5_reg_497_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_reg_186_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.247ns (62.459%)  route 0.148ns (37.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.586     0.922    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/ap_clk
    SLICE_X62Y49         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_5_reg_497_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.148     1.070 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_5_reg_497_reg[1]/Q
                         net (fo=1, routed)           0.148     1.218    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_5_reg_497[1]
    SLICE_X63Y50         LUT5 (Prop_lut5_I0_O)        0.099     1.317 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_reg_186[1]_i_1/O
                         net (fo=1, routed)           0.000     1.317    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_reg_186[1]_i_1_n_17
    SLICE_X63Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_reg_186_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.849     1.215    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/ap_clk
    SLICE_X63Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_reg_186_reg[1]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/outputBit_reg_186_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/out_addr_reg_567_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_1_reg_175_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.034%)  route 0.209ns (52.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.586     0.922    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/ap_clk
    SLICE_X67Y49         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/out_addr_reg_567_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/out_addr_reg_567_reg[5]/Q
                         net (fo=2, routed)           0.209     1.272    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/out_addr_reg_567[5]
    SLICE_X67Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.317 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_1_reg_175[5]_i_1/O
                         net (fo=1, routed)           0.000     1.317    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_1_reg_175[5]_i_1_n_17
    SLICE_X67Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_1_reg_175_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.849     1.215    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/ap_clk
    SLICE_X67Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_1_reg_175_reg[5]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.091     1.276    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_1_reg_175_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_cast_reg_502_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k7_reg_154_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.993%)  route 0.171ns (41.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.580     0.916    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/ap_clk
    SLICE_X62Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_cast_reg_502_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.148     1.064 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_cast_reg_502_reg[7]/Q
                         net (fo=1, routed)           0.171     1.235    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k_cast_reg_502[7]
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.098     1.333 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k7_reg_154[7]_i_2/O
                         net (fo=1, routed)           0.000     1.333    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k7_reg_154[7]_i_2_n_17
    SLICE_X63Y49         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k7_reg_154_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.854     1.220    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/ap_clk
    SLICE_X63Y49         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k7_reg_154_reg[7]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.091     1.281    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_leftshift_fu_343/k7_reg_154_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_reg_183_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_5_reg_516_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.600%)  route 0.230ns (52.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.545     0.881    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/ap_clk
    SLICE_X50Y68         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_reg_183_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_reg_183_reg[6]/Q
                         net (fo=5, routed)           0.230     1.275    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_reg_183_reg_n_17_[6]
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.320 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_5_reg_516[8]_i_1/O
                         net (fo=1, routed)           0.000     1.320    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_5_fu_308_p2[8]
    SLICE_X48Y68         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_5_reg_516_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.815     1.181    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/ap_clk
    SLICE_X48Y68         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_5_reg_516_reg[8]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.107     1.253    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/j_5_reg_516_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.758%)  route 0.239ns (56.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.562     0.898    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_clk
    SLICE_X49Y49         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_CS_fsm_reg[3]/Q
                         net (fo=6, routed)           0.239     1.278    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/Q[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.323 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/state_U/bigint_math_bigint_compare_state_ram_U/ap_CS_fsm[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.323    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_NS_fsm[5]
    SLICE_X47Y51         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.825     1.191    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_clk
    SLICE_X47Y51         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_CS_fsm_reg[5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.091     1.252    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_compare_fu_371/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.924%)  route 0.347ns (65.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.549     0.885    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/ap_clk
    SLICE_X48Y67         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/Q
                         net (fo=1, routed)           0.161     1.187    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/grp_bigint_math_bigint_zero_fu_211/tmp_i_reg_457_reg[7][4]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.232 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/grp_bigint_math_bigint_zero_fu_211/ram_reg_0_255_0_0_i_6__3/O
                         net (fo=32, routed)          0.186     1.417    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/A4
    SLICE_X50Y67         RAMS64E                                      r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.812     1.178    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/WCLK
    SLICE_X50Y67         RAMS64E                                      r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.343    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.924%)  route 0.347ns (65.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.549     0.885    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/ap_clk
    SLICE_X48Y67         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/Q
                         net (fo=1, routed)           0.161     1.187    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/grp_bigint_math_bigint_zero_fu_211/tmp_i_reg_457_reg[7][4]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.232 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/grp_bigint_math_bigint_zero_fu_211/ram_reg_0_255_0_0_i_6__3/O
                         net (fo=32, routed)          0.186     1.417    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/A4
    SLICE_X50Y67         RAMS64E                                      r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.812     1.178    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/WCLK
    SLICE_X50Y67         RAMS64E                                      r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.343    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.924%)  route 0.347ns (65.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.549     0.885    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/ap_clk
    SLICE_X48Y67         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/Q
                         net (fo=1, routed)           0.161     1.187    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/grp_bigint_math_bigint_zero_fu_211/tmp_i_reg_457_reg[7][4]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.232 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/grp_bigint_math_bigint_zero_fu_211/ram_reg_0_255_0_0_i_6__3/O
                         net (fo=32, routed)          0.186     1.417    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/A4
    SLICE_X50Y67         RAMS64E                                      r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.812     1.178    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/WCLK
    SLICE_X50Y67         RAMS64E                                      r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.343    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.924%)  route 0.347ns (65.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.549     0.885    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/ap_clk
    SLICE_X48Y67         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tmp_i_reg_457_reg[4]/Q
                         net (fo=1, routed)           0.161     1.187    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/grp_bigint_math_bigint_zero_fu_211/tmp_i_reg_457_reg[7][4]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.232 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/grp_bigint_math_bigint_zero_fu_211/ram_reg_0_255_0_0_i_6__3/O
                         net (fo=32, routed)          0.186     1.417    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/A4
    SLICE_X50Y67         RAMS64E                                      r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4187, routed)        0.812     1.178    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/WCLK
    SLICE_X50Y67         RAMS64E                                      r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.343    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_a/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_a/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_b/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_b/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/tempExp_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_fu_172/tempB_U/bigint_math_bigint_add_tempA_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y66  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y66  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y66  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y66  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y67  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y67  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_7_7/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y67  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y67  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_compare_fu_191/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y67  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_mul_fu_335/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y67  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_mul_fu_335/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y67  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_mul_fu_335/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y67  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_longdiv_fu_160/grp_bigint_math_bigint_mul_fu_335/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y64  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y64  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_modexp_fu_82/grp_bigint_math_bigint_mul_1_fu_179/tempA_U/bigint_math_bigint_add_tempA_ram_U/ram_reg_0_255_6_6/RAMS64E_B/CLK



