Model {
  Name			  "realign"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.9"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Mon Oct 02 15:11:42 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mdexter"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Oct 03 11:18:14 2006"
  ModelVersionFormat	  "1.%<AutoIncrement:9>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "100.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SignalSpecification
      Dimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "realign"
    Location		    [429, 180, 1447, 784]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [17, 13, 68, 63]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2"
      part		      "xc2v1000"
      speed		      "-4"
      package		      "bg575"
      synthesis_tool	      "XST"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Zero"
      Ports		      [1, 1]
      Position		      [105, 230, 135, 260]
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo "
"Zero"
      SourceType	      "Compare To Zero"
      ShowPortLabels	      on
      relop		      "=="
      LogicOutDataTypeMode    "boolean"
      ZeroCross		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter\nFree-Running"
      Ports		      [0, 1]
      Position		      [25, 150, 55, 180]
      SourceBlock	      "simulink/Sources/Counter\nFree-Running"
      SourceType	      "Counter Free-Running"
      ShowPortLabels	      on
      NumBits		      "10"
      tsamp		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay"
      Ports		      [1, 1]
      Position		      [105, 155, 145, 175]
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay1"
      Ports		      [1, 1]
      Position		      [190, 280, 230, 300]
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "10"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay2"
      Ports		      [1, 1]
      Position		      [190, 325, 230, 345]
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "10"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay3"
      Ports		      [1, 1]
      Position		      [195, 430, 235, 450]
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "32"
    }
    Block {
      BlockType		      Reference
      Name		      "Resource Estimator"
      Tag		      "resEstTag"
      Ports		      []
      Position		      [118, 13, 171, 66]
      ShowName		      off
      AttributesFormatString  "Resource\\nEstimator"
      FontName		      "Arial"
      SourceBlock	      "xbsIndex_r3/Resource Estimator"
      SourceType	      "Xilinx Resource Estimator Block"
      ShowPortLabels	      on
      xl_estimator_area	      "[398 26 0 780 260 0 0]"
      xl_use_estimator_area   off
      simulink_period	      "1"
      mrp_directory	      "./netlist"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [3]
      Position		      [885, 178, 935, 402]
      Location		      [188, 390, 1149, 829]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      Reference
      Name		      "din0"
      Ports		      [1, 1]
      Position		      [270, 189, 325, 211]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Unsigned"
      n_bits		      "64"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      on
      xl_area		      "[0 0 0 0 64 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "din1"
      Ports		      [1, 1]
      Position		      [270, 279, 325, 301]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Unsigned"
      n_bits		      "64"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      on
      xl_area		      "[0 0 0 0 64 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "dout0"
      Ports		      [1, 1]
      Position		      [705, 204, 760, 226]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0 0 0 0 64 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "dout1"
      Ports		      [1, 1]
      Position		      [705, 279, 760, 301]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0 0 0 0 64 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "realign"
      Ports		      [5, 3]
      Position		      [480, 180, 560, 400]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"realign"
	Location		[749, 342, 1308, 657]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  Position		  [25, 23, 55, 37]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync0"
	  Position		  [25, 53, 55, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [25, 118, 55, 132]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync1"
	  Position		  [25, 148, 55, 162]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [30, 273, 60, 287]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [120, 270, 165, 290]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[1 1 0 0 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr0"
	  Ports			  [2, 1]
	  Position		  [230, 48, 275, 97]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  xl_area		  "[3 6 0 0 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr1"
	  Ports			  [2, 1]
	  Position		  [230, 143, 275, 192]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  xl_area		  "[3 6 0 0 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asr0"
	  Ports			  [2, 1]
	  Position		  [315, 17, 365, 68]
	  SourceBlock		  "xbsIndex_r3/Addressable Shift Register"
	  SourceType		  "Xilinx Addressable Shift Register"
	  infer_latency		  "on"
	  depth			  "2"
	  initVector		  "[0]"
	  explicit_period	  "off"
	  period		  "1"
	  accept_only_valid	  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[192 0 0 384 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "asr1"
	  Ports			  [2, 1]
	  Position		  [315, 112, 365, 163]
	  SourceBlock		  "xbsIndex_r3/Addressable Shift Register"
	  SourceType		  "Xilinx Addressable Shift Register"
	  infer_latency		  "on"
	  depth			  "2"
	  initVector		  "[0]"
	  explicit_period	  "off"
	  period		  "1"
	  accept_only_valid	  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[192 0 0 384 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "count0"
	  Ports			  [1, 1]
	  Position		  [115, 50, 165, 70]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "6"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[3 6 0 6 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "count1"
	  Ports			  [1, 1]
	  Position		  [115, 145, 165, 165]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "6"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[3 6 0 6 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout0"
	  Position		  [425, 38, 455, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [425, 133, 455, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [425, 273, 455, 287]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "count0"
	  SrcPort		  1
	  DstBlock		  "addr0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr0"
	  SrcPort		  1
	  Points		  [10, 0; 0, -20]
	  DstBlock		  "asr0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "count1"
	  SrcPort		  1
	  DstBlock		  "addr1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -20]
	  DstBlock		  "asr1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -100]
	    Branch {
	      DstBlock		      "addr1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -95]
	      DstBlock		      "addr0"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "sync_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "asr0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "asr0"
	  SrcPort		  1
	  DstBlock		  "dout0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync0"
	  SrcPort		  1
	  DstBlock		  "count0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "asr1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "asr1"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync1"
	  SrcPort		  1
	  DstBlock		  "count1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sync0"
      Ports		      [1, 1]
      Position		      [270, 234, 325, 256]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Boolean"
      n_bits		      "64"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      on
      xl_area		      "[0 0 0 0 1 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync1"
      Ports		      [1, 1]
      Position		      [270, 324, 325, 346]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Boolean"
      n_bits		      "64"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      on
      xl_area		      "[0 0 0 0 1 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync_in"
      Ports		      [1, 1]
      Position		      [270, 429, 325, 451]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Boolean"
      n_bits		      "64"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      on
      xl_area		      "[0 0 0 0 1 0 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sync_out"
      Ports		      [1, 1]
      Position		      [705, 354, 760, 376]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      xl_use_area	      off
    }
    Line {
      SrcBlock		      "din0"
      SrcPort		      1
      DstBlock		      "realign"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync0"
      SrcPort		      1
      DstBlock		      "realign"
      DstPort		      2
    }
    Line {
      SrcBlock		      "realign"
      SrcPort		      1
      DstBlock		      "dout0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "din1"
      SrcPort		      1
      DstBlock		      "realign"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sync1"
      SrcPort		      1
      DstBlock		      "realign"
      DstPort		      4
    }
    Line {
      SrcBlock		      "realign"
      SrcPort		      2
      DstBlock		      "dout1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_in"
      SrcPort		      1
      Points		      [85, 0; 0, -60]
      DstBlock		      "realign"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Counter\nFree-Running"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	Points			[0, 80]
	DstBlock		"Compare\nTo Zero"
	DstPort			1
      }
      Branch {
	DstBlock		"Integer Delay"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Integer Delay"
      SrcPort		      1
      Points		      [25, 0; 0, 35]
      Branch {
	DstBlock		"din0"
	DstPort			1
      }
      Branch {
	DstBlock		"Integer Delay1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Compare\nTo Zero"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"sync0"
	DstPort			1
      }
      Branch {
	Points			[0, 90]
	Branch {
	  DstBlock		  "Integer Delay2"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 105]
	  DstBlock		  "Integer Delay3"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Integer Delay1"
      SrcPort		      1
      DstBlock		      "din1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integer Delay2"
      SrcPort		      1
      DstBlock		      "sync1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integer Delay3"
      SrcPort		      1
      DstBlock		      "sync_in"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dout0"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dout1"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sync_out"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "realign"
      SrcPort		      3
      DstBlock		      "sync_out"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    6!    8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X     "
"\"   !@    @    \"          4    (     0    $    !          4 !  ,     0   !@"
"   !S:&%R960       !C;VUP:6QA=&EO;@ .    @ ,   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,0 .    , $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   !P    !@    @    !          4    (   "
"  0    $    !          X   !     !@    @    $          4    (     0    L    !"
"         !     +    2$1,($YE=&QI<W0       X   !H    !@    @    !          4  "
"  (     0    $    !          X    X    !@    @    $          4    (     0    "
"<    !         !     '    =&%R9V5T,0 .    ,     8    (    !          %    \" "
"    $    !     0         0  $ ,0    X    P    !@    @    $          4    (   "
"  0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    "
"!    %P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8 "
"   (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T"
";R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   \" $   &    \"     (         !0    @    !     0    $    "
"     !0 $  @    !    \"    '1A<F=E=#$ #@   -@#   &    \"     (         !0    "
"@    !     0    $         !0 $ !     !    P    'AI;&EN>&9A;6EL>0    !P87)T   "
"             <W!E960              '!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   "
"9&ER96-T;W)Y         '1E<W1B96YC:         !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<"
"F%T:6]N ')U;E]C;W)E9V5N      !E=F%L7V9I96QD        8VQO8VM?;&]C          X   "
" X    !@    @    $          4    (     0    <    !         !     '    5FER=&5"
"X,@ .    .     8    (    !          %    \"     $    (     0         0    \" "
"   'AC,G8Q,# P#@   #     &    \"     0         !0    @    !     @    $       "
"  $  \" \"TT   .    .     8    (    !          %    \"     $    %     0      "
"   0    !0   &)G-3<U    #@   #     &    \"     0         !0    @    !     P  "
"  $         $  # %A35  .    0     8    (    !          %    \"     $    )    "
" 0         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    !          "
"%    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4"
"    (     0    ,    !         !   P Q,#  #@   $@    &    \"     0         !0 "
"   @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.   "
" ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    "
"P    !@    @    $          4    (     0    $    !         !   0 P    #@   #  "
"   &    \"     0         !0    @               $         $          .      @ "
"  8    (     @         %    \"     $    !     0         %  0 #     $    8    "
"<VAA<F5D        8V]M<&EL871I;VX #@   ( #   &    \"     (         !0    @    !"
"     0    $         !0 $ !,    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA="
"&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:7"
"1S            9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O;      .    .  "
"   8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#$"
" #@   # !   &    \"     (         !0    @    !     0    $         !0 $  <    "
"!    #@   &ME>7,   !V86QU97,    .    <     8    (     0         %    \"     $"
"    !     0         .    0     8    (    !          %    \"     $    +     0 "
"        0    \"P   $A$3\"!.971L:7-T       .    :     8    (     0         %  "
"  \"     $    !     0         .    .     8    (    !          %    \"     $  "
"  '     0         0    !P   '1A<F=E=#$ #@   #     &    \"     0         !0   "
" @    !     0    $         $  ! #$    .    ,     8    (    !          %    \""
"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (  "
"   0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    "
"&    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<"
"@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0"
"         0  , ;V9F  X    @!   !@    @    \"          4    (     0    $    !  "
"        4 !  (     0    @   !T87)G970Q  X   #8 P  !@    @    \"          4   "
" (     0    $    !          4 !  0     0   ,    !X:6QI;GAF86UI;'D     <&%R=  "
"              '-P965D              !P86-K86=E            <WEN=&AE<VES7W1O;VP "
" &1I<F5C=&]R>0        !T97-T8F5N8V@         <WES8VQK7W!E<FEO9    &-O<F5?9V5N9"
"7)A=&EO;@!R=6Y?8V]R96=E;@      979A;%]F:65L9        &-L;V-K7VQO8P         .  "
"  .     8    (    !          %    \"     $    '     0         0    !P   %9I<G"
"1E>#( #@   #@    &    \"     0         !0    @    !    \"     $         $    "
" @   !X8S)V,3 P, X    P    !@    @    $          4    (     0    (    !      "
"   !   @ M-   #@   #@    &    \"     0         !0    @    !    !0    $       "
"  $     4   !B9S4W-0    X    P    !@    @    $          4    (     0    ,    "
"!         !   P!84U0 #@   $     &    \"     0         !0    @    !    \"0    "
"$         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0"
"    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %   "
" \"     $    #     0         0  , ,3 P  X   !(    !@    @    $          4    "
"(     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #  "
"   &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,   "
"  8    (    !          %    \"     $    !     0         0  $ ,     X    P    "
"!@    @    $          4    (               !         !          "
  }
}
