

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_DFT_Loop10'
================================================================
* Date:           Fri Oct 21 23:29:02 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      144|      144|        18|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    211|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    3020|    512|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3020|    759|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_816_p2                  |         +|   0|  0|  13|          10|           3|
    |add_ln115_2_fu_682_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln115_3_fu_730_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln115_4_fu_778_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln116_1_fu_688_p2                |         +|   0|  0|  13|          10|           3|
    |add_ln116_2_fu_736_p2                |         +|   0|  0|  13|          10|           3|
    |add_ln116_3_fu_784_p2                |         +|   0|  0|  13|          10|           3|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_enable_state17_pp0_iter16_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state18_pp0_iter17_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_640_p2                 |      icmp|   0|  0|  11|          10|          11|
    |or_ln109_2_fu_672_p2                 |        or|   0|  0|   9|           9|           1|
    |or_ln109_3_fu_720_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln109_4_fu_768_p2                 |        or|   0|  0|   9|           9|           2|
    |or_ln120_fu_660_p2                   |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |xor_ln123_fu_830_p2                  |       xor|   0|  0|  33|          32|          33|
    |xor_ln124_fu_839_p2                  |       xor|   0|  0|  33|          32|          33|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 211|         183|         130|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4_0_load  |   9|          2|   10|         20|
    |i_4_0_fu_82                  |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   22|         44|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Stage2_I_1_load_1_reg_986           |  32|   0|   32|          0|
    |Stage2_I_1_load_reg_1180            |  32|   0|   32|          0|
    |Stage2_I_2_load_1_reg_998           |  32|   0|   32|          0|
    |Stage2_I_2_load_reg_1204            |  32|   0|   32|          0|
    |Stage2_I_3_load_1_reg_1009          |  32|   0|   32|          0|
    |Stage2_I_3_load_reg_1228            |  32|   0|   32|          0|
    |Stage2_I_load_1_reg_974             |  32|   0|   32|          0|
    |Stage2_I_load_reg_1156              |  32|   0|   32|          0|
    |Stage2_R_1_load_1_reg_980           |  32|   0|   32|          0|
    |Stage2_R_1_load_reg_1174            |  32|   0|   32|          0|
    |Stage2_R_2_load_1_reg_992           |  32|   0|   32|          0|
    |Stage2_R_2_load_reg_1198            |  32|   0|   32|          0|
    |Stage2_R_3_load_1_reg_1004          |  32|   0|   32|          0|
    |Stage2_R_3_load_reg_1222            |  32|   0|   32|          0|
    |Stage2_R_load_1_reg_968             |  32|   0|   32|          0|
    |Stage2_R_load_reg_1150              |  32|   0|   32|          0|
    |add33_i2_1_reg_1276                 |  32|   0|   32|          0|
    |add33_i2_1_reg_1276_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i2_2_reg_1296                 |  32|   0|   32|          0|
    |add33_i2_2_reg_1296_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i2_3_reg_1316                 |  32|   0|   32|          0|
    |add33_i2_3_reg_1316_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i2_reg_1256                   |  32|   0|   32|          0|
    |add36_i2_1_reg_1281                 |  32|   0|   32|          0|
    |add36_i2_1_reg_1281_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i2_2_reg_1301                 |  32|   0|   32|          0|
    |add36_i2_2_reg_1301_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i2_3_reg_1321                 |  32|   0|   32|          0|
    |add36_i2_3_reg_1321_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i2_reg_1261                   |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |i_4_0_fu_82                         |  10|   0|   10|          0|
    |lshr_ln118_5_reg_905                |   8|   0|    8|          0|
    |lshr_ln118_6_reg_926                |   8|   0|    8|          0|
    |lshr_ln118_7_reg_947                |   8|   0|    8|          0|
    |mul22_i1_1_reg_1034                 |  32|   0|   32|          0|
    |mul22_i1_2_reg_1054                 |  32|   0|   32|          0|
    |mul22_i1_3_reg_1064                 |  32|   0|   32|          0|
    |mul23_i2_1_reg_1039                 |  32|   0|   32|          0|
    |mul23_i2_3_reg_1070                 |  32|   0|   32|          0|
    |mul23_i2_reg_1024                   |  32|   0|   32|          0|
    |mul24_i1_1_reg_1044                 |  32|   0|   32|          0|
    |mul24_i1_2_reg_1059                 |  32|   0|   32|          0|
    |mul25_i2_1_reg_1049                 |  32|   0|   32|          0|
    |mul25_i2_reg_1029                   |  32|   0|   32|          0|
    |sub27_i2_1_reg_1266                 |  32|   0|   32|          0|
    |sub27_i2_2_reg_1286                 |  32|   0|   32|          0|
    |sub27_i2_3_reg_1306                 |  32|   0|   32|          0|
    |sub27_i2_reg_1246                   |  32|   0|   32|          0|
    |sub30_i2_1_reg_1271                 |  32|   0|   32|          0|
    |sub30_i2_2_reg_1291                 |  32|   0|   32|          0|
    |sub30_i2_3_reg_1311                 |  32|   0|   32|          0|
    |sub30_i2_reg_1251                   |  32|   0|   32|          0|
    |t_I_2_1_reg_1192                    |  32|   0|   32|          0|
    |t_I_2_2_reg_1216                    |  32|   0|   32|          0|
    |t_I_2_3_reg_1240                    |  32|   0|   32|          0|
    |t_I_s_reg_1168                      |  32|   0|   32|          0|
    |t_R_2_1_reg_1186                    |  32|   0|   32|          0|
    |t_R_2_2_reg_1210                    |  32|   0|   32|          0|
    |t_R_2_3_reg_1234                    |  32|   0|   32|          0|
    |t_R_s_reg_1162                      |  32|   0|   32|          0|
    |trunc_ln118_2_reg_884               |   8|   0|    8|          0|
    |xor_ln123_reg_1014                  |  32|   0|   32|          0|
    |xor_ln124_reg_1019                  |  32|   0|   32|          0|
    |zext_ln118_6_reg_1086               |   8|   0|   64|         56|
    |zext_ln118_7_reg_1102               |   8|   0|   64|         56|
    |zext_ln118_8_reg_1118               |   8|   0|   64|         56|
    |zext_ln118_9_reg_1134               |   8|   0|   64|         56|
    |zext_ln120_1_reg_889                |   7|   0|   64|         57|
    |zext_ln120_2_reg_910                |   8|   0|   64|         56|
    |zext_ln120_3_reg_931                |   8|   0|   64|         56|
    |zext_ln120_4_reg_952                |   8|   0|   64|         56|
    |Stage2_I_load_1_reg_974             |  64|  32|   32|          0|
    |Stage2_R_load_1_reg_968             |  64|  32|   32|          0|
    |lshr_ln118_5_reg_905                |  64|  32|    8|          0|
    |lshr_ln118_6_reg_926                |  64|  32|    8|          0|
    |lshr_ln118_7_reg_947                |  64|  32|    8|          0|
    |trunc_ln118_2_reg_884               |  64|  32|    8|          0|
    |xor_ln123_reg_1014                  |  64|  32|   32|          0|
    |xor_ln124_reg_1019                  |  64|  32|   32|          0|
    |zext_ln118_6_reg_1086               |  64|  32|   64|         56|
    |zext_ln118_7_reg_1102               |  64|  32|   64|         56|
    |zext_ln118_8_reg_1118               |  64|  32|   64|         56|
    |zext_ln118_9_reg_1134               |  64|  32|   64|         56|
    |zext_ln120_1_reg_889                |  64|  32|   64|         57|
    |zext_ln120_2_reg_910                |  64|  32|   64|         56|
    |zext_ln120_3_reg_931                |  64|  32|   64|         56|
    |zext_ln120_4_reg_952                |  64|  32|   64|         56|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |3020| 512| 3117|        898|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_628_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_628_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_628_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_628_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_628_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_632_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_632_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_632_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_632_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_632_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_636_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_636_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_636_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_636_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_636_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_640_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_640_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_640_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_640_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_640_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_644_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_644_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_644_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_644_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_644_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_648_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_648_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_648_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_648_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_648_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_652_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_652_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_652_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_652_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_652_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_656_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_656_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_656_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_656_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_656_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_660_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_660_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_660_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_660_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_660_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_664_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_664_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_664_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_664_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_664_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_668_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_668_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_668_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_668_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_668_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_672_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_672_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_672_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_672_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_672_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_676_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_676_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_676_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_676_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_676_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_680_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_680_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_680_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_680_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_680_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_684_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_684_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_684_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_684_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_684_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_688_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_688_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_688_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_688_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_688_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_692_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_692_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_692_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_692_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_692_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_696_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_696_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_696_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_696_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_696_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_700_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_700_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_700_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_700_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_700_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_704_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_704_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_704_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_704_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_704_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_708_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_708_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_708_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_708_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_708_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_712_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_712_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_712_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_712_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_712_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_716_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_716_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_716_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_716_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_716_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_720_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_720_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_720_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_720_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_720_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_724_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_724_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_724_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_724_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_728_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_728_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_728_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_728_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_732_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_732_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_732_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_732_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_736_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_736_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_736_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_736_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_740_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_740_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_740_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_740_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_744_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_744_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_744_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_744_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_748_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_748_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_748_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_748_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_752_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_752_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_752_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_752_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_756_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_756_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_756_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_756_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_760_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_760_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_760_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|grp_fu_760_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop10|  return value|
|Stage3_I_3_address0  |  out|    8|   ap_memory|                    Stage3_I_3|         array|
|Stage3_I_3_ce0       |  out|    1|   ap_memory|                    Stage3_I_3|         array|
|Stage3_I_3_we0       |  out|    1|   ap_memory|                    Stage3_I_3|         array|
|Stage3_I_3_d0        |  out|   32|   ap_memory|                    Stage3_I_3|         array|
|Stage3_I_3_address1  |  out|    8|   ap_memory|                    Stage3_I_3|         array|
|Stage3_I_3_ce1       |  out|    1|   ap_memory|                    Stage3_I_3|         array|
|Stage3_I_3_we1       |  out|    1|   ap_memory|                    Stage3_I_3|         array|
|Stage3_I_3_d1        |  out|   32|   ap_memory|                    Stage3_I_3|         array|
|Stage3_I_2_address0  |  out|    8|   ap_memory|                    Stage3_I_2|         array|
|Stage3_I_2_ce0       |  out|    1|   ap_memory|                    Stage3_I_2|         array|
|Stage3_I_2_we0       |  out|    1|   ap_memory|                    Stage3_I_2|         array|
|Stage3_I_2_d0        |  out|   32|   ap_memory|                    Stage3_I_2|         array|
|Stage3_I_2_address1  |  out|    8|   ap_memory|                    Stage3_I_2|         array|
|Stage3_I_2_ce1       |  out|    1|   ap_memory|                    Stage3_I_2|         array|
|Stage3_I_2_we1       |  out|    1|   ap_memory|                    Stage3_I_2|         array|
|Stage3_I_2_d1        |  out|   32|   ap_memory|                    Stage3_I_2|         array|
|Stage3_I_1_address0  |  out|    8|   ap_memory|                    Stage3_I_1|         array|
|Stage3_I_1_ce0       |  out|    1|   ap_memory|                    Stage3_I_1|         array|
|Stage3_I_1_we0       |  out|    1|   ap_memory|                    Stage3_I_1|         array|
|Stage3_I_1_d0        |  out|   32|   ap_memory|                    Stage3_I_1|         array|
|Stage3_I_1_address1  |  out|    8|   ap_memory|                    Stage3_I_1|         array|
|Stage3_I_1_ce1       |  out|    1|   ap_memory|                    Stage3_I_1|         array|
|Stage3_I_1_we1       |  out|    1|   ap_memory|                    Stage3_I_1|         array|
|Stage3_I_1_d1        |  out|   32|   ap_memory|                    Stage3_I_1|         array|
|Stage3_I_address0    |  out|    8|   ap_memory|                      Stage3_I|         array|
|Stage3_I_ce0         |  out|    1|   ap_memory|                      Stage3_I|         array|
|Stage3_I_we0         |  out|    1|   ap_memory|                      Stage3_I|         array|
|Stage3_I_d0          |  out|   32|   ap_memory|                      Stage3_I|         array|
|Stage3_I_address1    |  out|    8|   ap_memory|                      Stage3_I|         array|
|Stage3_I_ce1         |  out|    1|   ap_memory|                      Stage3_I|         array|
|Stage3_I_we1         |  out|    1|   ap_memory|                      Stage3_I|         array|
|Stage3_I_d1          |  out|   32|   ap_memory|                      Stage3_I|         array|
|Stage3_R_3_address0  |  out|    8|   ap_memory|                    Stage3_R_3|         array|
|Stage3_R_3_ce0       |  out|    1|   ap_memory|                    Stage3_R_3|         array|
|Stage3_R_3_we0       |  out|    1|   ap_memory|                    Stage3_R_3|         array|
|Stage3_R_3_d0        |  out|   32|   ap_memory|                    Stage3_R_3|         array|
|Stage3_R_3_address1  |  out|    8|   ap_memory|                    Stage3_R_3|         array|
|Stage3_R_3_ce1       |  out|    1|   ap_memory|                    Stage3_R_3|         array|
|Stage3_R_3_we1       |  out|    1|   ap_memory|                    Stage3_R_3|         array|
|Stage3_R_3_d1        |  out|   32|   ap_memory|                    Stage3_R_3|         array|
|Stage3_R_2_address0  |  out|    8|   ap_memory|                    Stage3_R_2|         array|
|Stage3_R_2_ce0       |  out|    1|   ap_memory|                    Stage3_R_2|         array|
|Stage3_R_2_we0       |  out|    1|   ap_memory|                    Stage3_R_2|         array|
|Stage3_R_2_d0        |  out|   32|   ap_memory|                    Stage3_R_2|         array|
|Stage3_R_2_address1  |  out|    8|   ap_memory|                    Stage3_R_2|         array|
|Stage3_R_2_ce1       |  out|    1|   ap_memory|                    Stage3_R_2|         array|
|Stage3_R_2_we1       |  out|    1|   ap_memory|                    Stage3_R_2|         array|
|Stage3_R_2_d1        |  out|   32|   ap_memory|                    Stage3_R_2|         array|
|Stage3_R_1_address0  |  out|    8|   ap_memory|                    Stage3_R_1|         array|
|Stage3_R_1_ce0       |  out|    1|   ap_memory|                    Stage3_R_1|         array|
|Stage3_R_1_we0       |  out|    1|   ap_memory|                    Stage3_R_1|         array|
|Stage3_R_1_d0        |  out|   32|   ap_memory|                    Stage3_R_1|         array|
|Stage3_R_1_address1  |  out|    8|   ap_memory|                    Stage3_R_1|         array|
|Stage3_R_1_ce1       |  out|    1|   ap_memory|                    Stage3_R_1|         array|
|Stage3_R_1_we1       |  out|    1|   ap_memory|                    Stage3_R_1|         array|
|Stage3_R_1_d1        |  out|   32|   ap_memory|                    Stage3_R_1|         array|
|Stage3_R_address0    |  out|    8|   ap_memory|                      Stage3_R|         array|
|Stage3_R_ce0         |  out|    1|   ap_memory|                      Stage3_R|         array|
|Stage3_R_we0         |  out|    1|   ap_memory|                      Stage3_R|         array|
|Stage3_R_d0          |  out|   32|   ap_memory|                      Stage3_R|         array|
|Stage3_R_address1    |  out|    8|   ap_memory|                      Stage3_R|         array|
|Stage3_R_ce1         |  out|    1|   ap_memory|                      Stage3_R|         array|
|Stage3_R_we1         |  out|    1|   ap_memory|                      Stage3_R|         array|
|Stage3_R_d1          |  out|   32|   ap_memory|                      Stage3_R|         array|
|Stage2_R_address0    |  out|    8|   ap_memory|                      Stage2_R|         array|
|Stage2_R_ce0         |  out|    1|   ap_memory|                      Stage2_R|         array|
|Stage2_R_q0          |   in|   32|   ap_memory|                      Stage2_R|         array|
|Stage2_R_address1    |  out|    8|   ap_memory|                      Stage2_R|         array|
|Stage2_R_ce1         |  out|    1|   ap_memory|                      Stage2_R|         array|
|Stage2_R_q1          |   in|   32|   ap_memory|                      Stage2_R|         array|
|Stage2_I_address0    |  out|    8|   ap_memory|                      Stage2_I|         array|
|Stage2_I_ce0         |  out|    1|   ap_memory|                      Stage2_I|         array|
|Stage2_I_q0          |   in|   32|   ap_memory|                      Stage2_I|         array|
|Stage2_I_address1    |  out|    8|   ap_memory|                      Stage2_I|         array|
|Stage2_I_ce1         |  out|    1|   ap_memory|                      Stage2_I|         array|
|Stage2_I_q1          |   in|   32|   ap_memory|                      Stage2_I|         array|
|Stage2_R_1_address0  |  out|    8|   ap_memory|                    Stage2_R_1|         array|
|Stage2_R_1_ce0       |  out|    1|   ap_memory|                    Stage2_R_1|         array|
|Stage2_R_1_q0        |   in|   32|   ap_memory|                    Stage2_R_1|         array|
|Stage2_R_1_address1  |  out|    8|   ap_memory|                    Stage2_R_1|         array|
|Stage2_R_1_ce1       |  out|    1|   ap_memory|                    Stage2_R_1|         array|
|Stage2_R_1_q1        |   in|   32|   ap_memory|                    Stage2_R_1|         array|
|Stage2_I_1_address0  |  out|    8|   ap_memory|                    Stage2_I_1|         array|
|Stage2_I_1_ce0       |  out|    1|   ap_memory|                    Stage2_I_1|         array|
|Stage2_I_1_q0        |   in|   32|   ap_memory|                    Stage2_I_1|         array|
|Stage2_I_1_address1  |  out|    8|   ap_memory|                    Stage2_I_1|         array|
|Stage2_I_1_ce1       |  out|    1|   ap_memory|                    Stage2_I_1|         array|
|Stage2_I_1_q1        |   in|   32|   ap_memory|                    Stage2_I_1|         array|
|Stage2_R_2_address0  |  out|    8|   ap_memory|                    Stage2_R_2|         array|
|Stage2_R_2_ce0       |  out|    1|   ap_memory|                    Stage2_R_2|         array|
|Stage2_R_2_q0        |   in|   32|   ap_memory|                    Stage2_R_2|         array|
|Stage2_R_2_address1  |  out|    8|   ap_memory|                    Stage2_R_2|         array|
|Stage2_R_2_ce1       |  out|    1|   ap_memory|                    Stage2_R_2|         array|
|Stage2_R_2_q1        |   in|   32|   ap_memory|                    Stage2_R_2|         array|
|Stage2_I_2_address0  |  out|    8|   ap_memory|                    Stage2_I_2|         array|
|Stage2_I_2_ce0       |  out|    1|   ap_memory|                    Stage2_I_2|         array|
|Stage2_I_2_q0        |   in|   32|   ap_memory|                    Stage2_I_2|         array|
|Stage2_I_2_address1  |  out|    8|   ap_memory|                    Stage2_I_2|         array|
|Stage2_I_2_ce1       |  out|    1|   ap_memory|                    Stage2_I_2|         array|
|Stage2_I_2_q1        |   in|   32|   ap_memory|                    Stage2_I_2|         array|
|Stage2_R_3_address0  |  out|    8|   ap_memory|                    Stage2_R_3|         array|
|Stage2_R_3_ce0       |  out|    1|   ap_memory|                    Stage2_R_3|         array|
|Stage2_R_3_q0        |   in|   32|   ap_memory|                    Stage2_R_3|         array|
|Stage2_R_3_address1  |  out|    8|   ap_memory|                    Stage2_R_3|         array|
|Stage2_R_3_ce1       |  out|    1|   ap_memory|                    Stage2_R_3|         array|
|Stage2_R_3_q1        |   in|   32|   ap_memory|                    Stage2_R_3|         array|
|Stage2_I_3_address0  |  out|    8|   ap_memory|                    Stage2_I_3|         array|
|Stage2_I_3_ce0       |  out|    1|   ap_memory|                    Stage2_I_3|         array|
|Stage2_I_3_q0        |   in|   32|   ap_memory|                    Stage2_I_3|         array|
|Stage2_I_3_address1  |  out|    8|   ap_memory|                    Stage2_I_3|         array|
|Stage2_I_3_ce1       |  out|    1|   ap_memory|                    Stage2_I_3|         array|
|Stage2_I_3_q1        |   in|   32|   ap_memory|                    Stage2_I_3|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_4_0 = alloca i32 1"   --->   Operation 21 'alloca' 'i_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_4_0"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i78.0"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_4_0_load = load i10 %i_4_0"   --->   Operation 24 'load' 'i_4_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %i_4_0_load, i10 512" [fft.cpp:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i78.split.0, void %_Z11fft_stage_tILi3ELi4EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:109]   --->   Operation 27 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_42 = trunc i10 %i_4_0_load"   --->   Operation 28 'trunc' 'empty_42' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_4_0_load, i32 1, i32 8" [fft.cpp:118]   --->   Operation 29 'partselect' 'trunc_ln118_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln120 = or i8 %trunc_ln118_2, i8 1" [fft.cpp:120]   --->   Operation 30 'or' 'or_ln120' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i8 %or_ln120" [fft.cpp:120]   --->   Operation 31 'zext' 'zext_ln120_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Stage2_R_addr_2 = getelementptr i32 %Stage2_R, i64 0, i64 %zext_ln120_1" [fft.cpp:120]   --->   Operation 32 'getelementptr' 'Stage2_R_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%Stage2_R_load_1 = load i8 %Stage2_R_addr_2" [fft.cpp:120]   --->   Operation 33 'load' 'Stage2_R_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Stage2_I_addr_2 = getelementptr i32 %Stage2_I, i64 0, i64 %zext_ln120_1" [fft.cpp:121]   --->   Operation 34 'getelementptr' 'Stage2_I_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%Stage2_I_load_1 = load i8 %Stage2_I_addr_2" [fft.cpp:121]   --->   Operation 35 'load' 'Stage2_I_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_2)   --->   "%or_ln109_2 = or i9 %empty_42, i9 1" [fft.cpp:109]   --->   Operation 36 'or' 'or_ln109_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_2)   --->   "%zext_ln109_2 = zext i9 %or_ln109_2" [fft.cpp:109]   --->   Operation 37 'zext' 'zext_ln109_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln115_2 = add i10 %i_4_0_load, i10 %zext_ln109_2" [fft.cpp:115]   --->   Operation 38 'add' 'add_ln115_2' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln116_1 = add i10 %add_ln115_2, i10 4" [fft.cpp:116]   --->   Operation 39 'add' 'add_ln116_1' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln118_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_2, i32 2, i32 9" [fft.cpp:118]   --->   Operation 40 'partselect' 'lshr_ln118_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln120_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_1, i32 2, i32 9" [fft.cpp:120]   --->   Operation 41 'partselect' 'lshr_ln120_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i8 %lshr_ln120_1" [fft.cpp:120]   --->   Operation 42 'zext' 'zext_ln120_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Stage2_R_1_addr_2 = getelementptr i32 %Stage2_R_1, i64 0, i64 %zext_ln120_2" [fft.cpp:120]   --->   Operation 43 'getelementptr' 'Stage2_R_1_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%Stage2_R_1_load_1 = load i8 %Stage2_R_1_addr_2" [fft.cpp:120]   --->   Operation 44 'load' 'Stage2_R_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Stage2_I_1_addr_2 = getelementptr i32 %Stage2_I_1, i64 0, i64 %zext_ln120_2" [fft.cpp:121]   --->   Operation 45 'getelementptr' 'Stage2_I_1_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%Stage2_I_1_load_1 = load i8 %Stage2_I_1_addr_2" [fft.cpp:121]   --->   Operation 46 'load' 'Stage2_I_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%or_ln109_3 = or i9 %empty_42, i9 2" [fft.cpp:109]   --->   Operation 47 'or' 'or_ln109_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_3)   --->   "%zext_ln109_3 = zext i9 %or_ln109_3" [fft.cpp:109]   --->   Operation 48 'zext' 'zext_ln109_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln115_3 = add i10 %i_4_0_load, i10 %zext_ln109_3" [fft.cpp:115]   --->   Operation 49 'add' 'add_ln115_3' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln116_2 = add i10 %add_ln115_3, i10 4" [fft.cpp:116]   --->   Operation 50 'add' 'add_ln116_2' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln118_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_3, i32 2, i32 9" [fft.cpp:118]   --->   Operation 51 'partselect' 'lshr_ln118_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln120_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_2, i32 2, i32 9" [fft.cpp:120]   --->   Operation 52 'partselect' 'lshr_ln120_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i8 %lshr_ln120_2" [fft.cpp:120]   --->   Operation 53 'zext' 'zext_ln120_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Stage2_R_2_addr_2 = getelementptr i32 %Stage2_R_2, i64 0, i64 %zext_ln120_3" [fft.cpp:120]   --->   Operation 54 'getelementptr' 'Stage2_R_2_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%Stage2_R_2_load_1 = load i8 %Stage2_R_2_addr_2" [fft.cpp:120]   --->   Operation 55 'load' 'Stage2_R_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Stage2_I_2_addr_2 = getelementptr i32 %Stage2_I_2, i64 0, i64 %zext_ln120_3" [fft.cpp:121]   --->   Operation 56 'getelementptr' 'Stage2_I_2_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%Stage2_I_2_load_1 = load i8 %Stage2_I_2_addr_2" [fft.cpp:121]   --->   Operation 57 'load' 'Stage2_I_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_4)   --->   "%or_ln109_4 = or i9 %empty_42, i9 3" [fft.cpp:109]   --->   Operation 58 'or' 'or_ln109_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_4)   --->   "%zext_ln109_4 = zext i9 %or_ln109_4" [fft.cpp:109]   --->   Operation 59 'zext' 'zext_ln109_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln115_4 = add i10 %i_4_0_load, i10 %zext_ln109_4" [fft.cpp:115]   --->   Operation 60 'add' 'add_ln115_4' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln116_3 = add i10 %add_ln115_4, i10 4" [fft.cpp:116]   --->   Operation 61 'add' 'add_ln116_3' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln118_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_4, i32 2, i32 9" [fft.cpp:118]   --->   Operation 62 'partselect' 'lshr_ln118_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln120_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_3, i32 2, i32 9" [fft.cpp:120]   --->   Operation 63 'partselect' 'lshr_ln120_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i8 %lshr_ln120_3" [fft.cpp:120]   --->   Operation 64 'zext' 'zext_ln120_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%Stage2_R_3_addr_2 = getelementptr i32 %Stage2_R_3, i64 0, i64 %zext_ln120_4" [fft.cpp:120]   --->   Operation 65 'getelementptr' 'Stage2_R_3_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%Stage2_R_3_load_1 = load i8 %Stage2_R_3_addr_2" [fft.cpp:120]   --->   Operation 66 'load' 'Stage2_R_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%Stage2_I_3_addr_2 = getelementptr i32 %Stage2_I_3, i64 0, i64 %zext_ln120_4" [fft.cpp:121]   --->   Operation 67 'getelementptr' 'Stage2_I_3_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%Stage2_I_3_load_1 = load i8 %Stage2_I_3_addr_2" [fft.cpp:121]   --->   Operation 68 'load' 'Stage2_I_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %i_4_0_load, i10 4" [fft.cpp:109]   --->   Operation 69 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %i_4_0" [fft.cpp:109]   --->   Operation 70 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%Stage2_R_load_1 = load i8 %Stage2_R_addr_2" [fft.cpp:120]   --->   Operation 71 'load' 'Stage2_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%Stage2_I_load_1 = load i8 %Stage2_I_addr_2" [fft.cpp:121]   --->   Operation 72 'load' 'Stage2_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%Stage2_R_1_load_1 = load i8 %Stage2_R_1_addr_2" [fft.cpp:120]   --->   Operation 73 'load' 'Stage2_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%Stage2_I_1_load_1 = load i8 %Stage2_I_1_addr_2" [fft.cpp:121]   --->   Operation 74 'load' 'Stage2_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%Stage2_R_2_load_1 = load i8 %Stage2_R_2_addr_2" [fft.cpp:120]   --->   Operation 75 'load' 'Stage2_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%Stage2_I_2_load_1 = load i8 %Stage2_I_2_addr_2" [fft.cpp:121]   --->   Operation 76 'load' 'Stage2_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%Stage2_R_3_load_1 = load i8 %Stage2_R_3_addr_2" [fft.cpp:120]   --->   Operation 77 'load' 'Stage2_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%Stage2_I_3_load_1 = load i8 %Stage2_I_3_addr_2" [fft.cpp:121]   --->   Operation 78 'load' 'Stage2_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 79 [4/4] (5.70ns)   --->   "%mul23_i2 = fmul i32 %Stage2_I_load_1, i32 -0" [fft.cpp:123]   --->   Operation 79 'fmul' 'mul23_i2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [4/4] (5.70ns)   --->   "%mul25_i2 = fmul i32 %Stage2_R_load_1, i32 -0" [fft.cpp:124]   --->   Operation 80 'fmul' 'mul25_i2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [4/4] (5.70ns)   --->   "%mul22_i1_1 = fmul i32 %Stage2_R_1_load_1, i32 0.707107" [fft.cpp:123]   --->   Operation 81 'fmul' 'mul22_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [4/4] (5.70ns)   --->   "%mul23_i2_1 = fmul i32 %Stage2_I_1_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 82 'fmul' 'mul23_i2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [4/4] (5.70ns)   --->   "%mul24_i1_1 = fmul i32 %Stage2_I_1_load_1, i32 0.707107" [fft.cpp:124]   --->   Operation 83 'fmul' 'mul24_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [4/4] (5.70ns)   --->   "%mul25_i2_1 = fmul i32 %Stage2_R_1_load_1, i32 -0.707107" [fft.cpp:124]   --->   Operation 84 'fmul' 'mul25_i2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [4/4] (5.70ns)   --->   "%mul22_i1_2 = fmul i32 %Stage2_R_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 85 'fmul' 'mul22_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %Stage2_I_2_load_1" [fft.cpp:123]   --->   Operation 86 'bitcast' 'bitcast_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.99ns)   --->   "%xor_ln123 = xor i32 %bitcast_ln123, i32 2147483648" [fft.cpp:123]   --->   Operation 87 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [4/4] (5.70ns)   --->   "%mul24_i1_2 = fmul i32 %Stage2_I_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 88 'fmul' 'mul24_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %Stage2_R_2_load_1" [fft.cpp:124]   --->   Operation 89 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i32 %bitcast_ln124, i32 2147483648" [fft.cpp:124]   --->   Operation 90 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [4/4] (5.70ns)   --->   "%mul22_i1_3 = fmul i32 %Stage2_R_3_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 91 'fmul' 'mul22_i1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [4/4] (5.70ns)   --->   "%mul23_i2_3 = fmul i32 %Stage2_I_3_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 92 'fmul' 'mul23_i2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 93 [3/4] (5.70ns)   --->   "%mul23_i2 = fmul i32 %Stage2_I_load_1, i32 -0" [fft.cpp:123]   --->   Operation 93 'fmul' 'mul23_i2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [3/4] (5.70ns)   --->   "%mul25_i2 = fmul i32 %Stage2_R_load_1, i32 -0" [fft.cpp:124]   --->   Operation 94 'fmul' 'mul25_i2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [3/4] (5.70ns)   --->   "%mul22_i1_1 = fmul i32 %Stage2_R_1_load_1, i32 0.707107" [fft.cpp:123]   --->   Operation 95 'fmul' 'mul22_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [3/4] (5.70ns)   --->   "%mul23_i2_1 = fmul i32 %Stage2_I_1_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 96 'fmul' 'mul23_i2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [3/4] (5.70ns)   --->   "%mul24_i1_1 = fmul i32 %Stage2_I_1_load_1, i32 0.707107" [fft.cpp:124]   --->   Operation 97 'fmul' 'mul24_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [3/4] (5.70ns)   --->   "%mul25_i2_1 = fmul i32 %Stage2_R_1_load_1, i32 -0.707107" [fft.cpp:124]   --->   Operation 98 'fmul' 'mul25_i2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [3/4] (5.70ns)   --->   "%mul22_i1_2 = fmul i32 %Stage2_R_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 99 'fmul' 'mul22_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [3/4] (5.70ns)   --->   "%mul24_i1_2 = fmul i32 %Stage2_I_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 100 'fmul' 'mul24_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [3/4] (5.70ns)   --->   "%mul22_i1_3 = fmul i32 %Stage2_R_3_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 101 'fmul' 'mul22_i1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [3/4] (5.70ns)   --->   "%mul23_i2_3 = fmul i32 %Stage2_I_3_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 102 'fmul' 'mul23_i2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 103 [2/4] (5.70ns)   --->   "%mul23_i2 = fmul i32 %Stage2_I_load_1, i32 -0" [fft.cpp:123]   --->   Operation 103 'fmul' 'mul23_i2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [2/4] (5.70ns)   --->   "%mul25_i2 = fmul i32 %Stage2_R_load_1, i32 -0" [fft.cpp:124]   --->   Operation 104 'fmul' 'mul25_i2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [2/4] (5.70ns)   --->   "%mul22_i1_1 = fmul i32 %Stage2_R_1_load_1, i32 0.707107" [fft.cpp:123]   --->   Operation 105 'fmul' 'mul22_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [2/4] (5.70ns)   --->   "%mul23_i2_1 = fmul i32 %Stage2_I_1_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 106 'fmul' 'mul23_i2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [2/4] (5.70ns)   --->   "%mul24_i1_1 = fmul i32 %Stage2_I_1_load_1, i32 0.707107" [fft.cpp:124]   --->   Operation 107 'fmul' 'mul24_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [2/4] (5.70ns)   --->   "%mul25_i2_1 = fmul i32 %Stage2_R_1_load_1, i32 -0.707107" [fft.cpp:124]   --->   Operation 108 'fmul' 'mul25_i2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [2/4] (5.70ns)   --->   "%mul22_i1_2 = fmul i32 %Stage2_R_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 109 'fmul' 'mul22_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [2/4] (5.70ns)   --->   "%mul24_i1_2 = fmul i32 %Stage2_I_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 110 'fmul' 'mul24_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [2/4] (5.70ns)   --->   "%mul22_i1_3 = fmul i32 %Stage2_R_3_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 111 'fmul' 'mul22_i1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [2/4] (5.70ns)   --->   "%mul23_i2_3 = fmul i32 %Stage2_I_3_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 112 'fmul' 'mul23_i2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 113 [1/4] (5.70ns)   --->   "%mul23_i2 = fmul i32 %Stage2_I_load_1, i32 -0" [fft.cpp:123]   --->   Operation 113 'fmul' 'mul23_i2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/4] (5.70ns)   --->   "%mul25_i2 = fmul i32 %Stage2_R_load_1, i32 -0" [fft.cpp:124]   --->   Operation 114 'fmul' 'mul25_i2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/4] (5.70ns)   --->   "%mul22_i1_1 = fmul i32 %Stage2_R_1_load_1, i32 0.707107" [fft.cpp:123]   --->   Operation 115 'fmul' 'mul22_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/4] (5.70ns)   --->   "%mul23_i2_1 = fmul i32 %Stage2_I_1_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 116 'fmul' 'mul23_i2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/4] (5.70ns)   --->   "%mul24_i1_1 = fmul i32 %Stage2_I_1_load_1, i32 0.707107" [fft.cpp:124]   --->   Operation 117 'fmul' 'mul24_i1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/4] (5.70ns)   --->   "%mul25_i2_1 = fmul i32 %Stage2_R_1_load_1, i32 -0.707107" [fft.cpp:124]   --->   Operation 118 'fmul' 'mul25_i2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/4] (5.70ns)   --->   "%mul22_i1_2 = fmul i32 %Stage2_R_2_load_1, i32 -0" [fft.cpp:123]   --->   Operation 119 'fmul' 'mul22_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/4] (5.70ns)   --->   "%mul24_i1_2 = fmul i32 %Stage2_I_2_load_1, i32 -0" [fft.cpp:124]   --->   Operation 120 'fmul' 'mul24_i1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/4] (5.70ns)   --->   "%mul22_i1_3 = fmul i32 %Stage2_R_3_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 121 'fmul' 'mul22_i1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/4] (5.70ns)   --->   "%mul23_i2_3 = fmul i32 %Stage2_I_3_load_1, i32 -0.707107" [fft.cpp:123]   --->   Operation 122 'fmul' 'mul23_i2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 123 [5/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage2_R_load_1, i32 %mul23_i2" [fft.cpp:123]   --->   Operation 123 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [5/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage2_I_load_1, i32 %mul25_i2" [fft.cpp:124]   --->   Operation 124 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [5/5] (7.25ns)   --->   "%t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1" [fft.cpp:123]   --->   Operation 125 'fsub' 't_R_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [5/5] (7.25ns)   --->   "%t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1" [fft.cpp:124]   --->   Operation 126 'fadd' 't_I_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln123_4 = bitcast i32 %xor_ln123" [fft.cpp:123]   --->   Operation 127 'bitcast' 'bitcast_ln123_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [5/5] (7.25ns)   --->   "%t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln123_4" [fft.cpp:123]   --->   Operation 128 'fsub' 't_R_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln124_4 = bitcast i32 %xor_ln124" [fft.cpp:124]   --->   Operation 129 'bitcast' 'bitcast_ln124_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [5/5] (7.25ns)   --->   "%t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln124_4" [fft.cpp:124]   --->   Operation 130 'fadd' 't_I_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [5/5] (7.25ns)   --->   "%t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3" [fft.cpp:123]   --->   Operation 131 'fsub' 't_R_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [5/5] (7.25ns)   --->   "%t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3" [fft.cpp:124]   --->   Operation 132 'fadd' 't_I_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 133 [4/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage2_R_load_1, i32 %mul23_i2" [fft.cpp:123]   --->   Operation 133 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [4/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage2_I_load_1, i32 %mul25_i2" [fft.cpp:124]   --->   Operation 134 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [4/5] (7.25ns)   --->   "%t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1" [fft.cpp:123]   --->   Operation 135 'fsub' 't_R_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [4/5] (7.25ns)   --->   "%t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1" [fft.cpp:124]   --->   Operation 136 'fadd' 't_I_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [4/5] (7.25ns)   --->   "%t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln123_4" [fft.cpp:123]   --->   Operation 137 'fsub' 't_R_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [4/5] (7.25ns)   --->   "%t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln124_4" [fft.cpp:124]   --->   Operation 138 'fadd' 't_I_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [4/5] (7.25ns)   --->   "%t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3" [fft.cpp:123]   --->   Operation 139 'fsub' 't_R_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [4/5] (7.25ns)   --->   "%t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3" [fft.cpp:124]   --->   Operation 140 'fadd' 't_I_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 141 [3/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage2_R_load_1, i32 %mul23_i2" [fft.cpp:123]   --->   Operation 141 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [3/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage2_I_load_1, i32 %mul25_i2" [fft.cpp:124]   --->   Operation 142 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [3/5] (7.25ns)   --->   "%t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1" [fft.cpp:123]   --->   Operation 143 'fsub' 't_R_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [3/5] (7.25ns)   --->   "%t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1" [fft.cpp:124]   --->   Operation 144 'fadd' 't_I_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [3/5] (7.25ns)   --->   "%t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln123_4" [fft.cpp:123]   --->   Operation 145 'fsub' 't_R_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [3/5] (7.25ns)   --->   "%t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln124_4" [fft.cpp:124]   --->   Operation 146 'fadd' 't_I_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [3/5] (7.25ns)   --->   "%t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3" [fft.cpp:123]   --->   Operation 147 'fsub' 't_R_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [3/5] (7.25ns)   --->   "%t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3" [fft.cpp:124]   --->   Operation 148 'fadd' 't_I_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln118_6 = zext i8 %trunc_ln118_2" [fft.cpp:118]   --->   Operation 149 'zext' 'zext_ln118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%Stage2_R_addr = getelementptr i32 %Stage2_R, i64 0, i64 %zext_ln118_6" [fft.cpp:118]   --->   Operation 150 'getelementptr' 'Stage2_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [2/2] (3.25ns)   --->   "%Stage2_R_load = load i8 %Stage2_R_addr" [fft.cpp:118]   --->   Operation 151 'load' 'Stage2_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%Stage2_I_addr = getelementptr i32 %Stage2_I, i64 0, i64 %zext_ln118_6" [fft.cpp:119]   --->   Operation 152 'getelementptr' 'Stage2_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (3.25ns)   --->   "%Stage2_I_load = load i8 %Stage2_I_addr" [fft.cpp:119]   --->   Operation 153 'load' 'Stage2_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 154 [2/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage2_R_load_1, i32 %mul23_i2" [fft.cpp:123]   --->   Operation 154 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [2/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage2_I_load_1, i32 %mul25_i2" [fft.cpp:124]   --->   Operation 155 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i8 %lshr_ln118_5" [fft.cpp:118]   --->   Operation 156 'zext' 'zext_ln118_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%Stage2_R_1_addr = getelementptr i32 %Stage2_R_1, i64 0, i64 %zext_ln118_7" [fft.cpp:118]   --->   Operation 157 'getelementptr' 'Stage2_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [2/2] (3.25ns)   --->   "%Stage2_R_1_load = load i8 %Stage2_R_1_addr" [fft.cpp:118]   --->   Operation 158 'load' 'Stage2_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%Stage2_I_1_addr = getelementptr i32 %Stage2_I_1, i64 0, i64 %zext_ln118_7" [fft.cpp:119]   --->   Operation 159 'getelementptr' 'Stage2_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [2/2] (3.25ns)   --->   "%Stage2_I_1_load = load i8 %Stage2_I_1_addr" [fft.cpp:119]   --->   Operation 160 'load' 'Stage2_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 161 [2/5] (7.25ns)   --->   "%t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1" [fft.cpp:123]   --->   Operation 161 'fsub' 't_R_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [2/5] (7.25ns)   --->   "%t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1" [fft.cpp:124]   --->   Operation 162 'fadd' 't_I_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i8 %lshr_ln118_6" [fft.cpp:118]   --->   Operation 163 'zext' 'zext_ln118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%Stage2_R_2_addr = getelementptr i32 %Stage2_R_2, i64 0, i64 %zext_ln118_8" [fft.cpp:118]   --->   Operation 164 'getelementptr' 'Stage2_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [2/2] (3.25ns)   --->   "%Stage2_R_2_load = load i8 %Stage2_R_2_addr" [fft.cpp:118]   --->   Operation 165 'load' 'Stage2_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%Stage2_I_2_addr = getelementptr i32 %Stage2_I_2, i64 0, i64 %zext_ln118_8" [fft.cpp:119]   --->   Operation 166 'getelementptr' 'Stage2_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [2/2] (3.25ns)   --->   "%Stage2_I_2_load = load i8 %Stage2_I_2_addr" [fft.cpp:119]   --->   Operation 167 'load' 'Stage2_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 168 [2/5] (7.25ns)   --->   "%t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln123_4" [fft.cpp:123]   --->   Operation 168 'fsub' 't_R_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [2/5] (7.25ns)   --->   "%t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln124_4" [fft.cpp:124]   --->   Operation 169 'fadd' 't_I_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i8 %lshr_ln118_7" [fft.cpp:118]   --->   Operation 170 'zext' 'zext_ln118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%Stage2_R_3_addr = getelementptr i32 %Stage2_R_3, i64 0, i64 %zext_ln118_9" [fft.cpp:118]   --->   Operation 171 'getelementptr' 'Stage2_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [2/2] (3.25ns)   --->   "%Stage2_R_3_load = load i8 %Stage2_R_3_addr" [fft.cpp:118]   --->   Operation 172 'load' 'Stage2_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%Stage2_I_3_addr = getelementptr i32 %Stage2_I_3, i64 0, i64 %zext_ln118_9" [fft.cpp:119]   --->   Operation 173 'getelementptr' 'Stage2_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (3.25ns)   --->   "%Stage2_I_3_load = load i8 %Stage2_I_3_addr" [fft.cpp:119]   --->   Operation 174 'load' 'Stage2_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 175 [2/5] (7.25ns)   --->   "%t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3" [fft.cpp:123]   --->   Operation 175 'fsub' 't_R_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [2/5] (7.25ns)   --->   "%t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3" [fft.cpp:124]   --->   Operation 176 'fadd' 't_I_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 177 [1/2] (3.25ns)   --->   "%Stage2_R_load = load i8 %Stage2_R_addr" [fft.cpp:118]   --->   Operation 177 'load' 'Stage2_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 178 [1/2] (3.25ns)   --->   "%Stage2_I_load = load i8 %Stage2_I_addr" [fft.cpp:119]   --->   Operation 178 'load' 'Stage2_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 179 [1/5] (7.25ns)   --->   "%t_R_s = fsub i32 %Stage2_R_load_1, i32 %mul23_i2" [fft.cpp:123]   --->   Operation 179 'fsub' 't_R_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/5] (7.25ns)   --->   "%t_I_s = fadd i32 %Stage2_I_load_1, i32 %mul25_i2" [fft.cpp:124]   --->   Operation 180 'fadd' 't_I_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/2] (3.25ns)   --->   "%Stage2_R_1_load = load i8 %Stage2_R_1_addr" [fft.cpp:118]   --->   Operation 181 'load' 'Stage2_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 182 [1/2] (3.25ns)   --->   "%Stage2_I_1_load = load i8 %Stage2_I_1_addr" [fft.cpp:119]   --->   Operation 182 'load' 'Stage2_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 183 [1/5] (7.25ns)   --->   "%t_R_2_1 = fsub i32 %mul22_i1_1, i32 %mul23_i2_1" [fft.cpp:123]   --->   Operation 183 'fsub' 't_R_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/5] (7.25ns)   --->   "%t_I_2_1 = fadd i32 %mul24_i1_1, i32 %mul25_i2_1" [fft.cpp:124]   --->   Operation 184 'fadd' 't_I_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/2] (3.25ns)   --->   "%Stage2_R_2_load = load i8 %Stage2_R_2_addr" [fft.cpp:118]   --->   Operation 185 'load' 'Stage2_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 186 [1/2] (3.25ns)   --->   "%Stage2_I_2_load = load i8 %Stage2_I_2_addr" [fft.cpp:119]   --->   Operation 186 'load' 'Stage2_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 187 [1/5] (7.25ns)   --->   "%t_R_2_2 = fsub i32 %mul22_i1_2, i32 %bitcast_ln123_4" [fft.cpp:123]   --->   Operation 187 'fsub' 't_R_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/5] (7.25ns)   --->   "%t_I_2_2 = fadd i32 %mul24_i1_2, i32 %bitcast_ln124_4" [fft.cpp:124]   --->   Operation 188 'fadd' 't_I_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/2] (3.25ns)   --->   "%Stage2_R_3_load = load i8 %Stage2_R_3_addr" [fft.cpp:118]   --->   Operation 189 'load' 'Stage2_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 190 [1/2] (3.25ns)   --->   "%Stage2_I_3_load = load i8 %Stage2_I_3_addr" [fft.cpp:119]   --->   Operation 190 'load' 'Stage2_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 191 [1/5] (7.25ns)   --->   "%t_R_2_3 = fsub i32 %mul22_i1_3, i32 %mul23_i2_3" [fft.cpp:123]   --->   Operation 191 'fsub' 't_R_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/5] (7.25ns)   --->   "%t_I_2_3 = fadd i32 %mul23_i2_3, i32 %mul22_i1_3" [fft.cpp:124]   --->   Operation 192 'fadd' 't_I_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 193 [5/5] (7.25ns)   --->   "%sub27_i2 = fsub i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 193 'fsub' 'sub27_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [5/5] (7.25ns)   --->   "%sub30_i2 = fsub i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 194 'fsub' 'sub30_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [5/5] (7.25ns)   --->   "%add33_i2 = fadd i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 195 'fadd' 'add33_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [5/5] (7.25ns)   --->   "%add36_i2 = fadd i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 196 'fadd' 'add36_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [5/5] (7.25ns)   --->   "%sub27_i2_1 = fsub i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:126]   --->   Operation 197 'fsub' 'sub27_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [5/5] (7.25ns)   --->   "%sub30_i2_1 = fsub i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:127]   --->   Operation 198 'fsub' 'sub30_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [5/5] (7.25ns)   --->   "%add33_i2_1 = fadd i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:128]   --->   Operation 199 'fadd' 'add33_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [5/5] (7.25ns)   --->   "%add36_i2_1 = fadd i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:129]   --->   Operation 200 'fadd' 'add36_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [5/5] (7.25ns)   --->   "%sub27_i2_2 = fsub i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:126]   --->   Operation 201 'fsub' 'sub27_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [5/5] (7.25ns)   --->   "%sub30_i2_2 = fsub i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:127]   --->   Operation 202 'fsub' 'sub30_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [5/5] (7.25ns)   --->   "%add33_i2_2 = fadd i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:128]   --->   Operation 203 'fadd' 'add33_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [5/5] (7.25ns)   --->   "%add36_i2_2 = fadd i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:129]   --->   Operation 204 'fadd' 'add36_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [5/5] (7.25ns)   --->   "%sub27_i2_3 = fsub i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:126]   --->   Operation 205 'fsub' 'sub27_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [5/5] (7.25ns)   --->   "%sub30_i2_3 = fsub i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:127]   --->   Operation 206 'fsub' 'sub30_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [5/5] (7.25ns)   --->   "%add33_i2_3 = fadd i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:128]   --->   Operation 207 'fadd' 'add33_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [5/5] (7.25ns)   --->   "%add36_i2_3 = fadd i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:129]   --->   Operation 208 'fadd' 'add36_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 209 [4/5] (7.25ns)   --->   "%sub27_i2 = fsub i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 209 'fsub' 'sub27_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [4/5] (7.25ns)   --->   "%sub30_i2 = fsub i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 210 'fsub' 'sub30_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [4/5] (7.25ns)   --->   "%add33_i2 = fadd i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 211 'fadd' 'add33_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [4/5] (7.25ns)   --->   "%add36_i2 = fadd i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 212 'fadd' 'add36_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [4/5] (7.25ns)   --->   "%sub27_i2_1 = fsub i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:126]   --->   Operation 213 'fsub' 'sub27_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [4/5] (7.25ns)   --->   "%sub30_i2_1 = fsub i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:127]   --->   Operation 214 'fsub' 'sub30_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [4/5] (7.25ns)   --->   "%add33_i2_1 = fadd i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:128]   --->   Operation 215 'fadd' 'add33_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [4/5] (7.25ns)   --->   "%add36_i2_1 = fadd i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:129]   --->   Operation 216 'fadd' 'add36_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [4/5] (7.25ns)   --->   "%sub27_i2_2 = fsub i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:126]   --->   Operation 217 'fsub' 'sub27_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [4/5] (7.25ns)   --->   "%sub30_i2_2 = fsub i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:127]   --->   Operation 218 'fsub' 'sub30_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [4/5] (7.25ns)   --->   "%add33_i2_2 = fadd i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:128]   --->   Operation 219 'fadd' 'add33_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [4/5] (7.25ns)   --->   "%add36_i2_2 = fadd i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:129]   --->   Operation 220 'fadd' 'add36_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [4/5] (7.25ns)   --->   "%sub27_i2_3 = fsub i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:126]   --->   Operation 221 'fsub' 'sub27_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [4/5] (7.25ns)   --->   "%sub30_i2_3 = fsub i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:127]   --->   Operation 222 'fsub' 'sub30_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [4/5] (7.25ns)   --->   "%add33_i2_3 = fadd i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:128]   --->   Operation 223 'fadd' 'add33_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [4/5] (7.25ns)   --->   "%add36_i2_3 = fadd i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:129]   --->   Operation 224 'fadd' 'add36_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 225 [3/5] (7.25ns)   --->   "%sub27_i2 = fsub i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 225 'fsub' 'sub27_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [3/5] (7.25ns)   --->   "%sub30_i2 = fsub i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 226 'fsub' 'sub30_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [3/5] (7.25ns)   --->   "%add33_i2 = fadd i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 227 'fadd' 'add33_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [3/5] (7.25ns)   --->   "%add36_i2 = fadd i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 228 'fadd' 'add36_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [3/5] (7.25ns)   --->   "%sub27_i2_1 = fsub i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:126]   --->   Operation 229 'fsub' 'sub27_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [3/5] (7.25ns)   --->   "%sub30_i2_1 = fsub i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:127]   --->   Operation 230 'fsub' 'sub30_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [3/5] (7.25ns)   --->   "%add33_i2_1 = fadd i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:128]   --->   Operation 231 'fadd' 'add33_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [3/5] (7.25ns)   --->   "%add36_i2_1 = fadd i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:129]   --->   Operation 232 'fadd' 'add36_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [3/5] (7.25ns)   --->   "%sub27_i2_2 = fsub i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:126]   --->   Operation 233 'fsub' 'sub27_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [3/5] (7.25ns)   --->   "%sub30_i2_2 = fsub i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:127]   --->   Operation 234 'fsub' 'sub30_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [3/5] (7.25ns)   --->   "%add33_i2_2 = fadd i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:128]   --->   Operation 235 'fadd' 'add33_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [3/5] (7.25ns)   --->   "%add36_i2_2 = fadd i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:129]   --->   Operation 236 'fadd' 'add36_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [3/5] (7.25ns)   --->   "%sub27_i2_3 = fsub i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:126]   --->   Operation 237 'fsub' 'sub27_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [3/5] (7.25ns)   --->   "%sub30_i2_3 = fsub i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:127]   --->   Operation 238 'fsub' 'sub30_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [3/5] (7.25ns)   --->   "%add33_i2_3 = fadd i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:128]   --->   Operation 239 'fadd' 'add33_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [3/5] (7.25ns)   --->   "%add36_i2_3 = fadd i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:129]   --->   Operation 240 'fadd' 'add36_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 241 [2/5] (7.25ns)   --->   "%sub27_i2 = fsub i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 241 'fsub' 'sub27_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [2/5] (7.25ns)   --->   "%sub30_i2 = fsub i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 242 'fsub' 'sub30_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [2/5] (7.25ns)   --->   "%add33_i2 = fadd i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 243 'fadd' 'add33_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [2/5] (7.25ns)   --->   "%add36_i2 = fadd i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 244 'fadd' 'add36_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [2/5] (7.25ns)   --->   "%sub27_i2_1 = fsub i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:126]   --->   Operation 245 'fsub' 'sub27_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [2/5] (7.25ns)   --->   "%sub30_i2_1 = fsub i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:127]   --->   Operation 246 'fsub' 'sub30_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [2/5] (7.25ns)   --->   "%add33_i2_1 = fadd i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:128]   --->   Operation 247 'fadd' 'add33_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [2/5] (7.25ns)   --->   "%add36_i2_1 = fadd i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:129]   --->   Operation 248 'fadd' 'add36_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [2/5] (7.25ns)   --->   "%sub27_i2_2 = fsub i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:126]   --->   Operation 249 'fsub' 'sub27_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [2/5] (7.25ns)   --->   "%sub30_i2_2 = fsub i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:127]   --->   Operation 250 'fsub' 'sub30_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [2/5] (7.25ns)   --->   "%add33_i2_2 = fadd i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:128]   --->   Operation 251 'fadd' 'add33_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [2/5] (7.25ns)   --->   "%add36_i2_2 = fadd i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:129]   --->   Operation 252 'fadd' 'add36_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [2/5] (7.25ns)   --->   "%sub27_i2_3 = fsub i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:126]   --->   Operation 253 'fsub' 'sub27_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [2/5] (7.25ns)   --->   "%sub30_i2_3 = fsub i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:127]   --->   Operation 254 'fsub' 'sub30_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [2/5] (7.25ns)   --->   "%add33_i2_3 = fadd i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:128]   --->   Operation 255 'fadd' 'add33_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [2/5] (7.25ns)   --->   "%add36_i2_3 = fadd i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:129]   --->   Operation 256 'fadd' 'add36_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 257 [1/5] (7.25ns)   --->   "%sub27_i2 = fsub i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:126]   --->   Operation 257 'fsub' 'sub27_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [1/5] (7.25ns)   --->   "%sub30_i2 = fsub i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:127]   --->   Operation 258 'fsub' 'sub30_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/5] (7.25ns)   --->   "%add33_i2 = fadd i32 %Stage2_R_load, i32 %t_R_s" [fft.cpp:128]   --->   Operation 259 'fadd' 'add33_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/5] (7.25ns)   --->   "%add36_i2 = fadd i32 %Stage2_I_load, i32 %t_I_s" [fft.cpp:129]   --->   Operation 260 'fadd' 'add36_i2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/5] (7.25ns)   --->   "%sub27_i2_1 = fsub i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:126]   --->   Operation 261 'fsub' 'sub27_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/5] (7.25ns)   --->   "%sub30_i2_1 = fsub i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:127]   --->   Operation 262 'fsub' 'sub30_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/5] (7.25ns)   --->   "%add33_i2_1 = fadd i32 %Stage2_R_1_load, i32 %t_R_2_1" [fft.cpp:128]   --->   Operation 263 'fadd' 'add33_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/5] (7.25ns)   --->   "%add36_i2_1 = fadd i32 %Stage2_I_1_load, i32 %t_I_2_1" [fft.cpp:129]   --->   Operation 264 'fadd' 'add36_i2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/5] (7.25ns)   --->   "%sub27_i2_2 = fsub i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:126]   --->   Operation 265 'fsub' 'sub27_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/5] (7.25ns)   --->   "%sub30_i2_2 = fsub i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:127]   --->   Operation 266 'fsub' 'sub30_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/5] (7.25ns)   --->   "%add33_i2_2 = fadd i32 %Stage2_R_2_load, i32 %t_R_2_2" [fft.cpp:128]   --->   Operation 267 'fadd' 'add33_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/5] (7.25ns)   --->   "%add36_i2_2 = fadd i32 %Stage2_I_2_load, i32 %t_I_2_2" [fft.cpp:129]   --->   Operation 268 'fadd' 'add36_i2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/5] (7.25ns)   --->   "%sub27_i2_3 = fsub i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:126]   --->   Operation 269 'fsub' 'sub27_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/5] (7.25ns)   --->   "%sub30_i2_3 = fsub i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:127]   --->   Operation 270 'fsub' 'sub30_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/5] (7.25ns)   --->   "%add33_i2_3 = fadd i32 %Stage2_R_3_load, i32 %t_R_2_3" [fft.cpp:128]   --->   Operation 271 'fadd' 'add33_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/5] (7.25ns)   --->   "%add36_i2_3 = fadd i32 %Stage2_I_3_load, i32 %t_I_2_3" [fft.cpp:129]   --->   Operation 272 'fadd' 'add36_i2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%Stage3_R_addr = getelementptr i32 %Stage3_R, i64 0, i64 %zext_ln120_1" [fft.cpp:126]   --->   Operation 273 'getelementptr' 'Stage3_R_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i2, i8 %Stage3_R_addr" [fft.cpp:126]   --->   Operation 274 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%Stage3_I_addr = getelementptr i32 %Stage3_I, i64 0, i64 %zext_ln120_1" [fft.cpp:127]   --->   Operation 275 'getelementptr' 'Stage3_I_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i2, i8 %Stage3_I_addr" [fft.cpp:127]   --->   Operation 276 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%Stage3_R_addr_1 = getelementptr i32 %Stage3_R, i64 0, i64 %zext_ln118_6" [fft.cpp:128]   --->   Operation 277 'getelementptr' 'Stage3_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i2, i8 %Stage3_R_addr_1" [fft.cpp:128]   --->   Operation 278 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%Stage3_I_addr_1 = getelementptr i32 %Stage3_I, i64 0, i64 %zext_ln118_6" [fft.cpp:129]   --->   Operation 279 'getelementptr' 'Stage3_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i2, i8 %Stage3_I_addr_1" [fft.cpp:129]   --->   Operation 280 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%Stage3_R_1_addr = getelementptr i32 %Stage3_R_1, i64 0, i64 %zext_ln120_2" [fft.cpp:126]   --->   Operation 281 'getelementptr' 'Stage3_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i2_1, i8 %Stage3_R_1_addr" [fft.cpp:126]   --->   Operation 282 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%Stage3_I_1_addr = getelementptr i32 %Stage3_I_1, i64 0, i64 %zext_ln120_2" [fft.cpp:127]   --->   Operation 283 'getelementptr' 'Stage3_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i2_1, i8 %Stage3_I_1_addr" [fft.cpp:127]   --->   Operation 284 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%Stage3_R_2_addr = getelementptr i32 %Stage3_R_2, i64 0, i64 %zext_ln120_3" [fft.cpp:126]   --->   Operation 285 'getelementptr' 'Stage3_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i2_2, i8 %Stage3_R_2_addr" [fft.cpp:126]   --->   Operation 286 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%Stage3_I_2_addr = getelementptr i32 %Stage3_I_2, i64 0, i64 %zext_ln120_3" [fft.cpp:127]   --->   Operation 287 'getelementptr' 'Stage3_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i2_2, i8 %Stage3_I_2_addr" [fft.cpp:127]   --->   Operation 288 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%Stage3_R_3_addr = getelementptr i32 %Stage3_R_3, i64 0, i64 %zext_ln120_4" [fft.cpp:126]   --->   Operation 289 'getelementptr' 'Stage3_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i2_3, i8 %Stage3_R_3_addr" [fft.cpp:126]   --->   Operation 290 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%Stage3_I_3_addr = getelementptr i32 %Stage3_I_3, i64 0, i64 %zext_ln120_4" [fft.cpp:127]   --->   Operation 291 'getelementptr' 'Stage3_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i2_3, i8 %Stage3_I_3_addr" [fft.cpp:127]   --->   Operation 292 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 308 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fft.cpp:111]   --->   Operation 293 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fft.cpp:109]   --->   Operation 294 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%Stage3_R_1_addr_1 = getelementptr i32 %Stage3_R_1, i64 0, i64 %zext_ln118_7" [fft.cpp:128]   --->   Operation 295 'getelementptr' 'Stage3_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i2_1, i8 %Stage3_R_1_addr_1" [fft.cpp:128]   --->   Operation 296 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%Stage3_I_1_addr_1 = getelementptr i32 %Stage3_I_1, i64 0, i64 %zext_ln118_7" [fft.cpp:129]   --->   Operation 297 'getelementptr' 'Stage3_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i2_1, i8 %Stage3_I_1_addr_1" [fft.cpp:129]   --->   Operation 298 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%Stage3_R_2_addr_1 = getelementptr i32 %Stage3_R_2, i64 0, i64 %zext_ln118_8" [fft.cpp:128]   --->   Operation 299 'getelementptr' 'Stage3_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i2_2, i8 %Stage3_R_2_addr_1" [fft.cpp:128]   --->   Operation 300 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%Stage3_I_2_addr_1 = getelementptr i32 %Stage3_I_2, i64 0, i64 %zext_ln118_8" [fft.cpp:129]   --->   Operation 301 'getelementptr' 'Stage3_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i2_2, i8 %Stage3_I_2_addr_1" [fft.cpp:129]   --->   Operation 302 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%Stage3_R_3_addr_1 = getelementptr i32 %Stage3_R_3, i64 0, i64 %zext_ln118_9" [fft.cpp:128]   --->   Operation 303 'getelementptr' 'Stage3_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i2_3, i8 %Stage3_R_3_addr_1" [fft.cpp:128]   --->   Operation 304 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%Stage3_I_3_addr_1 = getelementptr i32 %Stage3_I_3, i64 0, i64 %zext_ln118_9" [fft.cpp:129]   --->   Operation 305 'getelementptr' 'Stage3_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i2_3, i8 %Stage3_I_3_addr_1" [fft.cpp:129]   --->   Operation 306 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i78.0" [fft.cpp:109]   --->   Operation 307 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Stage3_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage3_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage3_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage3_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage3_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage3_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage3_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage3_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage2_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage2_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage2_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage2_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage2_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage2_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage2_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage2_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4_0              (alloca           ) [ 0100000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
i_4_0_load         (load             ) [ 0000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000]
icmp_ln109         (icmp             ) [ 0111111111111111110]
br_ln109           (br               ) [ 0000000000000000000]
empty_42           (trunc            ) [ 0000000000000000000]
trunc_ln118_2      (partselect       ) [ 0111111111100000000]
or_ln120           (or               ) [ 0000000000000000000]
zext_ln120_1       (zext             ) [ 0111111111111111110]
Stage2_R_addr_2    (getelementptr    ) [ 0110000000000000000]
Stage2_I_addr_2    (getelementptr    ) [ 0110000000000000000]
or_ln109_2         (or               ) [ 0000000000000000000]
zext_ln109_2       (zext             ) [ 0000000000000000000]
add_ln115_2        (add              ) [ 0000000000000000000]
add_ln116_1        (add              ) [ 0000000000000000000]
lshr_ln118_5       (partselect       ) [ 0111111111100000000]
lshr_ln120_1       (partselect       ) [ 0000000000000000000]
zext_ln120_2       (zext             ) [ 0111111111111111110]
Stage2_R_1_addr_2  (getelementptr    ) [ 0110000000000000000]
Stage2_I_1_addr_2  (getelementptr    ) [ 0110000000000000000]
or_ln109_3         (or               ) [ 0000000000000000000]
zext_ln109_3       (zext             ) [ 0000000000000000000]
add_ln115_3        (add              ) [ 0000000000000000000]
add_ln116_2        (add              ) [ 0000000000000000000]
lshr_ln118_6       (partselect       ) [ 0111111111100000000]
lshr_ln120_2       (partselect       ) [ 0000000000000000000]
zext_ln120_3       (zext             ) [ 0111111111111111110]
Stage2_R_2_addr_2  (getelementptr    ) [ 0110000000000000000]
Stage2_I_2_addr_2  (getelementptr    ) [ 0110000000000000000]
or_ln109_4         (or               ) [ 0000000000000000000]
zext_ln109_4       (zext             ) [ 0000000000000000000]
add_ln115_4        (add              ) [ 0000000000000000000]
add_ln116_3        (add              ) [ 0000000000000000000]
lshr_ln118_7       (partselect       ) [ 0111111111100000000]
lshr_ln120_3       (partselect       ) [ 0000000000000000000]
zext_ln120_4       (zext             ) [ 0111111111111111110]
Stage2_R_3_addr_2  (getelementptr    ) [ 0110000000000000000]
Stage2_I_3_addr_2  (getelementptr    ) [ 0110000000000000000]
add_ln109          (add              ) [ 0000000000000000000]
store_ln109        (store            ) [ 0000000000000000000]
Stage2_R_load_1    (load             ) [ 0101111111110000000]
Stage2_I_load_1    (load             ) [ 0101111111110000000]
Stage2_R_1_load_1  (load             ) [ 0101111000000000000]
Stage2_I_1_load_1  (load             ) [ 0101111000000000000]
Stage2_R_2_load_1  (load             ) [ 0101111000000000000]
Stage2_I_2_load_1  (load             ) [ 0101111000000000000]
Stage2_R_3_load_1  (load             ) [ 0101111000000000000]
Stage2_I_3_load_1  (load             ) [ 0101111000000000000]
bitcast_ln123      (bitcast          ) [ 0000000000000000000]
xor_ln123          (xor              ) [ 0100111100000000000]
bitcast_ln124      (bitcast          ) [ 0000000000000000000]
xor_ln124          (xor              ) [ 0100111100000000000]
mul23_i2           (fmul             ) [ 0100000111110000000]
mul25_i2           (fmul             ) [ 0100000111110000000]
mul22_i1_1         (fmul             ) [ 0100000111110000000]
mul23_i2_1         (fmul             ) [ 0100000111110000000]
mul24_i1_1         (fmul             ) [ 0100000111110000000]
mul25_i2_1         (fmul             ) [ 0100000111110000000]
mul22_i1_2         (fmul             ) [ 0100000111110000000]
mul24_i1_2         (fmul             ) [ 0100000111110000000]
mul22_i1_3         (fmul             ) [ 0100000111110000000]
mul23_i2_3         (fmul             ) [ 0100000111110000000]
bitcast_ln123_4    (bitcast          ) [ 0100000011110000000]
bitcast_ln124_4    (bitcast          ) [ 0100000011110000000]
zext_ln118_6       (zext             ) [ 0100000000011111110]
Stage2_R_addr      (getelementptr    ) [ 0100000000010000000]
Stage2_I_addr      (getelementptr    ) [ 0100000000010000000]
zext_ln118_7       (zext             ) [ 0100000000011111111]
Stage2_R_1_addr    (getelementptr    ) [ 0100000000010000000]
Stage2_I_1_addr    (getelementptr    ) [ 0100000000010000000]
zext_ln118_8       (zext             ) [ 0100000000011111111]
Stage2_R_2_addr    (getelementptr    ) [ 0100000000010000000]
Stage2_I_2_addr    (getelementptr    ) [ 0100000000010000000]
zext_ln118_9       (zext             ) [ 0100000000011111111]
Stage2_R_3_addr    (getelementptr    ) [ 0100000000010000000]
Stage2_I_3_addr    (getelementptr    ) [ 0100000000010000000]
Stage2_R_load      (load             ) [ 0100000000001111100]
Stage2_I_load      (load             ) [ 0100000000001111100]
t_R_s              (fsub             ) [ 0100000000001111100]
t_I_s              (fadd             ) [ 0100000000001111100]
Stage2_R_1_load    (load             ) [ 0100000000001111100]
Stage2_I_1_load    (load             ) [ 0100000000001111100]
t_R_2_1            (fsub             ) [ 0100000000001111100]
t_I_2_1            (fadd             ) [ 0100000000001111100]
Stage2_R_2_load    (load             ) [ 0100000000001111100]
Stage2_I_2_load    (load             ) [ 0100000000001111100]
t_R_2_2            (fsub             ) [ 0100000000001111100]
t_I_2_2            (fadd             ) [ 0100000000001111100]
Stage2_R_3_load    (load             ) [ 0100000000001111100]
Stage2_I_3_load    (load             ) [ 0100000000001111100]
t_R_2_3            (fsub             ) [ 0100000000001111100]
t_I_2_3            (fadd             ) [ 0100000000001111100]
sub27_i2           (fsub             ) [ 0100000000000000010]
sub30_i2           (fsub             ) [ 0100000000000000010]
add33_i2           (fadd             ) [ 0100000000000000010]
add36_i2           (fadd             ) [ 0100000000000000010]
sub27_i2_1         (fsub             ) [ 0100000000000000010]
sub30_i2_1         (fsub             ) [ 0100000000000000010]
add33_i2_1         (fadd             ) [ 0100000000000000011]
add36_i2_1         (fadd             ) [ 0100000000000000011]
sub27_i2_2         (fsub             ) [ 0100000000000000010]
sub30_i2_2         (fsub             ) [ 0100000000000000010]
add33_i2_2         (fadd             ) [ 0100000000000000011]
add36_i2_2         (fadd             ) [ 0100000000000000011]
sub27_i2_3         (fsub             ) [ 0100000000000000010]
sub30_i2_3         (fsub             ) [ 0100000000000000010]
add33_i2_3         (fadd             ) [ 0100000000000000011]
add36_i2_3         (fadd             ) [ 0100000000000000011]
Stage3_R_addr      (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage3_I_addr      (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage3_R_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage3_I_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage3_R_1_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage3_I_1_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage3_R_2_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage3_I_2_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage3_R_3_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage3_I_3_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
specpipeline_ln111 (specpipeline     ) [ 0000000000000000000]
specloopname_ln109 (specloopname     ) [ 0000000000000000000]
Stage3_R_1_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage3_I_1_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage3_R_2_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage3_I_2_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage3_R_3_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage3_I_3_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
br_ln109           (br               ) [ 0000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Stage3_I_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage3_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Stage3_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage3_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Stage3_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage3_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Stage3_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage3_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Stage3_R_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage3_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Stage3_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage3_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Stage3_R_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage3_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Stage3_R">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage3_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Stage2_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Stage2_I">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Stage2_R_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Stage2_I_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Stage2_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Stage2_I_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Stage2_R_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Stage2_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage2_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_4_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Stage2_R_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_addr_2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
<pin id="101" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage2_R_load_1/1 Stage2_R_load/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="Stage2_I_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_addr_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
<pin id="118" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage2_I_load_1/1 Stage2_I_load/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Stage2_R_1_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_1_addr_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
<pin id="135" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage2_R_1_load_1/1 Stage2_R_1_load/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="Stage2_I_1_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_1_addr_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="1"/>
<pin id="152" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage2_I_1_load_1/1 Stage2_I_1_load/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Stage2_R_2_addr_2_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_2_addr_2/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="0"/>
<pin id="166" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="1"/>
<pin id="169" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage2_R_2_load_1/1 Stage2_R_2_load/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="Stage2_I_2_addr_2_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_2_addr_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="1"/>
<pin id="186" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage2_I_2_load_1/1 Stage2_I_2_load/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Stage2_R_3_addr_2_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_3_addr_2/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
<pin id="203" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage2_R_3_load_1/1 Stage2_R_3_load/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="Stage2_I_3_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_3_addr_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="1"/>
<pin id="220" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage2_I_3_load_1/1 Stage2_I_3_load/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Stage2_R_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_addr/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="Stage2_I_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_addr/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="Stage2_R_1_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_1_addr/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Stage2_I_1_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_1_addr/10 "/>
</bind>
</comp>

<comp id="254" class="1004" name="Stage2_R_2_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_2_addr/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="Stage2_I_2_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_2_addr/10 "/>
</bind>
</comp>

<comp id="270" class="1004" name="Stage2_R_3_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_R_3_addr/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="Stage2_I_3_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage2_I_3_addr/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="Stage3_R_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="16"/>
<pin id="290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_R_addr/17 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="0" slack="0"/>
<pin id="298" dir="0" index="4" bw="8" slack="1"/>
<pin id="299" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="301" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/17 "/>
</bind>
</comp>

<comp id="303" class="1004" name="Stage3_I_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="16"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_I_addr/17 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="0" index="2" bw="0" slack="0"/>
<pin id="315" dir="0" index="4" bw="8" slack="1"/>
<pin id="316" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="318" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/17 "/>
</bind>
</comp>

<comp id="320" class="1004" name="Stage3_R_addr_1_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="7"/>
<pin id="324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_R_addr_1/17 "/>
</bind>
</comp>

<comp id="328" class="1004" name="Stage3_I_addr_1_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="7"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_I_addr_1/17 "/>
</bind>
</comp>

<comp id="336" class="1004" name="Stage3_R_1_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="16"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_R_1_addr/17 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2"/>
<pin id="346" dir="0" index="2" bw="0" slack="0"/>
<pin id="348" dir="0" index="4" bw="8" slack="1"/>
<pin id="349" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="351" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="353" class="1004" name="Stage3_I_1_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="16"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_I_1_addr/17 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2"/>
<pin id="363" dir="0" index="2" bw="0" slack="0"/>
<pin id="365" dir="0" index="4" bw="8" slack="1"/>
<pin id="366" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="368" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="370" class="1004" name="Stage3_R_2_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="16"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_R_2_addr/17 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="2"/>
<pin id="380" dir="0" index="2" bw="0" slack="0"/>
<pin id="382" dir="0" index="4" bw="8" slack="1"/>
<pin id="383" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="385" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="387" class="1004" name="Stage3_I_2_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="8" slack="16"/>
<pin id="391" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_I_2_addr/17 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2"/>
<pin id="397" dir="0" index="2" bw="0" slack="0"/>
<pin id="399" dir="0" index="4" bw="8" slack="1"/>
<pin id="400" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="402" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="404" class="1004" name="Stage3_R_3_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="16"/>
<pin id="408" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_R_3_addr/17 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="2"/>
<pin id="414" dir="0" index="2" bw="0" slack="0"/>
<pin id="416" dir="0" index="4" bw="8" slack="1"/>
<pin id="417" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="419" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="421" class="1004" name="Stage3_I_3_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="16"/>
<pin id="425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_I_3_addr/17 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="0" index="2" bw="0" slack="0"/>
<pin id="433" dir="0" index="4" bw="8" slack="1"/>
<pin id="434" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="436" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="438" class="1004" name="Stage3_R_1_addr_1_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="8"/>
<pin id="442" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_R_1_addr_1/18 "/>
</bind>
</comp>

<comp id="446" class="1004" name="Stage3_I_1_addr_1_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="8"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_I_1_addr_1/18 "/>
</bind>
</comp>

<comp id="454" class="1004" name="Stage3_R_2_addr_1_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="8"/>
<pin id="458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_R_2_addr_1/18 "/>
</bind>
</comp>

<comp id="462" class="1004" name="Stage3_I_2_addr_1_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="8"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_I_2_addr_1/18 "/>
</bind>
</comp>

<comp id="470" class="1004" name="Stage3_R_3_addr_1_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="8"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_R_3_addr_1/18 "/>
</bind>
</comp>

<comp id="478" class="1004" name="Stage3_I_3_addr_1_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="8" slack="8"/>
<pin id="482" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage3_I_3_addr_1/18 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="5"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_s/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="5"/>
<pin id="492" dir="0" index="1" bw="32" slack="1"/>
<pin id="493" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_s/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_2_1/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="0" index="1" bw="32" slack="1"/>
<pin id="501" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_2_1/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_2_2/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_2_2/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_2_3/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_2_3/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i2/12 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i2/12 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i2/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="0" index="1" bw="32" slack="1"/>
<pin id="533" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i2/12 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i2_1/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i2_1/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i2_1/12 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i2_1/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i2_2/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i2_2/12 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i2_2/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i2_2/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i2_3/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i2_3/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i2_3/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i2_3/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i2/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i2/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i1_1/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i2_1/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i1_1/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i2_1/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i1_2/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i1_2/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i1_3/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i2_3/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln0_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="i_4_0_load_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="0"/>
<pin id="639" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_0_load/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln109_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="empty_42_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="0"/>
<pin id="648" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln118_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="10" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="0" index="3" bw="5" slack="0"/>
<pin id="655" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln118_2/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln120_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln120_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="or_ln109_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="0" index="1" bw="9" slack="0"/>
<pin id="675" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_2/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln109_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln115_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="0" index="1" bw="9" slack="0"/>
<pin id="685" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln116_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="0"/>
<pin id="690" dir="0" index="1" bw="4" slack="0"/>
<pin id="691" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="lshr_ln118_5_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="0"/>
<pin id="697" dir="0" index="2" bw="3" slack="0"/>
<pin id="698" dir="0" index="3" bw="5" slack="0"/>
<pin id="699" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_5/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="lshr_ln120_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="10" slack="0"/>
<pin id="707" dir="0" index="2" bw="3" slack="0"/>
<pin id="708" dir="0" index="3" bw="5" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_1/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln120_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_2/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_ln109_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="0" index="1" bw="9" slack="0"/>
<pin id="723" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_3/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln109_3_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="0"/>
<pin id="728" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_3/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln115_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="0" index="1" bw="9" slack="0"/>
<pin id="733" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_3/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln116_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="lshr_ln118_6_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="10" slack="0"/>
<pin id="745" dir="0" index="2" bw="3" slack="0"/>
<pin id="746" dir="0" index="3" bw="5" slack="0"/>
<pin id="747" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_6/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="lshr_ln120_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="10" slack="0"/>
<pin id="755" dir="0" index="2" bw="3" slack="0"/>
<pin id="756" dir="0" index="3" bw="5" slack="0"/>
<pin id="757" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_2/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln120_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_3/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln109_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="0"/>
<pin id="770" dir="0" index="1" bw="9" slack="0"/>
<pin id="771" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_4/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln109_4_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="9" slack="0"/>
<pin id="776" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_4/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln115_4_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="10" slack="0"/>
<pin id="780" dir="0" index="1" bw="9" slack="0"/>
<pin id="781" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_4/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln116_3_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="10" slack="0"/>
<pin id="786" dir="0" index="1" bw="4" slack="0"/>
<pin id="787" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="lshr_ln118_7_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="10" slack="0"/>
<pin id="793" dir="0" index="2" bw="3" slack="0"/>
<pin id="794" dir="0" index="3" bw="5" slack="0"/>
<pin id="795" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_7/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="lshr_ln120_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="10" slack="0"/>
<pin id="803" dir="0" index="2" bw="3" slack="0"/>
<pin id="804" dir="0" index="3" bw="5" slack="0"/>
<pin id="805" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_3/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln120_4_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_4/1 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln109_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="0"/>
<pin id="818" dir="0" index="1" bw="4" slack="0"/>
<pin id="819" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="822" class="1004" name="store_ln109_store_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="0" index="1" bw="10" slack="0"/>
<pin id="825" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="827" class="1004" name="bitcast_ln123_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="xor_ln123_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="bitcast_ln124_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="xor_ln124_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="845" class="1004" name="bitcast_ln123_4_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="4"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123_4/7 "/>
</bind>
</comp>

<comp id="849" class="1004" name="bitcast_ln124_4_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="4"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124_4/7 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln118_6_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="9"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_6/10 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln118_7_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="9"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_7/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln118_8_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="9"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_8/10 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln118_9_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="9"/>
<pin id="870" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_9/10 "/>
</bind>
</comp>

<comp id="873" class="1005" name="i_4_0_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="0"/>
<pin id="875" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_4_0 "/>
</bind>
</comp>

<comp id="880" class="1005" name="icmp_ln109_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="16"/>
<pin id="882" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="884" class="1005" name="trunc_ln118_2_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="9"/>
<pin id="886" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln118_2 "/>
</bind>
</comp>

<comp id="889" class="1005" name="zext_ln120_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="16"/>
<pin id="891" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="Stage2_R_addr_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_addr_2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="Stage2_I_addr_2_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_addr_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="lshr_ln118_5_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="9"/>
<pin id="907" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_5 "/>
</bind>
</comp>

<comp id="910" class="1005" name="zext_ln120_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="16"/>
<pin id="912" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="Stage2_R_1_addr_2_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_1_addr_2 "/>
</bind>
</comp>

<comp id="921" class="1005" name="Stage2_I_1_addr_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="1"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_1_addr_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="lshr_ln118_6_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="9"/>
<pin id="928" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_6 "/>
</bind>
</comp>

<comp id="931" class="1005" name="zext_ln120_3_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="16"/>
<pin id="933" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_3 "/>
</bind>
</comp>

<comp id="937" class="1005" name="Stage2_R_2_addr_2_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="1"/>
<pin id="939" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_2_addr_2 "/>
</bind>
</comp>

<comp id="942" class="1005" name="Stage2_I_2_addr_2_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_2_addr_2 "/>
</bind>
</comp>

<comp id="947" class="1005" name="lshr_ln118_7_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="9"/>
<pin id="949" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_7 "/>
</bind>
</comp>

<comp id="952" class="1005" name="zext_ln120_4_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="16"/>
<pin id="954" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_4 "/>
</bind>
</comp>

<comp id="958" class="1005" name="Stage2_R_3_addr_2_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="1"/>
<pin id="960" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_3_addr_2 "/>
</bind>
</comp>

<comp id="963" class="1005" name="Stage2_I_3_addr_2_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="1"/>
<pin id="965" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_3_addr_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="Stage2_R_load_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_load_1 "/>
</bind>
</comp>

<comp id="974" class="1005" name="Stage2_I_load_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_load_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="Stage2_R_1_load_1_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_1_load_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="Stage2_I_1_load_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_1_load_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="Stage2_R_2_load_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_2_load_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="Stage2_I_2_load_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_2_load_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="Stage2_R_3_load_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_3_load_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="Stage2_I_3_load_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_3_load_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="xor_ln123_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="4"/>
<pin id="1016" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln123 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="xor_ln124_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="4"/>
<pin id="1021" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="mul23_i2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="mul25_i2_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i2 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="mul22_i1_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i1_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="mul23_i2_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i2_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="mul24_i1_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i1_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul25_i2_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i2_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="mul22_i1_2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i1_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="mul24_i1_2_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i1_2 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="mul22_i1_3_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i1_3 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="mul23_i2_3_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i2_3 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="bitcast_ln123_4_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln123_4 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="bitcast_ln124_4_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln124_4 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="zext_ln118_6_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="64" slack="7"/>
<pin id="1088" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln118_6 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="Stage2_R_addr_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="1"/>
<pin id="1094" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_addr "/>
</bind>
</comp>

<comp id="1097" class="1005" name="Stage2_I_addr_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="1"/>
<pin id="1099" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_addr "/>
</bind>
</comp>

<comp id="1102" class="1005" name="zext_ln118_7_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="8"/>
<pin id="1104" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_7 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="Stage2_R_1_addr_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="1"/>
<pin id="1110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_1_addr "/>
</bind>
</comp>

<comp id="1113" class="1005" name="Stage2_I_1_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="1"/>
<pin id="1115" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_1_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="zext_ln118_8_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="64" slack="8"/>
<pin id="1120" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_8 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="Stage2_R_2_addr_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="1"/>
<pin id="1126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_2_addr "/>
</bind>
</comp>

<comp id="1129" class="1005" name="Stage2_I_2_addr_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="1"/>
<pin id="1131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_2_addr "/>
</bind>
</comp>

<comp id="1134" class="1005" name="zext_ln118_9_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="64" slack="8"/>
<pin id="1136" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_9 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="Stage2_R_3_addr_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="1"/>
<pin id="1142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_3_addr "/>
</bind>
</comp>

<comp id="1145" class="1005" name="Stage2_I_3_addr_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="1"/>
<pin id="1147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_3_addr "/>
</bind>
</comp>

<comp id="1150" class="1005" name="Stage2_R_load_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_load "/>
</bind>
</comp>

<comp id="1156" class="1005" name="Stage2_I_load_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="1"/>
<pin id="1158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_load "/>
</bind>
</comp>

<comp id="1162" class="1005" name="t_R_s_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_s "/>
</bind>
</comp>

<comp id="1168" class="1005" name="t_I_s_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="1"/>
<pin id="1170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_s "/>
</bind>
</comp>

<comp id="1174" class="1005" name="Stage2_R_1_load_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="1"/>
<pin id="1176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_1_load "/>
</bind>
</comp>

<comp id="1180" class="1005" name="Stage2_I_1_load_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="1"/>
<pin id="1182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_1_load "/>
</bind>
</comp>

<comp id="1186" class="1005" name="t_R_2_1_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_2_1 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="t_I_2_1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_2_1 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="Stage2_R_2_load_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_2_load "/>
</bind>
</comp>

<comp id="1204" class="1005" name="Stage2_I_2_load_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_2_load "/>
</bind>
</comp>

<comp id="1210" class="1005" name="t_R_2_2_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_2_2 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="t_I_2_2_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="1"/>
<pin id="1218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_2_2 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="Stage2_R_3_load_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="1"/>
<pin id="1224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_R_3_load "/>
</bind>
</comp>

<comp id="1228" class="1005" name="Stage2_I_3_load_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="1"/>
<pin id="1230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage2_I_3_load "/>
</bind>
</comp>

<comp id="1234" class="1005" name="t_R_2_3_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_2_3 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="t_I_2_3_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_2_3 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="sub27_i2_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i2 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="sub30_i2_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i2 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="add33_i2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i2 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="add36_i2_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i2 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="sub27_i2_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i2_1 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="sub30_i2_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i2_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="add33_i2_1_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="2"/>
<pin id="1278" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i2_1 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="add36_i2_1_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="2"/>
<pin id="1283" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i2_1 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="sub27_i2_2_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i2_2 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="sub30_i2_2_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i2_2 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="add33_i2_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="2"/>
<pin id="1298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i2_2 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="add36_i2_2_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="2"/>
<pin id="1303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i2_2 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="sub27_i2_3_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i2_3 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="sub30_i2_3_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i2_3 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="add33_i2_3_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="2"/>
<pin id="1318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i2_3 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="add36_i2_3_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="2"/>
<pin id="1323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i2_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="120" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="137" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="154" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="171" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="204"><net_src comp="188" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="205" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="302"><net_src comp="286" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="308"><net_src comp="6" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="319"><net_src comp="303" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="352"><net_src comp="336" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="358"><net_src comp="4" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="369"><net_src comp="353" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="386"><net_src comp="370" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="392"><net_src comp="2" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="403"><net_src comp="387" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="409"><net_src comp="8" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="420"><net_src comp="404" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="426"><net_src comp="0" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="437"><net_src comp="421" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="443"><net_src comp="12" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="451"><net_src comp="4" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="459"><net_src comp="10" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="467"><net_src comp="2" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="462" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="475"><net_src comp="8" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="48" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="483"><net_src comp="0" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="48" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="478" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="586"><net_src comp="62" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="62" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="64" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="66" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="66" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="62" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="66" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="66" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="34" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="40" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="637" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="42" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="637" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="32" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="44" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="664"><net_src comp="650" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="46" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="676"><net_src comp="646" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="50" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="637" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="678" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="52" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="700"><net_src comp="42" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="682" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="54" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="56" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="710"><net_src comp="42" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="688" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="54" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="56" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="704" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="724"><net_src comp="646" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="58" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="637" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="52" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="42" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="730" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="54" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="56" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="758"><net_src comp="42" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="736" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="54" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="56" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="765"><net_src comp="752" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="772"><net_src comp="646" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="60" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="637" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="774" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="52" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="796"><net_src comp="42" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="778" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="54" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="56" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="806"><net_src comp="42" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="784" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="54" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="56" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="813"><net_src comp="800" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="820"><net_src comp="637" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="52" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="834"><net_src comp="827" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="68" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="68" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="852"><net_src comp="849" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="856"><net_src comp="853" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="861"><net_src comp="858" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="866"><net_src comp="863" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="871"><net_src comp="868" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="876"><net_src comp="82" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="883"><net_src comp="640" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="650" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="892"><net_src comp="666" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="898"><net_src comp="86" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="903"><net_src comp="103" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="908"><net_src comp="694" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="913"><net_src comp="714" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="919"><net_src comp="120" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="924"><net_src comp="137" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="929"><net_src comp="742" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="934"><net_src comp="762" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="940"><net_src comp="154" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="945"><net_src comp="171" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="950"><net_src comp="790" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="955"><net_src comp="810" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="961"><net_src comp="188" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="966"><net_src comp="205" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="971"><net_src comp="93" pin="7"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="977"><net_src comp="110" pin="7"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="983"><net_src comp="127" pin="7"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="989"><net_src comp="144" pin="7"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="995"><net_src comp="161" pin="7"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1001"><net_src comp="178" pin="7"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1007"><net_src comp="195" pin="7"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1012"><net_src comp="212" pin="7"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1017"><net_src comp="830" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1022"><net_src comp="839" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1027"><net_src comp="582" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1032"><net_src comp="587" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1037"><net_src comp="592" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1042"><net_src comp="597" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1047"><net_src comp="602" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1052"><net_src comp="607" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1057"><net_src comp="612" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1062"><net_src comp="617" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1067"><net_src comp="622" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1073"><net_src comp="627" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1079"><net_src comp="845" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1084"><net_src comp="849" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1089"><net_src comp="853" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1095"><net_src comp="222" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="1100"><net_src comp="230" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1105"><net_src comp="858" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1111"><net_src comp="238" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1116"><net_src comp="246" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1121"><net_src comp="863" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1127"><net_src comp="254" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1132"><net_src comp="262" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1137"><net_src comp="868" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1143"><net_src comp="270" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1148"><net_src comp="278" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1153"><net_src comp="93" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1159"><net_src comp="110" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1165"><net_src comp="486" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1171"><net_src comp="490" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1177"><net_src comp="127" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1183"><net_src comp="144" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1189"><net_src comp="494" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1195"><net_src comp="498" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1201"><net_src comp="161" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1207"><net_src comp="178" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1213"><net_src comp="502" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1219"><net_src comp="506" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1225"><net_src comp="195" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1231"><net_src comp="212" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1237"><net_src comp="510" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1243"><net_src comp="514" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1249"><net_src comp="518" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="1254"><net_src comp="522" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="1259"><net_src comp="526" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1264"><net_src comp="530" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1269"><net_src comp="534" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="1274"><net_src comp="538" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="1279"><net_src comp="542" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1284"><net_src comp="546" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1289"><net_src comp="550" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="377" pin=4"/></net>

<net id="1294"><net_src comp="554" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="1299"><net_src comp="558" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1304"><net_src comp="562" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1309"><net_src comp="566" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="1314"><net_src comp="570" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="428" pin=4"/></net>

<net id="1319"><net_src comp="574" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1324"><net_src comp="578" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="428" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Stage3_I_3 | {17 18 }
	Port: Stage3_I_2 | {17 18 }
	Port: Stage3_I_1 | {17 18 }
	Port: Stage3_I | {17 }
	Port: Stage3_R_3 | {17 18 }
	Port: Stage3_R_2 | {17 18 }
	Port: Stage3_R_1 | {17 18 }
	Port: Stage3_R | {17 }
 - Input state : 
	Port: fft_exec_Pipeline_DFT_Loop10 : Stage2_R | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop10 : Stage2_I | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop10 : Stage2_R_1 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop10 : Stage2_I_1 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop10 : Stage2_R_2 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop10 : Stage2_I_2 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop10 : Stage2_R_3 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop10 : Stage2_I_3 | {1 2 10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_4_0_load : 1
		icmp_ln109 : 2
		br_ln109 : 3
		empty_42 : 2
		trunc_ln118_2 : 2
		or_ln120 : 3
		zext_ln120_1 : 3
		Stage2_R_addr_2 : 4
		Stage2_R_load_1 : 5
		Stage2_I_addr_2 : 4
		Stage2_I_load_1 : 5
		or_ln109_2 : 3
		zext_ln109_2 : 3
		add_ln115_2 : 4
		add_ln116_1 : 5
		lshr_ln118_5 : 5
		lshr_ln120_1 : 6
		zext_ln120_2 : 7
		Stage2_R_1_addr_2 : 8
		Stage2_R_1_load_1 : 9
		Stage2_I_1_addr_2 : 8
		Stage2_I_1_load_1 : 9
		or_ln109_3 : 3
		zext_ln109_3 : 3
		add_ln115_3 : 4
		add_ln116_2 : 5
		lshr_ln118_6 : 5
		lshr_ln120_2 : 6
		zext_ln120_3 : 7
		Stage2_R_2_addr_2 : 8
		Stage2_R_2_load_1 : 9
		Stage2_I_2_addr_2 : 8
		Stage2_I_2_load_1 : 9
		or_ln109_4 : 3
		zext_ln109_4 : 3
		add_ln115_4 : 4
		add_ln116_3 : 5
		lshr_ln118_7 : 5
		lshr_ln120_3 : 6
		zext_ln120_4 : 7
		Stage2_R_3_addr_2 : 8
		Stage2_R_3_load_1 : 9
		Stage2_I_3_addr_2 : 8
		Stage2_I_3_load_1 : 9
		add_ln109 : 2
		store_ln109 : 3
	State 2
	State 3
		xor_ln123 : 1
		xor_ln124 : 1
	State 4
	State 5
	State 6
	State 7
		t_R_2_2 : 1
		t_I_2_2 : 1
	State 8
	State 9
	State 10
		Stage2_R_addr : 1
		Stage2_R_load : 2
		Stage2_I_addr : 1
		Stage2_I_load : 2
		Stage2_R_1_addr : 1
		Stage2_R_1_load : 2
		Stage2_I_1_addr : 1
		Stage2_I_1_load : 2
		Stage2_R_2_addr : 1
		Stage2_R_2_load : 2
		Stage2_I_2_addr : 1
		Stage2_I_2_load : 2
		Stage2_R_3_addr : 1
		Stage2_R_3_load : 2
		Stage2_I_3_addr : 1
		Stage2_I_3_load : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln126 : 1
		store_ln127 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln126 : 1
		store_ln127 : 1
	State 18
		store_ln128 : 1
		store_ln129 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln128 : 1
		store_ln129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_486      |    2    |   205   |   390   |
|          |      grp_fu_490      |    2    |   205   |   390   |
|          |      grp_fu_494      |    2    |   205   |   390   |
|          |      grp_fu_498      |    2    |   205   |   390   |
|          |      grp_fu_502      |    2    |   205   |   390   |
|          |      grp_fu_506      |    2    |   205   |   390   |
|          |      grp_fu_510      |    2    |   205   |   390   |
|          |      grp_fu_514      |    2    |   205   |   390   |
|          |      grp_fu_518      |    2    |   205   |   390   |
|          |      grp_fu_522      |    2    |   205   |   390   |
|          |      grp_fu_526      |    2    |   205   |   390   |
|   fadd   |      grp_fu_530      |    2    |   205   |   390   |
|          |      grp_fu_534      |    2    |   205   |   390   |
|          |      grp_fu_538      |    2    |   205   |   390   |
|          |      grp_fu_542      |    2    |   205   |   390   |
|          |      grp_fu_546      |    2    |   205   |   390   |
|          |      grp_fu_550      |    2    |   205   |   390   |
|          |      grp_fu_554      |    2    |   205   |   390   |
|          |      grp_fu_558      |    2    |   205   |   390   |
|          |      grp_fu_562      |    2    |   205   |   390   |
|          |      grp_fu_566      |    2    |   205   |   390   |
|          |      grp_fu_570      |    2    |   205   |   390   |
|          |      grp_fu_574      |    2    |   205   |   390   |
|          |      grp_fu_578      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_582      |    3    |   143   |   321   |
|          |      grp_fu_587      |    3    |   143   |   321   |
|          |      grp_fu_592      |    3    |   143   |   321   |
|          |      grp_fu_597      |    3    |   143   |   321   |
|   fmul   |      grp_fu_602      |    3    |   143   |   321   |
|          |      grp_fu_607      |    3    |   143   |   321   |
|          |      grp_fu_612      |    3    |   143   |   321   |
|          |      grp_fu_617      |    3    |   143   |   321   |
|          |      grp_fu_622      |    3    |   143   |   321   |
|          |      grp_fu_627      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |  add_ln115_2_fu_682  |    0    |    0    |    13   |
|          |  add_ln116_1_fu_688  |    0    |    0    |    13   |
|          |  add_ln115_3_fu_730  |    0    |    0    |    13   |
|    add   |  add_ln116_2_fu_736  |    0    |    0    |    13   |
|          |  add_ln115_4_fu_778  |    0    |    0    |    13   |
|          |  add_ln116_3_fu_784  |    0    |    0    |    13   |
|          |   add_ln109_fu_816   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln123_fu_830   |    0    |    0    |    32   |
|          |   xor_ln124_fu_839   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln109_fu_640  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   trunc  |    empty_42_fu_646   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | trunc_ln118_2_fu_650 |    0    |    0    |    0    |
|          |  lshr_ln118_5_fu_694 |    0    |    0    |    0    |
|          |  lshr_ln120_1_fu_704 |    0    |    0    |    0    |
|partselect|  lshr_ln118_6_fu_742 |    0    |    0    |    0    |
|          |  lshr_ln120_2_fu_752 |    0    |    0    |    0    |
|          |  lshr_ln118_7_fu_790 |    0    |    0    |    0    |
|          |  lshr_ln120_3_fu_800 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln120_fu_660   |    0    |    0    |    0    |
|    or    |   or_ln109_2_fu_672  |    0    |    0    |    0    |
|          |   or_ln109_3_fu_720  |    0    |    0    |    0    |
|          |   or_ln109_4_fu_768  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln120_1_fu_666 |    0    |    0    |    0    |
|          |  zext_ln109_2_fu_678 |    0    |    0    |    0    |
|          |  zext_ln120_2_fu_714 |    0    |    0    |    0    |
|          |  zext_ln109_3_fu_726 |    0    |    0    |    0    |
|          |  zext_ln120_3_fu_762 |    0    |    0    |    0    |
|   zext   |  zext_ln109_4_fu_774 |    0    |    0    |    0    |
|          |  zext_ln120_4_fu_810 |    0    |    0    |    0    |
|          |  zext_ln118_6_fu_853 |    0    |    0    |    0    |
|          |  zext_ln118_7_fu_858 |    0    |    0    |    0    |
|          |  zext_ln118_8_fu_863 |    0    |    0    |    0    |
|          |  zext_ln118_9_fu_868 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    78   |   6350  |  12736  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| Stage2_I_1_addr_2_reg_921|    8   |
| Stage2_I_1_addr_reg_1113 |    8   |
| Stage2_I_1_load_1_reg_986|   32   |
| Stage2_I_1_load_reg_1180 |   32   |
| Stage2_I_2_addr_2_reg_942|    8   |
| Stage2_I_2_addr_reg_1129 |    8   |
| Stage2_I_2_load_1_reg_998|   32   |
| Stage2_I_2_load_reg_1204 |   32   |
| Stage2_I_3_addr_2_reg_963|    8   |
| Stage2_I_3_addr_reg_1145 |    8   |
|Stage2_I_3_load_1_reg_1009|   32   |
| Stage2_I_3_load_reg_1228 |   32   |
|  Stage2_I_addr_2_reg_900 |    8   |
|  Stage2_I_addr_reg_1097  |    8   |
|  Stage2_I_load_1_reg_974 |   32   |
|  Stage2_I_load_reg_1156  |   32   |
| Stage2_R_1_addr_2_reg_916|    8   |
| Stage2_R_1_addr_reg_1108 |    8   |
| Stage2_R_1_load_1_reg_980|   32   |
| Stage2_R_1_load_reg_1174 |   32   |
| Stage2_R_2_addr_2_reg_937|    8   |
| Stage2_R_2_addr_reg_1124 |    8   |
| Stage2_R_2_load_1_reg_992|   32   |
| Stage2_R_2_load_reg_1198 |   32   |
| Stage2_R_3_addr_2_reg_958|    8   |
| Stage2_R_3_addr_reg_1140 |    8   |
|Stage2_R_3_load_1_reg_1004|   32   |
| Stage2_R_3_load_reg_1222 |   32   |
|  Stage2_R_addr_2_reg_895 |    8   |
|  Stage2_R_addr_reg_1092  |    8   |
|  Stage2_R_load_1_reg_968 |   32   |
|  Stage2_R_load_reg_1150  |   32   |
|    add33_i2_1_reg_1276   |   32   |
|    add33_i2_2_reg_1296   |   32   |
|    add33_i2_3_reg_1316   |   32   |
|     add33_i2_reg_1256    |   32   |
|    add36_i2_1_reg_1281   |   32   |
|    add36_i2_2_reg_1301   |   32   |
|    add36_i2_3_reg_1321   |   32   |
|     add36_i2_reg_1261    |   32   |
| bitcast_ln123_4_reg_1076 |   32   |
| bitcast_ln124_4_reg_1081 |   32   |
|       i_4_0_reg_873      |   10   |
|    icmp_ln109_reg_880    |    1   |
|   lshr_ln118_5_reg_905   |    8   |
|   lshr_ln118_6_reg_926   |    8   |
|   lshr_ln118_7_reg_947   |    8   |
|    mul22_i1_1_reg_1034   |   32   |
|    mul22_i1_2_reg_1054   |   32   |
|    mul22_i1_3_reg_1064   |   32   |
|    mul23_i2_1_reg_1039   |   32   |
|    mul23_i2_3_reg_1070   |   32   |
|     mul23_i2_reg_1024    |   32   |
|    mul24_i1_1_reg_1044   |   32   |
|    mul24_i1_2_reg_1059   |   32   |
|    mul25_i2_1_reg_1049   |   32   |
|     mul25_i2_reg_1029    |   32   |
|    sub27_i2_1_reg_1266   |   32   |
|    sub27_i2_2_reg_1286   |   32   |
|    sub27_i2_3_reg_1306   |   32   |
|     sub27_i2_reg_1246    |   32   |
|    sub30_i2_1_reg_1271   |   32   |
|    sub30_i2_2_reg_1291   |   32   |
|    sub30_i2_3_reg_1311   |   32   |
|     sub30_i2_reg_1251    |   32   |
|     t_I_2_1_reg_1192     |   32   |
|     t_I_2_2_reg_1216     |   32   |
|     t_I_2_3_reg_1240     |   32   |
|      t_I_s_reg_1168      |   32   |
|     t_R_2_1_reg_1186     |   32   |
|     t_R_2_2_reg_1210     |   32   |
|     t_R_2_3_reg_1234     |   32   |
|      t_R_s_reg_1162      |   32   |
|   trunc_ln118_2_reg_884  |    8   |
|    xor_ln123_reg_1014    |   32   |
|    xor_ln124_reg_1019    |   32   |
|   zext_ln118_6_reg_1086  |   64   |
|   zext_ln118_7_reg_1102  |   64   |
|   zext_ln118_8_reg_1118  |   64   |
|   zext_ln118_9_reg_1134  |   64   |
|   zext_ln120_1_reg_889   |   64   |
|   zext_ln120_2_reg_910   |   64   |
|   zext_ln120_3_reg_931   |   64   |
|   zext_ln120_4_reg_952   |   64   |
+--------------------------+--------+
|           Total          |  2411  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_127 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_144 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_161 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_178 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_195 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_502    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_506    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  28.584 ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   78   |    -   |  6350  |  12736 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   162  |
|  Register |    -   |    -   |  2411  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   78   |   28   |  8761  |  12898 |
+-----------+--------+--------+--------+--------+
