// Seed: 2899640530
module module_0 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4
);
  always @(id_4) id_3 = 1;
  assign id_0 = 1;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8
);
  wire id_10;
  module_0(
      id_7, id_5, id_4, id_0, id_4
  );
  assign id_0 = 1;
endmodule
