// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * Copyright 2021-2022 NXP
 */
#include <dt-bindings/ddr-errata/s32-ddr-errata.h>

#include "s32g.dtsi"
/ {
	model = "NXP S32G2XX";
	compatible = "nxp,s32g2";

	memory@80000000 {
		device_type = "memory";
		reg = <0 0x80000000 0 0x80000000>;
	};

	memory@880000000 {
		device_type = "memory";
		reg = <0x8 0x80000000 0 0x80000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ddr_errata_reserved: ddr@85000000 {
			reg = <0x0 DDR_ERRATA_REGION_BASE
				   0x0 DDR_ERRATA_REGION_SIZE>; /* 4 KB */
			no-map;
		};
	};
};

&mc_cgm0 {
	clocks = <&plat_clks S32GEN1_CLK_XBAR_2X>,
		<&plat_clks S32GEN1_CLK_SERDES_REF>,
		<&plat_clks S32GEN1_CLK_PER>,
		<&plat_clks S32GEN1_CLK_FTM0_REF>,
		<&plat_clks S32GEN1_CLK_FTM1_REF>,
		<&plat_clks S32GEN1_CLK_CAN_PE>,
		<&plat_clks S32GEN1_CLK_LIN_BAUD>,
		<&plat_clks S32GEN1_CLK_SPI>,
		<&plat_clks S32GEN1_CLK_SDHC>,
		<&plat_clks S32GEN1_CLK_QSPI_2X>;
};

&cmu {
	compatible = "nxp,s32g2-cmu";
};

&siul2_0_nvram {
	compatible = "nxp,s32g2-siul2_0-nvram";
};

&siul2_1_nvram {
	compatible = "nxp,s32g2-siul2_1-nvram";
};

&ddr_errata {
	memory-region = <&ddr_errata_reserved>;
	status = "okay";
};
