// Seed: 1183274103
module module_0 ();
  wire id_2;
  wire id_3;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
  wire id_7 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output supply1 id_3
    , id_16,
    input supply0 id_4,
    input tri0 id_5,
    output tri id_6,
    input tri id_7
    , id_17,
    input uwire id_8,
    output uwire id_9,
    input wire id_10,
    output supply1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output supply1 id_14
);
  id_18(
      .id_0(id_17), .id_1(id_0), .id_2(1), .id_3(1'h0), .id_4(1)
  );
  assign id_14 = id_0;
  wire id_19;
  module_0 modCall_1 ();
endmodule
